pin,slack
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:CLK,6234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:D,11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:EN,6882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:Q,6234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:C,4917
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:IPC,4917
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un249_fixed_config_0_a2:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un249_fixed_config_0_a2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un249_fixed_config_0_a2:Y,10613
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:Y,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[5]:B,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[5]:Y,4676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:C,12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:IPC,12965
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:CLK,9226
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:D,8336
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:Q,9226
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un19_framesync_1_i_o2:A,5075
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un19_framesync_1_i_o2:B,4992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un19_framesync_1_i_o2:Y,4992
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_0_a2_0:A,7995
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_0_a2_0:B,8164
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_0_a2_0:C,6430
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_0_a2_0:D,7797
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_0_a2_0:Y,6430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:CLK,4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:D,9179
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:Q,4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[10]:A,4397
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[10]:B,5181
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[10]:Y,4397
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:CLK,7119
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:Q,7119
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_RNI87HT:A,4387
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_RNI87HT:B,4351
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2_RNI87HT:Y,4351
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:CLK,1866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:Q,1866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:A,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:B,11533
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:C,10515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:Y,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:CLK,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:D,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:Q,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_1[7]:A,7698
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_1[7]:B,9808
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_1[7]:C,3791
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_1[7]:D,8021
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_1[7]:Y,3791
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_o2[7]:A,9153
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_o2[7]:B,8707
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_o2[7]:C,8993
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_o2[7]:Y,8707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:A,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:B,8526
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:C,5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:D,4932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:Y,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m1:A,8255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m1:B,8249
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m1:Y,8249
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5:A,4261
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5:B,3426
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5:C,4627
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5:Y,3426
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_2:A,8536
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_2:B,6444
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_2:C,8392
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_2:Y,6444
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:CLK,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:Q,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_3_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_3_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_3_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_3_i:Y,5699
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:B,996193
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:S,996090
GPIO_OUT_obuf[4]/U0/U_IOPAD:D,
GPIO_OUT_obuf[4]/U0/U_IOPAD:E,
GPIO_OUT_obuf[4]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:CLK,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:Q,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_i:Y,5699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:CLK,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:EN,9471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:Q,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:A,3652
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:B,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3:Y,3493
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:CLK,-532
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:Q,-532
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:CLK,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:Q,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIK6A6:A,8203
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIK6A6:B,8180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIK6A6:Y,8180
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:Y,10726
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_0[9]:A,5492
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_0[9]:B,7945
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_0[9]:Y,5492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:D,10444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1:A,2541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1:B,2496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1:C,5018
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1:D,3879
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1:Y,2496
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4:A,6311
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4:B,6261
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4:C,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4:D,6046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4:Y,6046
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_o3[10]:A,2030
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_o3[10]:B,1986
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_o3[10]:C,-577
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_o3[10]:D,661
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_o3[10]:Y,-577
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:A,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:B,10701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:C,5655
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:D,7084
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:Y,5655
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:CLK,8404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:Q,8404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[7]:A,7453
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[7]:B,7346
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[7]:C,7100
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[7]:D,2482
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[7]:Y,2482
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_1:A,3274
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_1:B,3434
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_1:C,3174
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_1:Y,3174
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_3_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_3_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_3_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_3_i:Y,5699
GPIO_OUT_obuf[8]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[8]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:A,10349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:B,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCO,3081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:CLK,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:D,9069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:Q,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2_0[2]:A,6734
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2_0[2]:B,6827
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2_0[2]:Y,6734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:CLK,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:Q,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0:A,10854
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0:B,10812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0:Y,10812
SF2_MSS_sys_sb_0/OR3_0/U0:A,3139
SF2_MSS_sys_sb_0/OR3_0/U0:B,3048
SF2_MSS_sys_sb_0/OR3_0/U0:C,2803
SF2_MSS_sys_sb_0/OR3_0/U0:Y,2803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:C,13103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:IPC,13103
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:CLK,8302
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:D,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:Q,8302
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1_1:A,4560
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1_1:B,3712
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1_1:C,9611
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1_1:D,9473
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1_1:Y,3712
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_6_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_6_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_6_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_6_i:Y,5699
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_0_1:A,4697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_0_1:B,4195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_0_1:C,4491
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_0_1:D,4368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_0_1:Y,4195
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:A,11365
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:B,11274
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:C,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:Y,8990
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:EN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:IPENn,11650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:CLK,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:D,10554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:Q,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:C,8445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2[20]:A,10694
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2[20]:B,8101
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2[20]:C,4395
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2[20]:Y,4395
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:B,8070
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:C,7003
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:Y,7003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:A,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:B,995955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:C,995865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:D,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:CLK,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:Q,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:B,3782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:C,3636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:Y,3636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:A,8419
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:B,8363
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:C,8259
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:D,8145
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:Y,8145
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:B,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:C,11544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:FCI,9987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:FCO,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:S,8940
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:CLK,528
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:D,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:Q,528
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_neg_55_iv_i[4]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_neg_55_iv_i[4]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_neg_55_iv_i[4]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_neg_55_iv_i[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_neg_55_iv_i[4]:Y,10106
GPIO_IN_ibuf[1]/U0/U_IOINFF:A,
GPIO_IN_ibuf[1]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:CLK,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:D,8405
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:Q,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:CLK,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:D,10722
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:Q,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:A,7460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:B,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:C,7322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:Y,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:CLK,2970
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:Q,2970
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:A,7220
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:B,7121
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:C,5018
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:Y,5018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:CLK,3293
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:Q,3293
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:A,808
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:B,717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:C,633
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:D,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:Y,-672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:CLK,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:D,11638
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:EN,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:Q,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:A,6977
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:B,9510
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:C,3528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:D,5673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:Y,3528
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[7]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[7]:Y,3683
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:D,8334
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:Y,8334
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:CLK,8307
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:D,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:Q,8307
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[9]:A,5415
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[9]:B,4839
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[9]:C,4709
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[9]:D,5476
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[9]:Y,4709
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:CLK,4737
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:Q,4737
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7[2]:A,4545
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7[2]:B,3544
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7[2]:C,2237
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7[2]:D,1864
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7[2]:Y,1864
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:A,10625
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:B,11670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:C,6910
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:D,6781
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:Y,6781
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:CLK,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:Q,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:C,12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:IPC,12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],5317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],5207
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],4891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],4877
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],8558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[10],5163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[11],4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[12],6191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[13],5934
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[14],6242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[15],5985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[1],8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[2],8445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[3],4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[4],6269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[5],5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[6],6319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[7],6011
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[8],5159
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[9],4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],12999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],11541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],11542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],11509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],11609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],11616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],11497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],11428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],11462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],11553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],11493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],11337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],11324
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],11511
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],11465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,5856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:D,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:CLK,11690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:Q,11690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d[0]:A,2955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d[0]:B,4100
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d[0]:C,4914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d[0]:Y,2955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:CLK,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:EN,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:Q,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:A,10275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:B,3140
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCO,3081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:CLK,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:Q,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:CLK,2856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:Q,2856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:CLK,8441
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:D,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:EN,8026
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:Q,8441
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_33_0_a2_1[0]:A,1923
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_33_0_a2_1[0]:B,1796
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_33_0_a2_1[0]:C,6606
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_33_0_a2_1[0]:D,3484
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_33_0_a2_1[0]:Y,1796
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8[0]:A,4032
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8[0]:B,3725
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8[0]:C,5259
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8[0]:D,5528
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8[0]:Y,3725
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:D,10444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:Y,10444
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0[10]:A,10442
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0[10]:B,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0[10]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0[10]:D,8020
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0[10]:Y,5830
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_19[1]:A,3469
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_19[1]:B,3967
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_19[1]:C,3338
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_19[1]:Y,3338
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:A,3059
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:B,995938
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCO,2837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:CLK,4711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:D,5459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:Q,4711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:CLK,815
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:Q,815
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:CLK,2945
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:Q,2945
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_3_RNIKSUH2[5]:A,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_3_RNIKSUH2[5]:B,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_3_RNIKSUH2[5]:C,1739
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_3_RNIKSUH2[5]:D,1565
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_3_RNIKSUH2[5]:Y,-612
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:A,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:B,995921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:C,995831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:D,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCO,2559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:D,11753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:YWn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:A,1866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:B,2962
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCO,1695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un26_sdao_int:A,6002
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un26_sdao_int:B,7115
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un26_sdao_int:Y,6002
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_0:A,7122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_0:B,8080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_0:C,3528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_0:D,4593
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_0:Y,3528
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_1:A,9128
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_1:B,9398
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_1:C,8905
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_1:D,9095
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2_1:Y,8905
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:C,11593
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:Y,11520
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:B,4905
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:Y,4905
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1[3]:A,3763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1[3]:B,3707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1[3]:Y,3707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:A,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:Y,5871
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:CLK,766
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:Q,766
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:A,-466
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:B,-588
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:C,-587
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:D,-729
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:Y,-729
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[5]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[5]:Y,3683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_i_a2[3]:A,10773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_i_a2[3]:B,10551
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_i_a2[3]:C,10645
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_i_a2[3]:Y,10551
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3_0[3]:A,10575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3_0[3]:B,10421
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3_0[3]:C,9132
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3_0[3]:D,9009
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3_0[3]:Y,9009
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:CLK,570
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:Q,570
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:CLK,8348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:Q,8348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:A,3110
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:B,995989
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCO,2837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_13:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:A,4712
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:B,6234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:C,6103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:Y,4712
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:CLK,8465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:D,10484
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:Q,8465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:SLn,
SPISDI0_ibuf/U0/U_IOINFF:A,
SPISDI0_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:A,11906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:B,10624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:Y,10624
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_1_sqmuxa[0]:A,4821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_1_sqmuxa[0]:B,10635
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_1_sqmuxa[0]:C,10431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_bsd7_1_sqmuxa[0]:Y,4821
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SLn,
SPISCLK1_obuf/U0/U_IOPAD:D,
SPISCLK1_obuf/U0/U_IOPAD:E,
SPISCLK1_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:CLK,2801
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:Q,2801
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:CLK,6872
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:Q,6872
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2_ns_1[3]:A,10589
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2_ns_1[3]:B,10498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2_ns_1[3]:C,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2_ns_1[3]:D,10301
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2_ns_1[3]:Y,9220
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:B,10280
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:C,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[4]:Y,2497
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:A,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:B,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:C,10564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:D,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:Y,8162
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_25_0_a2[0]:A,3102
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_25_0_a2[0]:B,3009
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_25_0_a2[0]:C,5668
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_25_0_a2[0]:D,4835
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_25_0_a2[0]:Y,3009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:CLK,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:D,9568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:EN,9444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:Q,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:A,10661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:B,9591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:Y,9591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNILRUI:A,3169
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNILRUI:B,4737
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNILRUI:C,1923
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNILRUI:D,2508
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNILRUI:Y,1923
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_a2_1[6]:A,1931
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_a2_1[6]:B,1792
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_a2_1[6]:C,499
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_a2_1[6]:D,-816
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_a2_1[6]:Y,-816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:CLK,7121
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:D,11400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:EN,6837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:Q,7121
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:CLK,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:D,8940
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:Q,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:CLK,868
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:Q,868
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:CLK,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:Q,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:A,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:B,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:D,8470
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:Y,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_713_i_i:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_713_i_i:B,10659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_713_i_i:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_713_i_i:Y,10659
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[0]:A,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[0]:B,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[0]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[0]:D,8470
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[0]:Y,7266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:CLK,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:D,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:Q,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:A,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:B,996006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:C,995916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCO,2559
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_1_0_1[3]:A,8560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_1_0_1[3]:B,8496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_1_0_1[3]:C,6370
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_1_0_1[3]:D,2995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_1_0_1[3]:Y,2995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:A,8226
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:B,7813
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:C,4651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:Y,4651
GPIO_OUT_obuf[5]/U0/U_IOENFF:A,
GPIO_OUT_obuf[5]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:CLK,2911
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:Q,2911
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[11]:A,4469
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[11]:B,5252
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[11]:Y,4469
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:B,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:C,8129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPB,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPC,8129
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:B,11793
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:C,5545
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:D,5021
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:Y,5021
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:B,996022
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:S,996349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:CLK,1714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:Q,1714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4_1[5]:A,4634
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4_1[5]:B,3665
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4_1[5]:C,2375
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4_1[5]:D,1958
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4_1[5]:Y,1958
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_1:A,6187
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_1:B,4084
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_1:C,6043
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_1:Y,4084
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:Y,10135
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:D,10445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:A,9527
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:B,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:C,9380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:D,9262
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:Y,8106
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3_sx[5]:A,2490
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3_sx[5]:B,2445
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3_sx[5]:C,8145
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3_sx[5]:D,3708
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3_sx[5]:Y,2445
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N:A,8490
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N:B,7516
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N:C,6773
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N:Y,6773
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_1:A,8726
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_1:B,9023
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_1:C,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_1:D,7784
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_1:Y,3683
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:CLK,9766
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:D,11492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:EN,7010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:Q,9766
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:CLK,3174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:Q,3174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:A,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:B,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:C,3024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:D,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCO,2778
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:CLK,9384
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:D,10477
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:Q,9384
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:D,9588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:CLK,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:Q,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[3]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[3]:C,4801
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[3]:D,8486
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[3]:Y,4801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:A,7385
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:B,5643
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:C,5225
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:D,4329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:Y,4329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:D,9585
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:CLK,8481
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:D,11400
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:EN,7092
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:Q,8481
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:CLK,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:Q,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:A,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:B,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:D,11621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:Y,8479
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:A,3557
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:B,9375
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:C,4664
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1:Y,3557
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un565_fixed_config_0_a2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un565_fixed_config_0_a2:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un565_fixed_config_0_a2:Y,10654
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[4]:A,3252
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[4]:B,2139
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[4]:C,3131
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[4]:D,3005
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[4]:Y,2139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:CLK,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:D,10272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:Q,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,-960
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,-960
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:D,9595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:CLK,616
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:Q,616
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:A,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:B,9301
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:C,7902
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:Y,7902
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_2L1_1:A,3791
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_2L1_1:B,10794
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_2L1_1:C,3509
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_2L1_1:D,3346
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_2L1_1:Y,3346
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:A,10812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:C,8265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:D,10327
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:Y,8265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:A,11867
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:C,6897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:D,9369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:Y,6897
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[1]:A,4364
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[1]:B,3484
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[1]:C,9417
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[1]:D,4608
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[1]:Y,3484
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:CLK,1986
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:Q,1986
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:A,11922
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:C,10534
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:D,10374
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:Y,10374
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:A,7016
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:B,11800
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:C,5459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:D,6409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:Y,5459
GPIO_OUT_obuf[1]/U0/U_IOPAD:D,
GPIO_OUT_obuf[1]/U0/U_IOPAD:E,
GPIO_OUT_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:B,10658
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:C,9351
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:D,9176
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:Y,9176
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[8]:A,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[8]:B,7477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[8]:C,10715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[8]:D,10527
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[8]:Y,7477
SPISCLK0_obuf/U0/U_IOENFF:A,
SPISCLK0_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5_0:A,2880
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5_0:B,2802
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5_0:C,2792
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5_0:Y,2792
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[15]:A,10750
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[15]:B,10659
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[15]:C,4645
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[15]:D,4542
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[15]:Y,4542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:CLK,9557
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:D,6897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:Q,9557
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:CLK,8363
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:D,11379
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:EN,7092
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:Q,8363
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:CLK,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:D,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:Q,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:SLn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:YWn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:CLK,9470
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:D,7820
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:Q,9470
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:CLK,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:D,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:EN,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:Q,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,2803
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,2803
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:DEVRST_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:FF_TO_START,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:POWER_ON_RESET_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TCK,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TDI,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TMS,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TRSTB,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:UTDO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:CLK,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:Q,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GEN_un214_psel_0_a2:A,7680
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GEN_un214_psel_0_a2:B,4807
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GEN_un214_psel_0_a2:C,8950
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GEN_un214_psel_0_a2:D,7921
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GEN_un214_psel_0_a2:Y,4807
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_4:A,8359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_4:B,8253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_4:C,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_4:D,8092
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_4:Y,8092
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:EN,4612
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:CLK,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:Q,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:B,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:C,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:D,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:Y,11693
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un397_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un397_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un397_fixed_config:Y,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:CLK,11498
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:D,11399
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:EN,6989
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:Q,11498
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:A,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:Y,5871
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0_RNIH1VA1:A,4980
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0_RNIH1VA1:B,3783
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0_RNIH1VA1:C,3707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0_RNIH1VA1:D,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0_RNIH1VA1:Y,3493
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:B,11631
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:C,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:D,11274
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:S,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:CLK,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:EN,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:Q,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:CLK,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:Q,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:C,8409
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_GPOUT_GPIO_OUT_i_15[7]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_GPOUT_GPIO_OUT_i_15[7]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_GPOUT_GPIO_OUT_i_15[7]:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:CLK,6002
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:D,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:Q,6002
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_1[7]:A,4057
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_1[7]:B,6306
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_1[7]:C,3577
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_1[7]:D,3927
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_1[7]:Y,3577
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:C,13130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:IPC,13130
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_cnst_19_27__m17_i_a2_1_2:A,7410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_cnst_19_27__m17_i_a2_1_2:B,7329
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_cnst_19_27__m17_i_a2_1_2:C,6169
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_cnst_19_27__m17_i_a2_1_2:D,5021
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_cnst_19_27__m17_i_a2_1_2:Y,5021
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:C,11337
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPC,11337
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_862_i_i:A,10715
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_862_i_i:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_862_i_i:Y,10715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:B,11827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:D,7888
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:Y,7888
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:CLK,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:Q,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:A,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:C,9393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:D,9261
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:CLK,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:D,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:Q,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:CLK,6696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:D,7846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:Q,6696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_7:A,-723
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_7:B,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_7:C,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_7:D,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_7:Y,-723
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:CLK,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:D,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:Q,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:A,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:B,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:C,3058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:D,2812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_9[5]:A,10810
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_9[5]:B,10719
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_9[5]:C,4591
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_9[5]:D,3349
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_9[5]:Y,3349
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:A,8382
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:B,8221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:C,8138
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:FCI,8166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:FCO,8182
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:S,8138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:CLK,7562
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:EN,4442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:Q,7562
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:A,5856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:B,11635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:Y,5856
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[6]:B,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[6]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[6]:Y,3591
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:CLK,2996
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:Q,2996
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:CLK,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:EN,5844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:Q,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:CLK,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:Q,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:CLK,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:Q,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1_0:A,3386
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1_0:B,2055
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1_0:C,10439
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1_0:D,3306
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1_0:Y,2055
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNI2RFD:A,4493
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNI2RFD:B,5987
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNI2RFD:C,3156
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNI2RFD:D,3758
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNI2RFD:Y,3156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1[4]:A,3834
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1[4]:B,4183
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1[4]:C,3243
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1[4]:D,3453
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1[4]:Y,3243
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L10_1:A,9754
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L10_1:B,9706
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L10_1:C,5370
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L10_1:D,9459
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L10_1:Y,5370
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_20_0_a2[0]:A,7170
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_20_0_a2[0]:B,6342
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_20_0_a2[0]:C,3097
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_20_0_a2[0]:Y,3097
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7BHV1[0]:A,8227
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7BHV1[0]:B,9518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7BHV1[0]:C,3528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7BHV1[0]:D,6669
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7BHV1[0]:Y,3528
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_714_i_i:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_714_i_i:B,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_714_i_i:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_714_i_i:Y,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:CLK,8417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:Q,8417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[8]:A,7717
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[8]:B,8072
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[8]:C,9615
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[8]:D,9310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[8]:Y,7717
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_0_0_0:A,2864
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_0_0_0:B,7118
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_0_0_0:Y,2864
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:CLK,8130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:D,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:Q,8130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_0:A,10521
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_0:B,10399
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_0:C,7927
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_0:D,3494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_0:Y,3494
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:C,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:CLK,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:Q,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[13]:A,4878
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[13]:B,10843
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[13]:C,3731
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[13]:D,4737
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[13]:Y,3731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3[7]:A,3777
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3[7]:B,6107
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3[7]:C,3350
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3[7]:D,3700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3[7]:Y,3350
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:C,12999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:IPC,12999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:CLK,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:Q,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:CLK,10835
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:D,11201
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:EN,6989
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:Q,10835
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:A,10444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:B,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:Y,10444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIUHUG1[1]:A,10641
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIUHUG1[1]:B,11680
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIUHUG1[1]:C,9332
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIUHUG1[1]:D,9234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIUHUG1[1]:Y,9234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:C,8013
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:Y,8013
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:CLK,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:D,9450
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:Q,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6_sx[3]:A,5558
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6_sx[3]:B,3513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6_sx[3]:C,7457
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6_sx[3]:D,7333
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6_sx[3]:Y,3513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:C,12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:IPC,12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:D,9568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[12]:A,10627
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[12]:B,10536
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[12]:C,3286
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[12]:D,3166
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[12]:Y,3166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:CLK,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:Q,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[8]:A,9503
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[8]:B,9420
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[8]:C,4803
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[8]:D,9233
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[8]:Y,4803
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:CLK,8353
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:D,7948
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:Q,8353
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_6[13]:A,7736
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_6[13]:B,3731
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_6[13]:C,9631
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_6[13]:Y,3731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:A,5361
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:B,5530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:C,3829
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:D,5181
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un5_penable:Y,3829
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO2_0_o2_0:A,10768
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO2_0_o2_0:B,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO2_0_o2_0:Y,10666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i_o2_RNIP27E1:A,5867
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i_o2_RNIP27E1:B,5384
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i_o2_RNIP27E1:C,6827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i_o2_RNIP27E1:D,6678
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i_o2_RNIP27E1:Y,5384
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:A,8405
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:Y,8405
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:CLK,6256
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:D,3528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:Q,6256
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:CLK,3866
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:D,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:Q,3866
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5_RNIMRUI:A,4328
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5_RNIMRUI:B,5896
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5_RNIMRUI:C,3082
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5_RNIMRUI:D,3727
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5_RNIMRUI:Y,3082
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:C,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[6]:A,3340
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[6]:B,2460
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[6]:C,8369
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[6]:D,3584
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[6]:Y,2460
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un173_fixed_config_0_a2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un173_fixed_config_0_a2:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un173_fixed_config_0_a2:Y,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:C,3189
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:IPC,3189
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:C,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:CLK,1733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:Q,1733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:A,996253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:Y,2866
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_8_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_8_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_8_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_8_i:Y,5699
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[1]:A,2315
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[1]:B,2496
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[1]:C,5672
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[1]:D,3426
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[1]:Y,2315
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:D,9579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2_1_a2:A,10120
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2_1_a2:B,9618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2_1_a2:C,8828
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2_1_a2:D,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2_1_a2:Y,5508
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:Y,10149
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:C,3216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:IPC,3216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:D,9585
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:A,3049
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:B,996028
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:C,995938
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:D,2654
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCO,2569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2:A,6046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2:B,4992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2:C,10593
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2:D,10475
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2:Y,4992
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:CLK,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:Q,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_2:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[3]:A,11760
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[3]:B,11899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[3]:Y,11760
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:CLK,9754
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:D,11221
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:Q,9754
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:EN,5856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:IPENn,5856
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3:A,3628
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3:B,3525
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3:C,5095
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3:D,5338
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3:Y,3525
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:IPCLKn,
GPIO_IN_ibuf[5]/U0/U_IOINFF:A,
GPIO_IN_ibuf[5]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:A,7094
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:B,8344
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:C,6883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:D,6830
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:Y,6830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:A,996215
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:Y,2866
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_5:A,8541
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_5:B,7570
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_5:C,6827
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_5:Y,6827
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o2_0_a2_0[3]:A,882
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o2_0_a2_0[3]:B,783
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o2_0_a2_0[3]:C,736
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o2_0_a2_0[3]:D,610
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o2_0_a2_0[3]:Y,610
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:CLK,5896
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:Q,5896
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:B,11650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:C,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:D,11293
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:S,8669
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:CLK,3047
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:Q,3047
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:C,8456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:CLK,8296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:D,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:Q,8296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:CLK,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:Q,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[3]:A,9642
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[3]:B,8193
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[3]:C,10643
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[3]:D,10447
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[3]:Y,8193
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ_1:A,10374
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ_1:B,8583
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ_1:C,5820
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ_1:Y,5820
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:B,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:C,10630
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:Y,7608
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:CLK,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:Q,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:CLK,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:D,7804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:Q,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:CLK,8158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:D,4758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:Q,8158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:A,11833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:B,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:C,11703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:Y,11642
GPIO_OUT_obuf[2]/U0/U_IOENFF:A,
GPIO_OUT_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[3]:A,8211
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[3]:B,9297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[3]:C,5393
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[3]:D,5373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1_0[3]:Y,5373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:B,11808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:Y,11731
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_both_67_iv_i[5]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_both_67_iv_i[5]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_both_67_iv_i[5]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_both_67_iv_i[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_both_67_iv_i[5]:Y,10023
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2[0]:A,2570
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2[0]:B,2494
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2[0]:C,2379
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2[0]:D,2248
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_0_a2[0]:Y,2248
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_6_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_6_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_6_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_6_i:Y,5699
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:CLK,8559
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:D,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:EN,8026
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:Q,8559
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:A,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:B,995989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:C,995899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:D,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_3_0:A,6078
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_3_0:B,6015
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_3_0:C,4310
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_3_0:D,3824
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_3_0:Y,3824
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[2]:A,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[2]:B,10740
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[2]:C,7380
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[2]:D,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[2]:Y,7266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIS6DM1[4]:A,8578
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIS6DM1[4]:B,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIS6DM1[4]:C,8437
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIS6DM1[4]:Y,4816
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:B,996155
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:S,996128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:C,8462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_m2[3]:A,764
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_m2[3]:B,665
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_m2[3]:C,605
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_m2[3]:D,-723
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_m2[3]:Y,-723
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:CLK,766
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:Q,766
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:A,8340
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:B,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:C,9451
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:D,9325
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:Y,7162
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[1]:A,9438
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[1]:B,9263
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[1]:C,11619
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[1]:D,10372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[1]:Y,9263
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:CLK,7415
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:EN,4442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:Q,7415
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:CLK,505
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:D,4807
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:Q,505
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_a2_0_a2:A,9551
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_a2_0_a2:B,9460
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_a2_0_a2:C,9356
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_a2_0_a2:D,9307
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un33_fsmsta_0_a2_0_a2:Y,9307
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:A,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:B,4469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:C,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:Y,1698
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[4]:A,3639
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[4]:B,2255
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[4]:C,8180
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[4]:D,3856
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[4]:Y,2255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:B,8901
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:FCI,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:FCO,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:S,8920
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:CLK,7226
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:D,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:EN,8026
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:Q,7226
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0[6]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0[6]:B,8110
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0[6]:C,10038
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0[6]:D,5632
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0[6]:Y,5632
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:CLK,6987
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:EN,8211
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:Q,6987
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:CLK,8445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:Q,8445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:CLK,2979
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:Q,2979
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:IPENn,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa_0_a2:A,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa_0_a2:B,7432
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa_0_a2:Y,7118
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:B,8936
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPB,8936
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:A,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:B,996026
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:C,995977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:D,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCO,2563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:A,3770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:B,3714
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:C,3679
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:Y,3679
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:C,11760
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPC,11760
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:CLK,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:Q,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:A,11802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:B,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:C,8326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:D,9233
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:Y,8326
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:A,10776
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:B,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:Y,10748
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9_RNIFNT51:A,3181
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9_RNIFNT51:B,1923
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9_RNIFNT51:C,5790
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9_RNIFNT51:D,2651
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9_RNIFNT51:Y,1923
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:CLK,7956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:D,5663
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:Q,7956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:A,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:C,8296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:D,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:A,9366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:B,9310
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:Y,9310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:CLK,8117
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:D,4504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:Q,8117
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:A,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:B,996007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:C,995958
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:D,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCO,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:CLK,10858
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:D,11430
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:Q,10858
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_2[3]:A,8453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_2[3]:B,9610
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_2[3]:C,8193
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_2[3]:Y,8193
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1_sx[4]:A,3926
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1_sx[4]:B,3243
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1_sx[4]:C,8444
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1_sx[4]:D,4026
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_2_1_sx[4]:Y,3243
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:C,11418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPC,11418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:A,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:B,9480
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:C,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:D,9177
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:Y,8162
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:A,9329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:C,10421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:D,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:Y,8253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_o4_0:A,8024
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_o4_0:B,6697
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_o4_0:C,9277
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_o4_0:D,9132
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_o4_0:Y,6697
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8_RNIPRUI:A,4402
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8_RNIPRUI:B,5896
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8_RNIPRUI:C,3090
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8_RNIPRUI:D,3667
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8_RNIPRUI:Y,3090
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2:A,4495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2:B,4439
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2:C,4377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2:D,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a2:Y,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:CLK,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:EN,4442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:Q,6164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:CLK,8381
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:D,11399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:EN,6837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:Q,8381
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:A,3258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:B,3199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:C,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:D,2863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:A,7534
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:B,7478
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:C,7374
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:D,7260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:Y,7260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[23]:A,5021
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[23]:B,9398
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[23]:C,6002
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[23]:Y,5021
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un267_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un267_fixed_config_0_x2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un267_fixed_config_0_x2:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:C,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
GPIO_IN_ibuf[2]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[2]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:CLK,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:Q,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNIANAJ:A,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNIANAJ:B,5692
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNIANAJ:Y,4233
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m8_4:A,9451
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m8_4:B,9409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m8_4:C,8265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m8_4:D,9170
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m8_4:Y,8265
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_39[1]:A,10403
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_39[1]:B,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_39[1]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_39[1]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_39[1]:Y,5830
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:C,10554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:Y,10554
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:CLK,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:Q,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_2[11]:A,-338
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_2[11]:B,-414
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_2[11]:C,-474
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_2[11]:Y,-474
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:A,10876
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:B,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:C,10716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:D,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:Y,10581
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:D,9606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_2[11]:A,-154
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_2[11]:B,-203
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_2[11]:C,-315
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_2[11]:D,-444
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_2[11]:Y,-444
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:CLK,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:D,11201
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:EN,7225
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:Q,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:A,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:B,996006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:C,995916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCO,2559
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_o2[8]:A,565
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_o2[8]:B,477
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_o2[8]:C,1655
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_o2[8]:D,425
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_o2[8]:Y,425
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:CLK,8532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:D,4785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:Q,8532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_4[3]:A,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_4[3]:B,9242
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_4[3]:C,8275
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_4[3]:D,7948
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_4[3]:Y,7948
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8[4]:A,3576
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8[4]:B,9451
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8[4]:C,2400
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8[4]:D,2303
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8[4]:Y,2303
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:CLK,-473
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:Q,-473
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:CLK,10835
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:D,11299
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:EN,6989
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:Q,10835
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:A,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:B,996045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:C,995996
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:D,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCO,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_both_127_iv_i[10]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_both_127_iv_i[10]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_both_127_iv_i[10]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_both_127_iv_i[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_both_127_iv_i[10]:Y,10188
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_21_0_a2[0]:A,5918
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_21_0_a2[0]:B,5060
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_21_0_a2[0]:C,3061
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_21_0_a2[0]:D,2967
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_21_0_a2[0]:Y,2967
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[3]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[3]:C,11749
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[3]:Y,3683
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:A,8430
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:B,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:C,8216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:FCO,6997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:A,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:B,8049
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:C,10051
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:Y,8049
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0:YWn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:D,11410
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:EN,7081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:Q,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_2[5]:A,-292
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_2[5]:B,-341
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_2[5]:C,-453
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_2[5]:D,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_2[5]:Y,-582
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[1]:A,10558
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[1]:B,10467
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[1]:C,3217
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[1]:D,3097
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[1]:Y,3097
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[3]:A,9601
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[3]:B,9502
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[3]:C,4252
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[3]:D,3338
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[3]:Y,3338
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:C,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPC,13070
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:CLK,10877
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:D,11462
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:Q,10877
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:C,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:IPC,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:CLK,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:Q,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_6:A,-816
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_6:B,425
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_6:C,-960
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_6:D,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_6:Y,-960
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0_0_a2:A,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0_0_a2:B,9457
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0_0_a2:C,10627
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0_0_a2:Y,9457
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:A,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:B,995950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:C,995901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:D,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_35_a2_2_2[0]:A,2022
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_35_a2_2_2[0]:B,1650
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_35_a2_2_2[0]:C,1646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_35_a2_2_2[0]:Y,1646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2_0_a2:A,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2_0_a2:B,9628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2_0_a2:C,8767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2_0_a2:Y,5744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:A,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:B,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:Y,8479
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_GPOUT_GPIO_OUT_i_13[6]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_GPOUT_GPIO_OUT_i_13[6]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_GPOUT_GPIO_OUT_i_13[6]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:CLK,3707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:D,5655
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:Q,3707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:C,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:Y,7278
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1:A,3388
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1:B,2249
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1:C,10441
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1:D,2967
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1:Y,2249
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:A,3484
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:B,2396
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:C,3379
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:D,3246
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2[0]:Y,2396
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:C,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:Y,7608
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:A,1904
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:B,2996
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCO,1695
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[0]:A,3346
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[0]:B,2955
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[0]:C,1796
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[0]:D,2249
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[0]:Y,1796
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:A,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:B,9543
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:C,10609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:D,10499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:Y,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:A,4393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:B,6494
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:C,3455
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:D,3829
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:Y,3455
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOOUTFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:A,10237
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:B,3106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCO,3081
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:CLK,-476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:Q,-476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_N_433_i:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_N_433_i:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_N_433_i:C,11700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_N_433_i:D,11579
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_N_433_i:Y,11579
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[4]:A,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[4]:B,10740
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[4]:C,7380
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[4]:D,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[4]:Y,7266
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,1646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,4556
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,1646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,4556
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:A,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:B,4469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:C,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:Y,1698
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_5L8:A,2585
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_5L8:B,2513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_5L8:C,4084
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_5L8:D,4252
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_5L8:Y,2513
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:CLK,-242
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:Q,-242
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:CLK,10770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:D,11201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:EN,7010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:Q,10770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:CLK,-562
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:Q,-562
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:A,10722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:B,11839
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:C,9435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:D,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:Y,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SLn,
RX_ibuf/U0/U_IOINFF:A,
RX_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_a2_1:A,9558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_a2_1:B,9280
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_a2_1:C,9233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_a2_1:D,6694
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_a2_1:Y,6694
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:A,6938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:B,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:Y,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:A,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:B,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:C,10550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:D,9250
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:Y,7162
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7_sx[2]:A,8315
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7_sx[2]:B,2864
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7_sx[2]:C,2974
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7_sx[2]:D,2237
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7_sx[2]:Y,2237
ip_interface_inst:A,
ip_interface_inst:B,
ip_interface_inst:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:A,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:B,995969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:C,995920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:D,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCO,2563
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:B,8344
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:D,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:Y,8344
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:CLK,8642
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:D,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:Q,8642
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:CLK,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:D,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:Q,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:CLK,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:Q,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:A,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:Y,10698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:A,-319
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:B,-441
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:C,-440
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:D,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:Y,-582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:C,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:CLK,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:Q,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:CLK,758
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:Q,758
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:CLK,625
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:D,4801
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:Q,625
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:CLK,7653
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:D,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:Q,7653
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_14:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:CLK,1648
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:D,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:Q,1648
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:C,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:D,10254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:Y,9386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:B,8251
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:FCI,7757
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:FCO,7831
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:S,7757
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:CLK,9393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:D,10374
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:Q,9393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_0[2]:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_0[2]:B,10827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_0[2]:C,9583
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_0[2]:D,10597
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2_0[2]:Y,9583
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:A,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:B,-642
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:C,552
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:Y,-642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_a3_1_0_a2[2]:A,8353
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_a3_1_0_a2[2]:B,8280
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_a3_1_0_a2[2]:C,6897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_a3_1_0_a2[2]:Y,6897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:A,7603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:B,7498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:C,4238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:D,3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:Y,3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:C,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:D,11553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:Y,9408
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[1]:A,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[1]:B,10740
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[1]:C,7380
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[1]:D,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[1]:Y,7266
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[6]:A,10640
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[6]:B,10549
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[6]:C,3299
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[6]:D,3179
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[6]:Y,3179
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:CLK,10768
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:D,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:Q,10768
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:CLK,956
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:Q,956
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable:A,2496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable:B,4461
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable:Y,2496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:CLK,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:D,8176
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:Q,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:CLK,4830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:D,11400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:EN,6882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:Q,4830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:B,996079
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:S,996302
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:A,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:B,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:C,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:FCO,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:Y,8601
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_m2_1_1[7]:A,-800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_m2_1_1[7]:B,-856
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_m2_1_1[7]:C,-960
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_m2_1_1[7]:Y,-960
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[9]:A,5415
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[9]:B,6204
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[9]:Y,5415
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:CLK,-330
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:Q,-330
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:D,9571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:CLK,2877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:Q,2877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_13:A,8456
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_13:B,7490
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_13:C,6747
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_13:Y,6747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:B,10551
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:C,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:Y,9267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:CLK,2875
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:Q,2875
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_1_0:A,10476
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_1_0:B,9282
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_1_0:C,9078
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_1_0:D,6928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_1_0:Y,6928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:D,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:EN,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2_1:A,3967
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2_1:B,4280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2_1:Y,3967
SPISDO0_obuf/U0/U_IOOUTFF:A,
SPISDO0_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_a2:A,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_a2:B,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_a2:C,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_a2:D,10432
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_a2:Y,10432
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:B,996212
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:S,996071
TX_obuf/U0/U_IOPAD:D,
TX_obuf/U0/U_IOPAD:E,
TX_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_7L13:A,2513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_7L13:B,2086
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_7L13:C,2964
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_7L13:D,2322
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_7L13:Y,2086
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_pos_91_iv_i[7]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_pos_91_iv_i[7]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_pos_91_iv_i[7]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_pos_91_iv_i[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_pos_91_iv_i[7]:Y,9906
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:D,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:EN,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],8134
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],8108
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],8129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],13130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],13111
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],13136
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],13118
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],7373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,5856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_21:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:A,5524
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:B,6964
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:C,4428
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:D,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:Y,4233
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_0:A,8270
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_0:B,6093
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_0:C,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_0:D,9233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_0:Y,6093
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2_sx[7]:A,2247
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2_sx[7]:B,2482
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2_sx[7]:C,2243
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2_sx[7]:D,2086
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2_sx[7]:Y,2086
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:CLK,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:Q,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:B,10467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:C,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:Y,9386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:CLK,6089
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:D,11399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:EN,6882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:Q,6089
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:A,10807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:B,10647
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:C,10648
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:D,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:Y,10507
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_12:A,8461
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_12:B,7491
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_12:C,6748
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_12:Y,6748
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:CLK,-800
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:Q,-800
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:B,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:Y,5596
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[6]:A,9445
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[6]:B,9346
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[6]:C,4096
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[6]:D,3182
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[6]:Y,3182
GPIO_IN_ibuf[8]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[8]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:A,5792
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:B,5384
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:D,6419
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:Y,5384
GPIO_OUT_obuf[6]/U0/U_IOPAD:D,
GPIO_OUT_obuf[6]/U0/U_IOPAD:E,
GPIO_OUT_obuf[6]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:A,11922
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:B,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:Y,11673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:B,996261
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:S,996212
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:CLK,2962
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:Q,2962
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:IPENn,
GPIO_OUT_obuf[0]/U0/U_IOENFF:A,
GPIO_OUT_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[2]:A,4500
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[2]:B,2717
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[2]:C,9529
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[2]:D,4724
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[2]:Y,2717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:A,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:B,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:C,5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:D,10458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:Y,3944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:CLK,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:Q,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L10:A,5083
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L10:B,5370
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L10:C,3627
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L10:D,3629
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L10:Y,3627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_pos_139_iv_i[11]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_pos_139_iv_i[11]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_pos_139_iv_i[11]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_pos_139_iv_i[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_pos_139_iv_i[11]:Y,10128
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_7_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_7_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_7_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_7_i:Y,5699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:EN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:IPENn,11650
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_5:A,9449
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_5:B,9391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_5:C,9317
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_5:D,9199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_5:Y,9199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:D,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:A,11906
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:B,10510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:C,11724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:Y,10510
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:SLn,
GPIO_OUT_obuf[2]/U0/U_IOPAD:D,
GPIO_OUT_obuf[2]/U0/U_IOPAD:E,
GPIO_OUT_obuf[2]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:A,3008
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:B,995887
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCO,2837
SPISCLK1_obuf/U0/U_IOENFF:A,
SPISCLK1_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_a2_0:A,7058
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_a2_0:B,7106
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_a2_0:Y,7058
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_RNIU4LL:A,9293
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_RNIU4LL:B,10362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_RNIU4LL:C,9234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_RNIU4LL:Y,9234
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_o2:A,5111
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_o2:B,5021
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_o2:Y,5021
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:B,996288
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:Y,2964
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0:A,11787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0:B,11580
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0:C,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0:D,9049
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0:Y,9049
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:A,2894
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:B,995785
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCO,2837
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i_0[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i_0[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i_0[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i_0[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i_0[0]:Y,10147
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[6]:B,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[6]:Y,4676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_o2[1]:A,10687
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_o2[1]:B,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_o2[1]:Y,10646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:C,8429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:D,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa_i_0:A,4664
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa_i_0:B,8065
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa_i_0:C,4711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa_i_0:Y,4664
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:CLK,7303
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:D,11299
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:Q,7303
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:CLK,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:EN,12856
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:Q,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[7]:A,10684
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[7]:B,10436
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[7]:C,7312
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[7]:D,6938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO[7]:Y,6938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:A,9177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:B,9104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:C,9007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:D,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:Y,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[7]:A,4826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[7]:B,4147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[7]:C,9348
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[7]:D,4926
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[7]:Y,4147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:CO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:A,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:B,3165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:C,3075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:D,2829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:A,1771
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:B,2877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:A,8608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:B,8538
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:C,8450
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:D,8340
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:Y,8340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:A,3258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:B,3199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:C,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:D,2863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCO,2778
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[6]:A,10733
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[6]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[6]:C,10582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[6]:D,10445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[6]:Y,10445
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_4_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_4_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_4_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_4_i:Y,5699
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[12]:A,10482
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[12]:B,10391
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[12]:C,4263
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[12]:D,4143
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[12]:Y,4143
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[15]:A,10838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[15]:B,10700
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[15]:C,9167
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[15]:D,7016
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[15]:Y,7016
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_4_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_4_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_4_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_4_i:Y,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:CLK,-619
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:Q,-619
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_5L9:A,8559
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_5L9:B,8283
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_5L9:C,3709
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_5L9:Y,3709
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0:A,5955
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0:B,3863
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0:C,5811
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0:Y,3863
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa:A,9656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa:B,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa:C,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa:D,9359
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa:Y,8203
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_22:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega9_2:A,3135
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega9_2:B,3090
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega9_2:Y,3090
SPISCLK1_obuf/U0/U_IOOUTFF:A,
SPISCLK1_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:D,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:SLn,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:A,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:C,995863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCO,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_o2_0_0[0]:A,10627
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_o2_0_0[0]:B,10413
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_o2_0_0[0]:C,9328
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_o2_0_0[0]:D,7517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_o2_0_0[0]:Y,7517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:A,10685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:B,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:C,10549
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:Y,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:A,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:B,8617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:C,5337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:D,4987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:Y,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:B,11465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:C,11541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPB,11465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPC,11541
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un603_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un603_fixed_config_0_x2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un603_fixed_config_0_x2:Y,10613
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:D,8169
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:EN,10472
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:Q,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:C,10259
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:D,5663
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:Y,5663
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:CLK,8265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:D,4395
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:Q,8265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_o3_1[10]:A,815
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_o3_1[10]:B,766
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_o3_1[10]:C,661
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_o3_1[10]:Y,661
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[15]:A,3691
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[15]:B,3342
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[15]:C,4542
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[15]:D,4319
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[15]:Y,3342
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:CLK,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:Q,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_3_0:A,10846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_3_0:B,9697
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_3_0:C,10707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_3_0:Y,9697
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:CLK,8065
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:D,11221
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:EN,6924
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:Q,8065
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:SLn,
GPIO_OUT_obuf[0]/U0/U_IOPAD:D,
GPIO_OUT_obuf[0]/U0/U_IOPAD:E,
GPIO_OUT_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_2L1_0:A,3677
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_2L1_0:B,9568
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_2L1_0:Y,3677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:C,11724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:D,11638
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:Y,11638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:CLK,2932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:Q,2932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i:A,4670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i:B,4579
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i:C,4518
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i:D,4387
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i:Y,4387
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:CLK,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:Q,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:A,10434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:B,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCO,3081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:B,10659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:D,11621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:Y,10659
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_0[4]:A,-369
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_0[4]:B,-491
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_0[4]:C,-490
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_0[4]:D,-632
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_0[4]:Y,-632
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[8]:A,5379
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[8]:B,4803
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[8]:C,4673
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[8]:D,5440
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[8]:Y,4673
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:B,996251
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:S,996014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:A,3275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:B,3216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:C,3126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:D,2880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCO,2778
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:A,7477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:C,5459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:D,6409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:Y,5459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2[17]:A,9183
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2[17]:B,9544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2[17]:C,5515
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2[17]:D,5459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o2[17]:Y,5459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:A,10627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:B,8249
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:C,11627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:D,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:Y,8249
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta:A,4970
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta:B,4711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta:C,5925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta:D,5825
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta:Y,4711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:CLK,3645
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:D,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:Q,3645
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:A,8611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:B,8474
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:C,8576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:D,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:Y,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:A,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:B,9419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:C,6191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:D,5934
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:Y,4810
SPISS0_obuf/U0/U_IOPAD:D,
SPISS0_obuf/U0/U_IOPAD:E,
SPISS0_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_1_0[2]:A,9838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_1_0[2]:B,9747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_1_0[2]:C,9553
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_1_0[2]:D,9566
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_1_0[2]:Y,9553
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:A,10745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:B,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:C,10650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:Y,9594
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:YWn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:IPENn,
GPIO_OUT_obuf[7]/U0/U_IOENFF:A,
GPIO_OUT_obuf[7]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:CLK,8721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:D,10592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:Q,8721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:A,10707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:B,10709
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:C,9287
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:D,9383
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:Y,9287
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_1[0]:A,10628
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_1[0]:B,10368
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_1[0]:C,7885
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_1[0]:D,7820
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_1[0]:Y,7820
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:CLK,425
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:D,4807
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:Q,425
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_23_0_a2[0]:A,6069
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_23_0_a2[0]:B,5180
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_23_0_a2[0]:C,3181
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_23_0_a2[0]:D,3087
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_23_0_a2[0]:Y,3087
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8[5]:A,3469
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8[5]:B,10575
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8[5]:C,3463
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8[5]:Y,3463
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[23]:A,8104
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[23]:B,9329
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[23]:C,5021
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[23]:D,6596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[23]:Y,5021
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un305_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un305_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un305_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:CLK,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:D,9410
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:Q,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa:A,10564
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa:B,10521
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa:C,3636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa:D,7885
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa:Y,3636
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_GPOUT_GPIO_OUT_i_7[3]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_GPOUT_GPIO_OUT_i_7[3]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_GPOUT_GPIO_OUT_i_7[3]:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:CLK,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:Q,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:C,8421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:A,10485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:B,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCO,3081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:A,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:Y,5871
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:A,11698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:B,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:Y,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0_0:A,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0_0:B,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0_0:C,8422
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0_0:D,8109
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_0_0:Y,8109
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:A,10521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:B,10521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:C,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:Y,10453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:A,10413
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:B,10642
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:C,8201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:D,8299
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:Y,8201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:A,4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:B,9472
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:C,6242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:D,5985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:Y,4857
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:A,996321
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:Y,2815
GPIO_IN_ibuf[9]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[9]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:CLK,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:Q,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un211_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un211_fixed_config_0_x2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un211_fixed_config_0_x2:Y,10613
PWM_obuf[1]/U0/U_IOPAD:D,
PWM_obuf[1]/U0/U_IOPAD:E,
PWM_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:CLK,9400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:D,11299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:EN,7010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:Q,9400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:CLK,6872
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:D,11410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:EN,6924
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:Q,6872
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_5:A,9273
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_5:B,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_5:C,9236
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_5:D,8980
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_5:Y,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:B,11677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:C,11555
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:Y,10343
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[6]:B,11816
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[6]:C,4847
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[6]:D,7813
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[6]:Y,4847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:CLK,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:D,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:Q,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_1_a2_0:A,8625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_1_a2_0:B,8953
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_1_a2_0:Y,8625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[0]:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[0]:B,11831
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[0]:C,10432
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[0]:D,10434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[0]:Y,10432
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:A,5857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:B,11746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:C,4453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:D,5603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:Y,4453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:CLK,882
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:Q,882
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[3]:A,8299
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[3]:B,9573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[3]:Y,8299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:CLK,3139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:D,11598
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:Q,3139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:A,1828
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:B,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:CLK,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:D,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:Q,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNI95IF:A,7153
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNI95IF:B,7093
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNI95IF:Y,7093
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:A,9596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:B,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:D,11539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:Y,9513
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:C,8169
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:D,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:Y,8169
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_2[5]:A,-476
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_2[5]:B,-552
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_2[5]:C,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_2[5]:Y,-612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:A,11790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:C,4599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:Y,4599
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:IPCLKn,
PWM_obuf[1]/U0/U_IOENFF:A,
PWM_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:A,9583
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:C,9215
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:D,9144
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:Y,9144
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:C,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:IPC,12987
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:Y,10135
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_3_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_3_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_3_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_3_i:Y,5699
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:CLK,7431
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:D,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:EN,8026
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:Q,7431
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[20]:A,6860
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[20]:B,4351
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[20]:C,10528
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[20]:D,8859
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[20]:Y,4351
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[1]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[1]:B,10301
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[1]:C,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[1]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[1]:Y,2497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:A,6050
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:B,5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:C,4329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:D,5673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:Y,4329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0:A,3729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0:B,3645
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0:C,3585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0:D,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0:Y,3493
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:D,11299
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:EN,7081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:Q,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,6812
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:B,6779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,6812
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,6779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:B,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:D,6596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:Y,5596
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:B,996242
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:S,996231
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[21]:A,8192
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[21]:B,4446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[21]:C,10561
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[21]:D,10412
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[21]:Y,4446
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:A,1847
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:B,2945
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCO,1695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:A,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:C,995814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:D,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:B,996299
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:S,996272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:CLK,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:D,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:EN,11586
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:Q,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:CLK,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:Q,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:D,9659
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:EN,10329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:A,10566
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:B,8280
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:C,11788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:D,11677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:Y,8280
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_3:A,9121
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_3:B,9112
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_3:C,7562
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_3:D,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_3:Y,3591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:A,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:B,995988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:C,995939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:D,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCO,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:A,8378
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:B,8152
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:C,10429
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:D,8798
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:Y,8152
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:A,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:B,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:C,7292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:D,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:Y,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[5]:B,11831
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[5]:C,4801
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[5]:D,8486
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[5]:Y,4801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:CLK,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:Q,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega11_1:A,2826
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega11_1:B,3111
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega11_1:Y,2826
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_8_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_8_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_8_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_8_i:Y,5699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:CLK,10861
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:D,8157
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:Q,10861
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:CLK,7220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:Q,7220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:CLK,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:Q,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:CLK,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:Q,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:CLK,7448
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:D,5373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:Q,7448
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:CLK,9165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:D,8920
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:Q,9165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:CLK,9102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:D,8940
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:Q,9102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:CLK,827
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:Q,827
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:B,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:C,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:D,11160
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:S,8764
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[1]:A,8545
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[1]:B,3739
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[1]:C,3228
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[1]:D,2315
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[1]:Y,2315
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:A,3093
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:B,995972
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCO,2837
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,1796
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,1796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_GPOUT_GPIO_OUT_i_21[10]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_GPOUT_GPIO_OUT_i_21[10]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_GPOUT_GPIO_OUT_i_21[10]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[11]:A,10759
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[11]:B,10668
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[11]:C,3418
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[11]:D,3298
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[11]:Y,3298
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[2]:A,8473
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[2]:B,5825
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[2]:C,8331
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[2]:D,8247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[2]:Y,5825
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:CLK,-656
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:Q,-656
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:CLK,6061
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:EN,4612
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:Q,6061
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[4]:A,7226
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[4]:B,7119
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[4]:C,6854
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[4]:D,2255
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[4]:Y,2255
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:A,3349
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:B,1958
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:C,3463
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:D,2755
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:Y,1958
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:Y,3683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa:A,9402
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa:B,9353
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa:C,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa:D,6804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa:Y,2497
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:B,10467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:C,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:Y,8272
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:C,4395
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:D,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:Y,4395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe_RNI7SV9:A,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe_RNI7SV9:B,10180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe_RNI7SV9:Y,8122
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:CLK,-960
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:D,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:Q,-960
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:C,8438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:Y,7278
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[11]:A,7532
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[11]:B,3527
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[11]:C,9427
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[11]:D,9324
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[11]:Y,3527
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:CLK,10652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:D,8378
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:Q,10652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:CLK,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:EN,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:Q,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:A,10741
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:B,9609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:D,11503
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:Y,9609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst:A,9345
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst:B,10368
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst:C,7979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst:D,7888
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst:Y,7888
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[26]:A,10561
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[26]:B,10448
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[26]:C,7948
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[26]:D,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[26]:Y,5495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:CLK,9317
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:D,4446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:Q,9317
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_1_a2_0:A,4163
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_1_a2_0:B,4108
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_1_a2_0:C,4106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_1_a2_0:Y,4106
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:A,2741
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:B,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:C,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:Y,2569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:CLK,8288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:D,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:Q,8288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:CLK,9378
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:D,11221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:EN,6837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:Q,9378
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_0_a2_0:A,10571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_0_a2_0:B,9357
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_0_a2_0:C,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_0_a2_0:D,8092
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_0_a2_0:Y,8092
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:A,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:B,10642
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:Y,10642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:CLK,9652
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:D,11379
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:EN,7010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:Q,9652
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:SLn,
SPISDO0_obuf/U0/U_IOENFF:A,
SPISDO0_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIPRT9:A,8372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIPRT9:B,8326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIPRT9:Y,8326
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_5_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_5_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_5_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_5_i:Y,5699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:CLK,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:Q,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_10[5]:A,4644
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_10[5]:B,10628
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_10[5]:C,1958
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_10[5]:D,2445
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_10[5]:Y,1958
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0_RNIJ41C:A,5556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0_RNIJ41C:B,5716
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un57_fsmsta_1_0_RNIJ41C:Y,5556
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:C,13136
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:IPC,13136
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:A,9540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:B,8326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:C,10553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:D,10363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:Y,8326
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[5]:A,10464
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[5]:B,7338
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[5]:C,10458
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[5]:D,10307
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[5]:Y,7338
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63_0[0]:A,10632
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63_0[0]:B,10582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63_0[0]:Y,10582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:A,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:B,4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:C,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:D,10356
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:Y,3847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:C,11841
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPC,11841
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:C,12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:IPC,12957
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:CLK,8005
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:D,5705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:Q,8005
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:CLK,9177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:D,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:Q,9177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1_i_m3_i_m2[0]:A,4014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1_i_m3_i_m2[0]:B,5978
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1_i_m3_i_m2[0]:C,5917
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1_i_m3_i_m2[0]:Y,4014
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:A,11699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:Y,11699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i_0[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i_0[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i_0[0]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i_0[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i_0[0]:Y,10147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:CLK,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:Q,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_4L5_0:A,3757
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_4L5_0:B,3542
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_4L5_0:C,2717
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_4L5_0:Y,2717
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:B,4905
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:Y,4905
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNO:A,11699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNO:B,10568
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNO:C,8092
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNO:Y,8092
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:CLK,2955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:D,4489
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:Q,2955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:CLK,8111
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:Q,8111
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:S,8618
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:IPC,
TX_obuf/U0/U_IOENFF:A,
TX_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[4]:A,5496
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[4]:B,3909
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[4]:C,9697
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[4]:Y,3909
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO0:A,8344
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO0:B,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO0:Y,8344
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a3_0_a2:A,7183
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a3_0_a2:B,5818
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a3_0_a2:C,11505
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a3_0_a2:Y,5818
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:CLK,7512
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:D,9585
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:EN,9234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:Q,7512
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:CLK,1885
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:Q,1885
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_7L13_1:A,7437
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_7L13_1:B,7412
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_7L13_1:Y,7412
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_28_a2_1[0]:A,2139
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_28_a2_1[0]:B,2964
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_28_a2_1[0]:Y,2139
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[7]:A,7521
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[7]:B,3505
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[7]:C,9417
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[7]:D,9314
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[7]:Y,3505
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_7[4]:A,2400
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_7[4]:B,8308
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_7[4]:Y,2400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:Y,3683
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:B,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:C,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:D,11217
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:S,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:CLK,9268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:EN,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:Q,9268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:CLK,4872
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:D,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:Q,4872
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:CLK,4495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:D,6781
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:Q,4495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_6_1:A,3726
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_6_1:B,1646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_6_1:C,3962
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_6_1:Y,1646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:C,8429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:Y,7278
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:IPC,
GPIO_IN_ibuf[7]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[7]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:A,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:B,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:C,3024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:D,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:D,9595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_1[14]:A,10571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_1[14]:B,8994
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_1[14]:C,7569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_1[14]:D,6276
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_1[14]:Y,6276
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:A,10818
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:B,8101
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:C,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:D,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:Y,8101
SPISDI1_ibuf/U0/U_IOPAD:PAD,
SPISDI1_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:D,9548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:CLK,8512
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:D,11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:EN,6837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:Q,8512
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0[9]:A,9743
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0[9]:B,8515
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0[9]:C,8367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0[9]:Y,8367
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:A,3241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:B,3182
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:C,3092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:D,2846
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:CLK,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:Q,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:SLn,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_i_0_o3[1]:A,2308
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_i_0_o3[1]:B,2297
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS_i_0_o3[1]:Y,2297
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:C,11511
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPC,11511
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_14[2]:A,9554
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_14[2]:B,9463
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_14[2]:C,3335
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_14[2]:D,3215
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_14[2]:Y,3215
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:C,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:C,4446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:D,4351
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:Y,4351
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:A,2875
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:B,995768
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCO,2837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:B,11499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:C,11686
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPB,11499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPC,11686
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[4]:A,3630
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[4]:B,3243
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[4]:C,2255
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[4]:D,2055
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[4]:Y,2055
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_3[9]:A,956
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_3[9]:B,865
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_3[9]:C,781
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_3[9]:D,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_3[9]:Y,-524
GPIO_OUT_obuf[9]/U0/U_IOENFF:A,
GPIO_OUT_obuf[9]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[7]:A,10634
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[7]:B,10543
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[7]:C,3293
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[7]:D,3173
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[7]:Y,3173
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:B,7264
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:Y,7264
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[19]:A,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[19]:B,10543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[19]:C,4395
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[19]:D,7970
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[19]:Y,4395
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[3]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[3]:C,4847
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[3]:D,7813
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[3]:Y,4847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:C,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:A,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:B,995950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:C,995901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:D,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCO,2563
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[10]:A,10778
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[10]:B,10687
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[10]:C,3437
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[10]:D,3317
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[10]:Y,3317
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:CLK,9242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:D,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:Q,9242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:B,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:C,9508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:Y,9508
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_GPOUT_GPIO_OUT_i_9[4]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_GPOUT_GPIO_OUT_i_9[4]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_GPOUT_GPIO_OUT_i_9[4]:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:B,996174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:S,996109
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:CLK,10600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:D,4622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:Q,10600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:CLK,9349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:D,10558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:Q,9349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:CLK,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:Q,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:A,11860
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:B,10300
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:C,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[0]:Y,2497
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o3_i_o2[3]:A,5896
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o3_i_o2[3]:B,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o3_i_o2[3]:C,5766
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o3_i_o2[3]:Y,3591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:CLK,9743
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:Q,9743
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:D,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:CLK,9708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:D,11379
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:EN,6837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:Q,9708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:A,10722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:B,8560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:C,11677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:D,11662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:Y,8560
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_un641_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_un641_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_un641_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:D,9571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0[18]:A,7001
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0[18]:B,9388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0[18]:Y,7001
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:C,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPC,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:A,11906
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:B,9531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:C,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:Y,9531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:A,9662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:B,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:D,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:Y,9408
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:B,11612
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:C,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:D,11255
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:S,8703
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_0_tz[3]:A,5632
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_0_tz[3]:B,5877
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_0_tz[3]:Y,5632
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:A,8334
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:B,5856
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:C,8158
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:D,8041
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_3_sqmuxa_0:Y,5856
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:A,11922
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:B,11824
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:C,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:Y,11585
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[10]:A,7551
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[10]:B,3546
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[10]:C,9446
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[10]:D,9343
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[10]:Y,3546
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:CLK,5116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:Q,5116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:C,8398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:Y,7278
PWM_obuf[0]/U0/U_IOPAD:D,
PWM_obuf[0]/U0/U_IOPAD:E,
PWM_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:CLK,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:D,10659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:Q,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:S,996139
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_0[1]:A,3785
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_0[1]:B,4053
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_0[1]:C,3519
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_0[1]:D,3189
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_0[1]:Y,3189
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_7[2]:A,7787
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_7[2]:B,3757
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_7[2]:C,9681
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_7[2]:Y,3757
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:CLK,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:D,8180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:EN,9234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:Q,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega2_2:A,1910
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega2_2:B,1796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega2_2:Y,1796
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[12]:A,6375
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[12]:B,5405
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[12]:C,4662
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[12]:Y,4662
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:CLK,8552
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:D,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:EN,8026
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:Q,8552
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:C,11813
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPC,11813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:CLK,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:Q,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:C,3486
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:IPC,3486
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c2:A,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c2:B,10761
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c2:Y,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:D,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:SLn,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOINFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:A,5857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:B,4504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:C,5713
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:D,5603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:Y,4504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:A,11906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:C,9463
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:D,9450
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:Y,9450
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:CLK,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:D,8356
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:Q,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:D,9579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_1[3]:A,9182
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_1[3]:B,10368
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_1[3]:C,3236
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_1[3]:D,4396
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_1[3]:Y,3236
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:CLK,10835
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:D,11221
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:EN,6989
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:Q,10835
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_1:A,10633
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_1:B,9417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_1:C,10581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_1:Y,9417
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:A,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:B,9574
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:C,6319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:D,6011
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:Y,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[2]:A,10567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[2]:B,10469
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[2]:C,4489
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIBI2G[2]:Y,4489
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:B,996098
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:S,996283
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:B,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:D,11331
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:S,8635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:A,9423
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:B,9366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:C,9201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:Y,9201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:C,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:IPC,13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:CLK,8537
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:D,11492
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:EN,7092
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:Q,8537
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOINFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNI27IA2:A,9542
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNI27IA2:B,10615
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNI27IA2:C,9597
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNI27IA2:Y,9542
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[11]:A,4469
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[11]:B,3893
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[11]:C,3763
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[11]:D,4530
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[11]:Y,3763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:CLK,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:Q,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_6:A,8649
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_6:B,7624
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_6:C,6890
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_6:Y,6890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:A,8433
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:B,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:C,8189
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:FCI,8182
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:FCO,8240
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:S,8182
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[5]:A,8682
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[5]:B,8707
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[5]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[5]:D,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[5]:Y,8590
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:A,10790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:B,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:Y,8458
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO1:A,10789
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO1:B,7264
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO1:C,10652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO1:Y,7264
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:CLK,5843
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:EN,4612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:Q,5843
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:C,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:IPC,13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out_RNI8PC5:A,11806
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out_RNI8PC5:Y,11806
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:CLK,8472
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:D,11399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:EN,7010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:Q,8472
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:CLK,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:Q,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:CLK,10801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:D,11221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:EN,7010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:Q,10801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:CO,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:FCI,2837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:A,11753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:B,9392
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:C,10229
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:D,5705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:Y,5705
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_6_2:A,3165
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_6_2:B,2243
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_6_2:C,3065
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_e_6_2:Y,2243
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_sx[2]:A,9356
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_sx[2]:B,3338
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_sx[2]:C,2199
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_sx[2]:D,1646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1_sx[2]:Y,1646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_22_0_a2[0]:A,7259
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_22_0_a2[0]:B,6462
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_22_0_a2[0]:C,3217
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_22_0_a2[0]:Y,3217
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:CLK,6242
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:D,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:Q,6242
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_2:A,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_2:B,10573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_2:C,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_2:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_2:Y,10343
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_5_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_5_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_5_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_5_i:Y,5699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:C,4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:IPC,4244
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:A,3546
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:B,3317
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:C,4500
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:D,4294
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:Y,3317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:CLK,11843
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:Q,11843
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:D,9631
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:CLK,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:Q,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:B,6737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:C,6529
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:D,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:Y,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i[6]:A,10668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i[6]:B,8996
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i[6]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i[6]:D,10509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i[6]:Y,8996
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_0:A,4947
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_0:B,4845
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_0:C,4835
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_0_a2_0:Y,4835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:A,8558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:Y,8253
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[5]:B,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[5]:Y,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_GPOUT_GPIO_OUT_i_11[5]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_GPOUT_GPIO_OUT_i_11[5]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_GPOUT_GPIO_OUT_i_11[5]:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:A,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:B,995955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:C,995865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:D,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCO,2559
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[3]:A,5301
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[3]:B,3750
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[3]:C,9502
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4[3]:Y,3750
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0:A,8173
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0:B,6817
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0:C,5759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0:Y,5759
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_10_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_10_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_10_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_10_i:Y,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_pos_79_iv_i[6]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_pos_79_iv_i[6]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_pos_79_iv_i[6]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_pos_79_iv_i[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_pos_79_iv_i[6]:Y,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_5_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_5_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_5_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_5_i:Y,5699
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
GPIO_OUT_obuf[9]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[9]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[3]:A,10444
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[3]:B,9369
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[3]:C,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[3]:D,10335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[3]:Y,9369
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_N_5L9:A,3818
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_N_5L9:B,5329
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_N_5L9:C,3626
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_N_5L9:D,3516
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_N_5L9:Y,3516
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7[5]:A,9234
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7[5]:B,9143
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7[5]:C,3129
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7[5]:D,3009
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7[5]:Y,3009
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_13[10]:A,5210
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_13[10]:B,4785
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_13[10]:C,4860
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_13[10]:D,5078
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_13[10]:Y,4785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_32_a2_0[0]:A,3377
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_32_a2_0[0]:B,3124
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_32_a2_0[0]:C,2237
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_32_a2_0[0]:D,2451
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_32_a2_0[0]:Y,2237
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:A,9542
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:B,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:C,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:D,10443
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:Y,8203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[5]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[5]:B,10200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[5]:C,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[5]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[5]:Y,2497
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:CLK,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:Q,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7:A,8306
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7:B,8181
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7:C,4583
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7:D,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7:Y,3493
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:CLK,1006
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:Q,1006
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:C,11462
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPC,11462
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_13[1]:A,9347
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_13[1]:B,9256
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_13[1]:C,3128
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_13[1]:D,3008
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_13[1]:Y,3008
GPIO_IN_ibuf[9]/U0/U_IOINFF:A,
GPIO_IN_ibuf[9]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:B,8882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:C,11582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:FCI,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:FCO,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:S,8939
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[6]:A,5141
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[6]:B,4222
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[6]:C,3450
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[6]:Y,3450
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:CLK,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:D,11699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:Q,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:A,8434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:B,7016
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:C,8233
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:FCI,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:FCO,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:S,7075
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:C,8445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:CLK,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:Q,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[6]:A,6781
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[6]:B,8011
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2[6]:Y,6781
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:CLK,10760
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:D,11781
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:Q,10760
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:CLK,5790
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:EN,5697
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:Q,5790
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[6]:A,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[6]:B,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[6]:C,6897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[6]:D,8063
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[6]:Y,6897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_16:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa_i_0_a2:A,4711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa_i_0_a2:B,6878
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa_i_0_a2:Y,4711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i:A,8091
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i:B,6852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i:C,5759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i:D,5384
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i:Y,5384
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_neg_91_iv_i[7]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_neg_91_iv_i[7]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_neg_91_iv_i[7]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_neg_91_iv_i[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_neg_91_iv_i[7]:Y,9906
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[12]:A,10574
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[12]:B,10483
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[12]:C,4469
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[12]:D,4366
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[12]:Y,4366
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[5]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[5]:Y,3683
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:CLK,-856
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:Q,-856
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1:A,3909
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1:B,3712
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1:C,3630
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_2L1:Y,3630
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:B,11497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:C,11337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPB,11497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPC,11337
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:CLK,6261
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:EN,4442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:Q,6261
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega5_2:A,2032
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega5_2:B,1923
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega5_2:Y,1923
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:Y,5699
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:CLK,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:D,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:Q,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_5:A,5697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_5:B,5289
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_5:C,4157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_5:D,3610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_5:Y,3610
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:A,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:B,2801
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCO,1695
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:CLK,-388
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:D,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:Q,-388
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:C,13118
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPC,13118
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:CLK,10157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:Q,10157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_0_sqmuxa:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_0_sqmuxa:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_0_sqmuxa:C,11788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_0_sqmuxa:D,7903
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_0_sqmuxa:Y,7903
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:A,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:B,995988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:C,995939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:D,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCO,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:CLK,6621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:D,7517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:Q,6621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:CLK,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:D,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:Q,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:CLK,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:Q,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SLn,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:CLK,10542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:D,4724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:Q,10542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:A,11906
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:B,10625
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:C,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:Y,10625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:A,10670
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:B,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:C,11749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:D,11669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:Y,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_x2[0]:A,11837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_x2[0]:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_x2[0]:C,11700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_x2[0]:Y,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:CLK,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:Q,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:CLK,3276
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:Q,3276
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:C,11352
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:IPC,11352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:CLK,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:Q,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:B,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPB,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:CLK,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:Q,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0[2]:A,10694
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0[2]:B,10637
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0[2]:C,10571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0[2]:D,10429
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0[2]:Y,10429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:A,3679
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:B,3528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:C,11608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:D,4556
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:Y,3528
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:A,2970
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:B,995853
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCO,2837
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[10]:A,5048
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[10]:B,4397
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[10]:C,4669
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[10]:D,3739
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[10]:Y,3739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:CLK,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:D,10432
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:Q,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:CO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:FCI,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_INTR_reg_159[11]:A,10382
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_INTR_reg_159[11]:B,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_INTR_reg_159[11]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_INTR_reg_159[11]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_INTR_reg_159[11]:Y,5830
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:A,9091
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:B,6882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:C,9970
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:D,9474
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:Y,6882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:C,11642
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:Y,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:A,6793
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:B,6614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:D,6644
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:Y,6614
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:A,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:B,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:Y,11656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:CLK,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:Q,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:SLn,
ADC_RST_obuf/U0/U_IOPAD:D,
ADC_RST_obuf/U0/U_IOPAD:E,
ADC_RST_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:CLK,-683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:D,4905
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:Q,-683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:A,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:Y,5871
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_3:A,4507
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_3:B,3824
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_3:C,2445
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_3:D,2903
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_3:Y,2445
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:A,10468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:B,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCO,3081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un78_pwm_enable_reg_i_i_a2:A,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un78_pwm_enable_reg_i_i_a2:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un78_pwm_enable_reg_i_i_a2:Y,1695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:A,8417
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:B,6977
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:C,8205
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:FCI,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:FCO,7122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:S,6977
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAUSE2[0]:A,8247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAUSE2[0]:B,7723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAUSE2[0]:C,4504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIAUSE2[0]:Y,4504
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:CLK,9417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:D,11400
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:EN,6924
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:Q,9417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[4]:A,7646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[4]:B,3630
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[4]:C,9545
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[4]:D,9442
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[4]:Y,3630
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:CLK,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:Q,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:CLK,8251
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:D,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:Q,8251
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_2:A,9401
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_2:B,10531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_2:Y,9401
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:CLK,3175
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:D,4599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:Q,3175
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[0]:A,4938
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[0]:B,3204
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[0]:C,3120
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[0]:D,1796
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[0]:Y,1796
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:CLK,9275
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:D,8901
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:Q,9275
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[6]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[6]:Y,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:C,11541
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPC,11541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:B,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:D,7623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:Y,5596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:A,10688
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:B,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:C,8249
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:Y,8249
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o3_i_o2_1[3]:A,3027
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o3_i_o2_1[3]:B,2297
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o3_i_o2_1[3]:C,3371
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o3_i_o2_1[3]:D,3075
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_o3_i_o2_1[3]:Y,2297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:A,11803
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:B,11688
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:Y,11688
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:B,11498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:C,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:D,11141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:FCI,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:S,8764
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:C,8398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:Y,7278
SPISS1_obuf/U0/U_IOPAD:D,
SPISS1_obuf/U0/U_IOPAD:E,
SPISS1_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:A,996177
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:Y,2866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:CLK,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:D,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:Q,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d_1_1[0]:A,5696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d_1_1[0]:B,4169
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d_1_1[0]:C,2955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d_1_1[0]:Y,2955
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:A,11802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:B,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:C,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:D,10414
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:Y,9363
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[5]:A,8441
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[5]:B,8334
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[5]:C,8097
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[5]:D,3470
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[5]:Y,3470
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:CLK,5521
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:D,3236
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:Q,5521
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un509_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un509_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un509_fixed_config:Y,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:CLK,-464
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:D,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:Q,-464
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:CLK,5075
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:D,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:Q,5075
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNIOE661:A,8244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNIOE661:B,8157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNIOE661:C,8015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNIOE661:D,6669
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out_RNIOE661:Y,6669
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un435_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un435_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un435_fixed_config:Y,10613
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:CLK,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:Q,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:CLK,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:Q,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPC,
GPIO_OUT_obuf[4]/U0/U_IOENFF:A,
GPIO_OUT_obuf[4]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:B,11843
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:C,4758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:D,11690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:Y,4758
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_6L11:A,2086
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_6L11:B,7192
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_6L11:C,2422
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_6L11:Y,2086
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:A,11891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:D,11638
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:Y,11638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:A,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:B,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:C,11747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:D,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:Y,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_3_RNIGI1M[9]:A,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_3_RNIGI1M[9]:B,-494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_3_RNIGI1M[9]:C,1827
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_3_RNIGI1M[9]:D,1653
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_3_RNIGI1M[9]:Y,-524
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2:A,10146
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2:B,10067
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2:C,9592
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2:D,6989
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2:Y,6989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:CLK,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:Q,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3_1[7]:A,10823
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3_1[7]:B,4865
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3_1[7]:C,4607
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3_1[7]:D,4147
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3_1[7]:Y,4147
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:A,5524
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:B,7001
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:C,4428
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:D,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:Y,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_1[9]:A,9814
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_1[9]:B,8202
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_1[9]:C,7352
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_1[9]:Y,7352
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:CLK,-338
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:D,4847
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:Q,-338
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:A,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:B,7035
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:C,8250
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:FCI,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:FCO,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:S,8080
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:CLK,-587
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:Q,-587
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:CLK,10335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:D,9144
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:Q,10335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L11:A,10763
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L11:B,4763
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L11:C,2094
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_6L11:Y,2094
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_neg_115_iv_i[9]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_neg_115_iv_i[9]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_neg_115_iv_i[9]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_neg_115_iv_i[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_neg_115_iv_i[9]:Y,10101
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:CLK,1739
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:Q,1739
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO_0[23]:A,6962
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO_0[23]:B,5021
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO_0[23]:C,7167
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO_0[23]:D,7093
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO_0[23]:Y,5021
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:A,11833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:B,11680
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:C,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:D,10329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:Y,10329
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[1]:A,9609
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[1]:B,4125
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[1]:C,4268
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[1]:D,3575
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[1]:Y,3575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_a2_0[7]:A,627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_a2_0[7]:B,528
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_a2_0[7]:C,481
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_a2_0[7]:D,355
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_a2_0[7]:Y,355
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:A,3083
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:B,996062
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:C,995972
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:D,2688
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCO,2569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:D,9548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_11_0_a2_x[10]:A,2248
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_11_0_a2_x[10]:B,2247
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_11_0_a2_x[10]:Y,2247
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_9_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_9_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_9_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_9_i:Y,5699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen_0_a2:A,6046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen_0_a2:B,8517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen_0_a2:Y,6046
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:B,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:C,11724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:D,11654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:Y,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2:A,9355
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2:B,7979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2:C,9226
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2:D,9134
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_2:Y,7979
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un323_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un323_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un323_fixed_config:Y,10613
GPIO_OUT_obuf[8]/U0/U_IOENFF:A,
GPIO_OUT_obuf[8]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:C,11493
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPC,11493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_10:A,8581
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_10:B,7622
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_10:C,6879
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_10:Y,6879
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:A,6256
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:B,6254
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:C,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:D,5917
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:Y,4816
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL2,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:Y,10135
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un453_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un453_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un453_fixed_config:Y,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[6]:A,10801
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[6]:B,4836
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[6]:C,3516
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[6]:D,3073
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[6]:Y,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:A,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:C,995863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCO,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa:A,7147
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa:B,7030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa:C,4583
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa:Y,4583
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_o2_1[1]:A,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_o2_1[1]:B,10538
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_o2_1[1]:C,10427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_o2_1[1]:Y,10427
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOOUTFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:CLK,8629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:D,9595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:EN,9444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:Q,8629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:Y,10654
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:CLK,8455
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:D,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:EN,8026
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:Q,8455
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:A,9459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:B,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:C,9412
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:D,9240
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:Y,8418
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:A,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:B,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:D,8470
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:Y,7266
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[7]:B,4807
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[7]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[7]:Y,4807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:A,8524
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:B,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:C,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:D,8268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:Y,7162
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa_i_0_o2:A,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa_i_0_o2:B,5836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_4_sqmuxa_i_0_o2:Y,3493
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:CLK,7288
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:D,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:EN,8026
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:Q,7288
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:B,997488
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:Y,2815
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:B,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:C,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:D,7612
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:Y,7612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:A,10722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:B,8356
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:C,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:Y,8356
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:CLK,9539
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:D,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:Q,9539
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:CLK,1629
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:Q,1629
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[8]:A,7717
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[8]:B,9114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[8]:C,10630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[8]:D,10325
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[8]:Y,7717
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:CLK,747
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:Q,747
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:CLK,8506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:D,9375
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:Q,8506
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:A,-242
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:B,-291
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:C,-403
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:D,-532
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:Y,-532
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:CLK,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:D,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:Q,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0_a2_0:A,9479
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0_a2_0:B,10777
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0_a2_0:Y,9479
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:A,3015
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:B,995994
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:C,995904
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:D,2620
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCO,2569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:A,10313
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:B,3174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCO,3081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_1_sqmuxa_0_a2_0:A,7933
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_1_sqmuxa_0_a2_0:B,7888
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_1_sqmuxa_0_a2_0:Y,7888
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_4[0]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_4[0]:B,11827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_4[0]:C,8013
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_4[0]:Y,8013
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:CLK,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:Q,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:D,8953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:EN,9355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:CLK,8343
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:EN,5933
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:Q,8343
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:CLK,11536
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:D,11410
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:EN,6989
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:Q,11536
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:A,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:Y,2866
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[0]:A,8352
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[0]:B,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[0]:Y,8352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:B,9367
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:C,10607
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:D,10504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[7]:Y,9367
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:A,10630
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:C,5773
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:D,10147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:Y,5773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_i_o2:A,9415
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_i_o2:B,9359
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_i_o2:Y,9359
GPIO_IN_ibuf[10]/U0/U_IOINFF:A,
GPIO_IN_ibuf[10]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_5L8:A,3477
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_5L8:B,3513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_5L8:C,3610
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_5L8:Y,3477
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:CLK,7534
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:D,11221
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:EN,7092
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:Q,7534
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:CLK,783
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:D,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:Q,783
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:C,11626
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:D,11562
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[0]:Y,11562
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:S,8601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:A,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:B,-642
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:C,1679
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:D,1505
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:Y,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_0_RNIALO9[9]:A,-434
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_0_RNIALO9[9]:B,-494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_0_RNIALO9[9]:C,700
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_0_RNIALO9[9]:Y,-494
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:A,10399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:B,10179
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:C,7956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:D,7024
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:Y,7024
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:A,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:B,4469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:C,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:Y,1698
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[7]:B,11839
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[7]:C,4801
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[7]:D,8486
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[7]:Y,4801
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2:A,7187
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2:B,5095
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2:C,7043
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2:Y,5095
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:CLK,7231
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:D,11784
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:Q,7231
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_6[15]:A,7696
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_6[15]:B,3691
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_6[15]:C,9591
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_6[15]:Y,3691
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:CLK,8257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:D,11299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:EN,6882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:Q,8257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:CLK,-816
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:D,4801
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:Q,-816
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[8]:A,10733
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[8]:B,10670
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[8]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[8]:D,10495
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO[8]:Y,10495
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17_i_a2:A,8173
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17_i_a2:B,7982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17_i_a2:Y,7982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:CLK,9104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:D,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:Q,9104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:CLK,4645
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:EN,5933
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:Q,4645
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:A,8562
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:B,8425
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:C,5163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:D,4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:Y,4857
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa:A,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa:B,8101
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa:D,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa:Y,8101
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[2]:A,11751
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[2]:B,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[2]:Y,11751
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_1_a2:A,8934
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_1_a2:B,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_1_a2:C,9565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2_1_a2:Y,5653
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[5]:A,7468
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[5]:B,3463
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[5]:C,9363
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[5]:D,9260
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_5[5]:Y,3463
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:C,8456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:B,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:D,6596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:Y,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_2:A,9524
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_2:B,9273
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_2:C,9334
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_2:Y,9273
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:CLK,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:D,12892
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:Q,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,6879
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:B,6839
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,6879
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,6839
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_1:A,7304
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_1:B,5935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_1:C,5460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_1:D,3834
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_1:Y,3834
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[3]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[3]:Y,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:CLK,672
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:D,4801
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:Q,672
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_3:A,10710
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_3:B,10660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a2_3:Y,10660
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:A,11698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:B,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:Y,11650
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[15]:A,4838
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[15]:B,10803
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[15]:C,3691
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[15]:D,4697
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[15]:Y,3691
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:CLK,9423
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:D,9355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:Q,9423
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPC,
GPIO_OUT_obuf[5]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[5]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:CLK,9425
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:D,5890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:Q,9425
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:A,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:B,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:C,3024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:D,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCO,2778
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:A,6827
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,6827
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,6805
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,6805
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_2:A,5029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_2:B,5265
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_2:C,5478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_2:D,5200
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_2:Y,5029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:A,2856
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:B,995751
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCO,2837
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_3L3_0:A,4571
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_3L3_0:B,9766
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_3L3_0:C,3760
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_3L3_0:D,3727
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_3L3_0:Y,3727
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:CLK,8344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:D,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:Q,8344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:A,9534
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:B,9303
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:C,11626
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:Y,9303
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:IPC,
SPISS0_obuf/U0/U_IOENFF:A,
SPISS0_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_6_RNITG981:A,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_6_RNITG981:B,-723
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_6_RNITG981:C,-960
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_6_RNITG981:Y,-960
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_9[6]:A,3573
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_9[6]:B,9448
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_9[6]:C,3525
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_9[6]:Y,3525
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:A,2951
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:B,995836
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCO,2837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:A,8569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:B,7121
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:C,8349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:FCI,7122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:FCO,7201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:S,7121
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:C,11428
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPC,11428
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_6_0:A,9542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_6_0:B,9451
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_6_0:C,8292
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_6_0:D,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_6_0:Y,8200
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:CLK,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:D,7888
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:Q,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[0]:A,2991
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[0]:B,2442
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[0]:C,7079
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[0]:Y,2442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_14_1[3]:A,9433
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_14_1[3]:B,9377
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_14_1[3]:C,3328
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_14_1[3]:D,3208
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_14_1[3]:Y,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:A,3275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:B,3216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:C,3126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:D,2880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCO,2778
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:C,7982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:D,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:Y,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:CLK,11555
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:D,11492
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:EN,6989
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:Q,11555
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[3]:A,10944
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[3]:B,10846
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[3]:C,7601
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[3]:D,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[3]:Y,7587
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:CLK,1792
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:D,4801
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:Q,1792
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:CLK,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:D,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:Q,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_11_0_a2[10]:A,3384
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_11_0_a2[10]:B,2442
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_11_0_a2[10]:C,3258
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_11_0_a2[10]:Y,2442
GPIO_IN_ibuf[6]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[6]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:B,8117
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:C,7965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:D,7653
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:FCO,7653
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNI9C362[1]:A,9596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNI9C362[1]:B,10815
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNI9C362[1]:Y,9596
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNO[7]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNO[7]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_RNO[7]:Y,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:B,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:D,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:Y,10666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:B,11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:C,11617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPB,11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPC,11617
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:CLK,1771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:Q,1771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:CLK,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:D,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:Q,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[14]:A,10804
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[14]:B,10713
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[14]:C,3463
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[14]:D,3343
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[14]:Y,3343
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:C,12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:IPC,12991
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un361_fixed_config_0_a2:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un361_fixed_config_0_a2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un361_fixed_config_0_a2:Y,10613
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_o2_0:A,6242
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_o2_0:B,6166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_o2_0:C,4992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_o2_0:D,6006
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_o2_0:Y,4992
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO2_0_o2_0:A,10760
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO2_0_o2_0:B,10659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO2_0_o2_0:Y,10659
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,6747
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,6747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_0_i_o2[3]:A,8582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_0_i_o2[3]:B,8427
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_0_i_o2[3]:C,8282
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_o3_0_i_o2[3]:Y,8282
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:B,11593
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:C,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:S,8720
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:B,996251
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:S,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:B,996250
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:S,996033
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:A,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:B,-789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:C,1532
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:D,1358
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:Y,-819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:B,11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:C,11493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPB,11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPC,11493
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:CLK,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:D,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:Q,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:B,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:C,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPB,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:A,9545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:B,9461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:C,9401
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:Y,9401
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:B,996033
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:Y,2815
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:D,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:IPC,
SPISDI0_ibuf/U0/U_IOPAD:PAD,
SPISDI0_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:B,8200
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:FCI,7744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:FCO,7757
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:S,7744
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:A,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:B,3557
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:Y,2497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO_0[0]:A,6278
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO_0[0]:B,2955
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO_0[0]:C,3513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO_0[0]:D,3388
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO_0[0]:Y,2955
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,2055
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,3298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,2055
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,3298
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_11_i_o2[2]:A,10861
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_11_i_o2[2]:B,10818
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_11_i_o2[2]:Y,10818
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:A,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:B,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:C,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:Y,8601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:CLK,6362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:D,4818
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:Q,6362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m35_0_o2_i:A,10534
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m35_0_o2_i:B,10443
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m35_0_o2_i:Y,10443
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_18[2]:A,4293
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_18[2]:B,6872
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_18[2]:C,1646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_18[2]:D,2139
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_18[2]:Y,1646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:CLK,1961
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:Q,1961
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i:A,7312
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i:B,7859
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i:Y,7312
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_a2_0_0[6]:A,10642
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_a2_0_0[6]:B,10525
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_a2_0_0[6]:C,10509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_i_a2_0_0[6]:Y,10509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:CLK,9558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:D,8049
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:EN,3494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:Q,9558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:B,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:C,11749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:Y,10565
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un193_fixed_config_0_a2:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un193_fixed_config_0_a2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un193_fixed_config_0_a2:Y,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_10_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_10_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_10_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_10_i:Y,5699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c1:A,7368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c1:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c1:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:CLK,564
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:D,4807
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:Q,564
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:A,1733
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:B,2843
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCO,1695
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:D,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:E,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:CLK,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:Q,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:CLK,9572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:D,10643
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:Q,9572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[7]:B,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[7]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[7]:Y,3591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:CLK,6932
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:D,7237
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:EN,4992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:Q,6932
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIGQHI[4]:A,8560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIGQHI[4]:B,9578
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIGQHI[4]:Y,8560
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:A,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:C,995814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:D,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCO,2559
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[1]:A,8333
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[1]:B,7897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[1]:C,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[1]:D,10463
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[1]:Y,7897
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[1]:A,10944
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[1]:B,10776
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[1]:C,7601
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[1]:D,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[1]:Y,7587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:A,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:B,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:C,10592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:Y,10592
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:A,9417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:B,11742
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:C,9101
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:D,9009
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:Y,9009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:CLK,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:Q,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:CLK,7260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:EN,4442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:Q,7260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:CLK,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:D,11699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:Q,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_8:A,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_8:B,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_8:C,9199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_8:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_8:Y,9199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:A,3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:B,8515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:C,5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:D,4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:Y,3932
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:C,13128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:IPC,13128
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
SPISDO1_obuf/U0/U_IOOUTFF:A,
SPISDO1_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:C,13130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:IPC,13130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:A,9453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:B,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:C,8180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:Y,8180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:C,8481
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_23:B,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2:A,3115
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2:B,2974
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2:C,3396
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2:Y,2974
PWM_obuf[2]/U0/U_IOPAD:D,
PWM_obuf[2]/U0/U_IOPAD:E,
PWM_obuf[2]/U0/U_IOPAD:PAD,
SPISDO1_obuf/U0/U_IOENFF:A,
SPISDO1_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:CLK,7324
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:Q,7324
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27_i_a3[3]:A,4758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27_i_a3[3]:B,9244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27_i_a3[3]:Y,4758
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2[2]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2[2]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2[2]:C,10539
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2[2]:D,10427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2[2]:Y,10427
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:CLK,-552
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:Q,-552
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:EN,12728
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:IPENn,12728
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:A,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:B,995879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:C,995797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:D,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:A,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:B,995931
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:D,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCO,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GPOUT_GPIO_OUT_i_23[11]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GPOUT_GPIO_OUT_i_23[11]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GPOUT_GPIO_OUT_i_23[11]:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[9]:A,7730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[9]:B,9131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[9]:C,10666
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[9]:D,10361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux_0[9]:Y,7730
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[6]:B,11839
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[6]:C,4801
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[6]:D,8486
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[6]:Y,4801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:D,9631
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5_0_0:A,5160
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5_0_0:B,5003
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5_0_0:C,4701
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5_0_0:D,3513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m2_e_5_0_0:Y,3513
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,2094
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,4520
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,2094
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,4520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:CLK,5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:D,7032
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:Q,5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:Y,10726
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[4],4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[5],4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[6],3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[7],3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[8],3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[0],4228
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[10],4238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[11],3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[12],5166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[13],4863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[14],5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[15],4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[1],3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[2],4344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[3],4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[4],5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[5],4932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[6],5337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[7],4987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[8],4196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[9],3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[4],12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[5],12999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[6],12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[7],12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[8],12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[0],11686
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[10],11490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[11],11522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[12],11575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[13],11456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[14],11377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[15],11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[1],11550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[2],11624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[3],11518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[4],11684
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[5],11571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[6],11617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[7],11898
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[8],11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[9],11499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WEN,5856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[6]:A,11815
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[6]:B,11942
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[6]:Y,11815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:CLK,2826
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:Q,2826
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[14]:A,6421
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[14]:B,9253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[14]:C,6276
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[14]:Y,6276
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_4L6:A,7439
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_4L6:B,3426
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_4L6:C,9309
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_4L6:Y,3426
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:A,5116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:B,5034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:C,4830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:D,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:Y,4816
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[5]:A,4897
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[5]:B,3987
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[5]:C,3215
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_0[5]:Y,3215
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_un659_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_un659_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_un659_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_neg_103_iv_i[8]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_neg_103_iv_i[8]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_neg_103_iv_i[8]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_neg_103_iv_i[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_neg_103_iv_i[8]:Y,10090
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_4L6_0:A,2536
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_4L6_0:B,3374
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_4L6_0:Y,2536
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2_a2_1_a2:A,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2_a2_1_a2:B,8522
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2_a2_1_a2:Y,5744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:Y,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:CLK,3344
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:Q,3344
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:A,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:B,10461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:Y,9300
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:B,996041
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:S,996340
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[3]:B,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[3]:C,11749
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[3]:Y,3591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:C,12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPC,12986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_1:A,8283
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_1:B,8200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_1:Y,8200
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a2:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a2:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:A,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:B,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:C,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:D,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:Y,8941
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_o3_0[8]:A,6105
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_o3_0[8]:B,6012
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_o3_0[8]:C,7930
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_o3_0[8]:D,7815
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_o3_0[8]:Y,6012
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:CLK,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:D,8101
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:Q,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:CLK,605
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:Q,605
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:Y,5699
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:C,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:CLK,-712
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:Q,-712
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:A,996283
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:Y,2815
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:D,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:E,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:CLK,6461
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:D,11379
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:EN,6882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:Q,6461
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:CLK,6961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:D,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:Q,6961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:A,6890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:B,6773
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,6890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,6773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:A,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:B,10472
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:C,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:D,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:Y,10472
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_x2[5]:A,8434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_x2[5]:B,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_x2[5]:Y,8366
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[1]:A,3677
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[1]:B,9513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[1]:C,2094
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[1]:D,3189
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[1]:Y,2094
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_INTR_reg_111[7]:A,10160
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_INTR_reg_111[7]:B,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_INTR_reg_111[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_INTR_reg_111[7]:D,7940
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_INTR_reg_111[7]:Y,5830
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[7]:A,3791
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[7]:B,4147
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[7]:C,2086
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[7]:D,3173
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[7]:Y,2086
GPIO_OUT_obuf[7]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[7]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:A,7058
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:B,6860
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:C,6891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:D,6781
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:Y,6781
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_a3_1[0]:A,9470
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_a3_1[0]:B,9218
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_a3_1[0]:C,8139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_a3_1[0]:D,7885
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_a3_1[0]:Y,7885
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2[2]:A,6961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2[2]:B,6928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2[2]:Y,6928
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:B,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:C,9517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:D,10367
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:Y,9517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:D,9568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:CLK,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:D,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:Q,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:CLK,8274
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:D,5773
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:Q,8274
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:A,11898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:B,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:C,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:Y,7162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:CLK,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:Q,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:CLK,736
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:D,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:Q,736
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:Y,10149
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:A,11790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:C,11693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:D,5656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:Y,5656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[1]:A,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[1]:B,11867
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[1]:Y,11727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_0_RNIE9ND1:A,11724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_0_RNIE9ND1:B,8054
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_0_RNIE9ND1:C,5718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_0_RNIE9ND1:D,4442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_0_RNIE9ND1:Y,4442
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:A,8472
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:B,8381
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:C,6278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[0]:Y,6278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:C,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_2:A,9394
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_2:B,9295
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_2:C,9242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_2:D,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_2:Y,9142
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a2:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a2:Y,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:CLK,8146
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:D,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:Q,8146
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:A,-472
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:B,-532
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:C,662
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:Y,-532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:Y,7278
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_8:A,-577
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_8:B,-474
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_8:C,-562
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_8:D,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_0_a2_0_a2_8:Y,-672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:C,8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:IPC,8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:CLK,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:D,11761
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:Q,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg_i_i_a2:A,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg_i_i_a2:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg_i_i_a2:Y,1695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_10:A,5632
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_10:B,5556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_10:C,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_10:Y,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i_x2_0_x2[3]:A,9616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i_x2_0_x2[3]:B,8271
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i_x2_0_x2[3]:C,7208
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_i_x2_0_x2[3]:Y,7208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:B,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPB,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_0[8]:A,5456
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_0[8]:B,7909
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3_0[8]:Y,5456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:A,2981
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:B,995960
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:C,995870
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:D,2586
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCO,2569
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_3:A,8547
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_3:B,7582
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_3:C,6839
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_3:Y,6839
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:A,1809
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:B,2911
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCO,1695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:A,9697
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:B,9375
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:C,10660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:Y,9375
GPIO_OUT_obuf[6]/U0/U_IOENFF:A,
GPIO_OUT_obuf[6]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_8:A,8490
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_8:B,7542
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_8:C,6799
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_8:Y,6799
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:CLK,8434
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:D,11399
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:EN,7225
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:Q,8434
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_14[0]:A,3644
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_14[0]:B,4014
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_14[0]:C,2249
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_14[0]:D,2889
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_14[0]:Y,2249
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_27_0[0]:A,10401
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_27_0[0]:B,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_27_0[0]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_27_0[0]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_27_0[0]:Y,5830
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:D,9446
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:A,2094
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:B,2315
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:C,3008
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:D,3097
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[1]:Y,2094
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:CLK,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:D,8996
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:Q,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:CLK,5805
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:EN,5697
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:Q,5805
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:EN,10353
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:IPENn,10353
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:CLK,10644
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:D,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:EN,12694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:Q,10644
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:C,8427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:IPC,8427
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_8L15:A,9480
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_8L15:B,9430
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_8L15:C,3345
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_8L15:D,3215
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_8L15:Y,3215
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0[0]:A,11906
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0[0]:B,11677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0[0]:C,10422
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0[0]:D,7820
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0[0]:Y,7820
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11[5]:A,3577
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11[5]:B,3496
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11[5]:C,2755
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11[5]:D,3009
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11[5]:Y,2755
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:CLK,7453
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:D,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:EN,8026
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:Q,7453
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:CLK,2837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:Q,2837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_sx[7]:A,6086
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_sx[7]:B,6061
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_sx[7]:C,2247
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_sx[7]:D,2367
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_sx[7]:Y,2247
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:A,996349
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:Y,2815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIIH0B1[0]:A,6884
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIIH0B1[0]:B,5759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIIH0B1[0]:C,6865
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIIH0B1[0]:D,6785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIIH0B1[0]:Y,5759
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_neg_79_iv_i[6]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_neg_79_iv_i[6]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_neg_79_iv_i[6]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_neg_79_iv_i[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_neg_79_iv_i[6]:Y,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNIIRUI:A,3065
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNIIRUI:B,4646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNIIRUI:C,1796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNIIRUI:D,2477
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNIIRUI:Y,1796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:B,11616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:C,11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPB,11616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPC,11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:CLK,8331
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:D,4785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:Q,8331
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:CLK,6078
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:EN,4442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:Q,6078
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:SLn,
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:CLK,7220
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:D,11400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:EN,7010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:Q,7220
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:CLK,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:Q,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:CLK,8407
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:D,11201
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:EN,7092
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:Q,8407
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:A,11906
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:B,10484
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:D,11614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:Y,10484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:CLK,9238
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:D,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:Q,9238
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:A,11868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:B,9355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:C,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:D,11536
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:Y,9355
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[3],3427
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[4],3602
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[5],3486
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[6],3189
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[0],4344
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[1],3189
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[2],4545
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[3],5876
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[4],4448
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[5],4634
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[6],3374
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[7],4588
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[3],11085
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[4],11345
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[5],11352
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[6],11396
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[0],11541
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[1],11428
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[2],11462
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[3],11553
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[4],11493
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[5],11418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[6],11337
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[7],11324
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WEN,5905
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:A,9561
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:B,7934
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:C,7084
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:Y,7084
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_5L8:A,3575
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_5L8:B,3484
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_5L8:C,3496
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_5L8:D,3008
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_5L8:Y,3008
GPIO_OUT_obuf[11]/U0/U_IOENFF:A,
GPIO_OUT_obuf[11]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:CLK,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:Q,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_26_0_a2[0]:A,3222
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_26_0_a2[0]:B,3129
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_26_0_a2[0]:C,5822
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_26_0_a2[0]:D,4955
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_26_0_a2[0]:Y,3129
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[3]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[3]:B,10551
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[3]:C,8908
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[3]:D,7948
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0[3]:Y,7948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNICATBA[5]:A,7974
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNICATBA[5]:B,7831
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNICATBA[5]:C,4674
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNICATBA[5]:Y,4674
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:A,11868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:C,9296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:D,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:Y,9142
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a2:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a2:B,11665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a2:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a2:D,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a2:Y,11665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:B,5711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:C,6733
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:Y,5711
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_14:A,8520
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_14:B,7548
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_14:C,6805
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_14:Y,6805
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_35_a2_2[0]:A,3313
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_35_a2_2[0]:B,3041
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_35_a2_2[0]:C,1832
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_35_a2_2[0]:D,1646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_35_a2_2[0]:Y,1646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:CLK,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:Q,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:CLK,9502
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:D,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:Q,9502
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:C,8552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPC,8552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:C,8421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:B,8939
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:FCI,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:FCO,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:S,8882
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:CLK,-417
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:Q,-417
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:A,8249
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:B,9353
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:Y,8249
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_2[4]:A,-586
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_2[4]:B,-662
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_2[4]:C,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_2[4]:Y,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[4]:A,4785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[4]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[4]:Y,4785
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_2[7]:A,3791
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_2[7]:B,3820
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_2[7]:C,10770
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_2[7]:D,4735
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4_2[7]:Y,3791
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:A,11883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:C,8391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:Y,8391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:A,10628
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:B,10624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:C,10558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:Y,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:CLK,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:Q,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:B,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:C,13110
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPB,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPC,13110
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:EN,5933
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:CLK,6291
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:D,11492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:EN,6882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:Q,6291
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:C,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:A,3292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:B,3233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:C,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:D,2897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCO,2778
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2_1:A,9683
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2_1:B,9598
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2_1:C,9510
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2_1:D,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2_1:Y,9431
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:CLK,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:Q,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[0]:A,11841
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[0]:B,11959
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[0]:Y,11841
GPIO_IN_ibuf[10]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[10]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:CLK,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:EN,5844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:Q,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:A,9747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:B,10052
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:C,6837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:D,8895
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:Y,6837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:A,9419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:B,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:C,9275
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:D,9165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:Y,9165
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_0:A,8726
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_0:B,9087
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_0:C,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_0:D,7767
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_0:Y,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:CLK,-502
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:Q,-502
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:D,9606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
GPIO_OUT_obuf[3]/U0/U_IOENFF:A,
GPIO_OUT_obuf[3]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:CLK,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:Q,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:A,10796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:B,10771
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:C,9387
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:D,9199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:Y,9199
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_1[0]:A,9641
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_1[0]:B,3725
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_1[0]:C,3570
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_1[0]:D,3204
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_1[0]:Y,3204
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:CLK,8512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:D,11638
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:Q,8512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:A,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:B,995921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:C,995831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:D,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:A,8509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:B,8372
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:C,5159
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:D,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:Y,4810
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_a2[9]:A,7967
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_a2[9]:B,6725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_a2[9]:C,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_a2[9]:Y,4233
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_0:A,4195
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_0:B,2541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_0:C,5719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_0:Y,2541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:CLK,3763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:D,5655
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:Q,3763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[11]:A,8593
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[11]:B,8510
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[11]:C,3893
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[11]:D,8323
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[11]:Y,3893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:CLK,7368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:D,9508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:Q,7368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:CLK,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:Q,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:A,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:B,995989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:C,995899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:D,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCO,2559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_2:A,3866
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_2:B,3783
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_2:Y,3783
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa:A,3695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa:B,5856
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa:Y,3695
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:A,-536
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:B,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:C,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:Y,-672
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:A,9572
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:B,8254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:C,11634
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:D,10501
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:Y,8254
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:D,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:C,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:IPC,10837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:B,11456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:C,11684
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPB,11456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPC,11684
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[13]:A,6593
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[13]:B,5621
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[13]:C,4878
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[13]:Y,4878
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_i:A,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_i:B,11831
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i_i:Y,10565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[5]:A,3470
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[5]:B,9365
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[5]:C,2445
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[5]:D,3221
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[5]:Y,2445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:A,11898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:C,10477
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:D,10550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:Y,10477
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_2:A,4977
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_2:B,4884
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_2:C,6444
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_2:D,6687
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_2:Y,4884
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:CLK,691
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:Q,691
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:B,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:C,8313
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:D,7974
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:FCI,8240
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:S,7974
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:C,13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPC,13133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:CLK,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:D,7320
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:Q,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:SLn,
GPIO_IN_ibuf[4]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[4]/U0/U_IOPAD:Y,
GPIO_OUT_obuf[9]/U0/U_IOPAD:D,
GPIO_OUT_obuf[9]/U0/U_IOPAD:E,
GPIO_OUT_obuf[9]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:A,8251
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:B,8187
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:C,8099
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:D,7982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:Y,7982
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:A,8537
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:B,8481
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:C,8377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:D,8263
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:Y,8263
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_21:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:A,8404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:B,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:Y,8368
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:CLK,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:D,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:Q,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_pos_103_iv_i[8]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_pos_103_iv_i[8]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_pos_103_iv_i[8]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_pos_103_iv_i[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_pos_103_iv_i[8]:Y,10090
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4_0_a2_1[8]:A,3229
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4_0_a2_1[8]:B,5251
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4_0_a2_1[8]:Y,3229
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11[3]:A,10652
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11[3]:B,10561
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11[3]:C,3311
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11[3]:D,3191
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11[3]:Y,3191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:B,11727
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:C,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:Y,11727
GPIO_IN_ibuf[6]/U0/U_IOINFF:A,
GPIO_IN_ibuf[6]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:C,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:D,10254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:Y,8272
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:CLK,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:D,11806
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:Q,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:A,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:B,3131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:C,3041
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:D,2795
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCO,2778
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:B,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPB,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:A,10366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:B,3225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCO,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:CLK,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:Q,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_208:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_208:B,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_208:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_208:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_208:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_208:FCO,996139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_un621_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_un621_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_un621_fixed_config:Y,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:A,10398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:B,10179
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:C,7956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:D,7024
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:Y,7024
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_2_0[10]:A,7310
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_2_0[10]:B,7250
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_2_0[10]:Y,7250
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:CLK,-490
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:Q,-490
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:CLK,9320
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:Q,9320
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_3[3]:A,9294
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_3[3]:B,5642
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_3[3]:C,4542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_3[3]:D,3236
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_3[3]:Y,3236
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:A,1885
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:B,2979
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCO,1695
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_both_91_iv_i[7]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_both_91_iv_i[7]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_both_91_iv_i[7]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_both_91_iv_i[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_both_91_iv_i[7]:Y,9906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_14:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:CLK,8063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:D,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:EN,8201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:Q,8063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GEN_un292_psel_0_a2_0:A,7813
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GEN_un292_psel_0_a2_0:B,8476
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GEN_un292_psel_0_a2_0:Y,7813
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:C,3116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:IPC,3116
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:CLK,5759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:D,8253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:Q,5759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOENFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:C,12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPC,12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_3:A,9204
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_3:B,9167
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_3:C,8950
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_3:D,7888
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/COUNTER_RST_WRITE_COUNTER_RST_WRITE_un7_counter_rst_3:Y,7888
GPIO_OUT_obuf[8]/U0/U_IOPAD:D,
GPIO_OUT_obuf[8]/U0/U_IOPAD:E,
GPIO_OUT_obuf[8]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_tz_0[1]:A,10845
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_tz_0[1]:B,10796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_tz_0[1]:C,10678
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_tz_0[1]:D,9438
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_tz_0[1]:Y,9438
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:CLK,777
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:Q,777
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:CLK,10490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:D,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:Q,10490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:CLK,10846
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:D,11492
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:EN,7225
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:Q,10846
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:CLK,7192
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:D,11201
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:EN,6924
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:Q,7192
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:CLK,9743
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:Q,9743
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:SLn,
GPIO_IN_ibuf[11]/U0/U_IOINFF:A,
GPIO_IN_ibuf[11]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:IPENn,
GPIO_OUT_obuf[10]/U0/U_IOPAD:D,
GPIO_OUT_obuf[10]/U0/U_IOPAD:E,
GPIO_OUT_obuf[10]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:A,8958
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:B,8428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:C,8719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:Y,8428
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:A,11753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:B,8193
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:C,5815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:D,3236
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:Y,3236
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:CLK,3157
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:Q,3157
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIO93K5[2]:A,8138
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIO93K5[2]:B,7744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIO93K5[2]:C,4563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIO93K5[2]:Y,4563
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[14]:A,10659
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[14]:B,10568
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[14]:C,4440
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[14]:D,4320
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[14]:Y,4320
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:CLK,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:Q,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_11_0_a2[0]:A,8157
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_11_0_a2[0]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLK_COUNTER1_PROC_PCLK_count1_11_0_a2[0]:Y,8157
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_0_sqmuxa:A,3494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_0_sqmuxa:B,9278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_0_sqmuxa:Y,3494
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_0_a2:A,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_0_a2:B,10505
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_0_a2:C,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_0_a2:Y,10468
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[1]:A,8280
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[1]:B,10551
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_1[1]:Y,8280
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:A,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:B,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:C,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:D,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:Y,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:A,9328
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:B,9230
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:D,9401
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:Y,9230
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:A,9338
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:B,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:C,9178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:D,9102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:Y,9102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:CLK,3180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:D,5766
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:Q,3180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:A,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:Y,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:A,7075
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:B,3679
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:C,9548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:D,6878
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:Y,3679
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:CLK,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:Q,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:A,11768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:B,10527
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:C,6861
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:D,6830
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:Y,6830
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[2]:A,10752
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[2]:B,10830
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[2]:C,7601
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[2]:D,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[2]:Y,7587
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[3]:B,4807
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[3]:C,11749
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[3]:Y,4807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:CLK,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:Q,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[7]:A,8506
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[7]:B,8407
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[7]:C,3157
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[7]:D,2243
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[7]:Y,2243
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:CLK,6827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:Q,6827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:Y,7278
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_8L16:A,5037
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_8L16:B,5876
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_8L16:C,3477
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_8L16:D,3237
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_8L16:Y,3237
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:A,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:B,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:Y,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:B,11812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:D,4622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:Y,4622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:A,3241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:B,3182
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:C,3092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:D,2846
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCO,2778
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIEM4P3:A,3156
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIEM4P3:B,3082
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIEM4P3:C,1923
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIEM4P3:D,2392
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIEM4P3:Y,1923
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_i_a2:A,8136
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_i_a2:B,8026
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_i_a2:C,9054
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_i_a2:D,8571
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_i_a2:Y,8026
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_a2:A,7058
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_a2:B,8446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0_a2:Y,7058
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:CLK,5917
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:D,7024
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:Q,5917
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[3]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[3]:B,10393
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[3]:C,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[3]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[3]:Y,2497
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:EN,5873
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:CLK,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:Q,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:A,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:B,995955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:C,995865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:D,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCO,2559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:CLK,11755
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:D,7903
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:Q,11755
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:A,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:B,11745
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:Y,11724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[17]:A,10846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[17]:B,10700
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[17]:C,9167
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[17]:D,7036
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[17]:Y,7036
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2:A,7962
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2:B,7092
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2:C,10110
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2:D,9945
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2:Y,7092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:A,10417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:B,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCO,3081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:CLK,10818
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:D,8013
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:Q,10818
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:A,10557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:B,11595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:C,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:Y,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:CLK,5752
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:EN,5873
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:Q,5752
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:CLK,865
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:Q,865
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:CLK,3116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:D,5656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:Q,3116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:A,8684
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:B,8612
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:C,7260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:Y,7260
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:A,6102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:B,6089
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:C,4451
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:D,2955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:Y,2955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:CO,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:FCI,3081
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_both_79_iv_i[6]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_both_79_iv_i[6]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_both_79_iv_i[6]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_both_79_iv_i[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_both_79_iv_i[6]:Y,9928
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:CLK,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:Q,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_19_0[1]:A,5523
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_19_0[1]:B,3967
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_19_0[1]:C,5309
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_19_0[1]:Y,3967
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:A,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:B,8424
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:C,5166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:D,4863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:Y,3847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:A,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:Y,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:CLK,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:D,10715
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:Q,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:B,11812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:C,3565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:Y,3565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0:A,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0:B,10387
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0:C,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0:Y,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:CLK,5692
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:D,11665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:EN,11558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:Q,5692
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:A,3237
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:B,2784
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:C,3208
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:D,3191
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[3]:Y,2784
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[0]:A,4785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[0]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[0]:Y,4785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2:A,3801
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2:B,4956
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2:Y,3801
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:CLK,9388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:D,2297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:Q,9388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:CLK,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:Q,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:CLK,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:Q,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:B,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:C,11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPB,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPC,11078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:CLK,9394
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:D,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:Q,9394
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:B,996297
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:Y,2964
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[13]:A,7714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[13]:B,7623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[13]:C,10449
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[13]:D,10307
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[13]:Y,7623
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:A,1942
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:B,3030
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:CLK,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:D,9531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:Q,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:A,8434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:C,9292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:Y,8434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:CLK,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:D,3455
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:Q,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:A,8182
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:B,7757
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:C,4614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:Y,4614
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[14]:A,3692
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[14]:B,3343
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[14]:C,4543
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[14]:D,4320
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[14]:Y,3343
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_USBA_DATA0_MGPIO2A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_BASE,1646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_MDDR_APB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:COLF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CONFIG_PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CRSF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2HCALIB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[0],2803
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[1],-960
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_AVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_HOSTDISCON,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_IDDIG,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_M3_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_PLL_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXACTIVE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXERROR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALIDH,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_SESSEND,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_TXREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VBUSVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_MDDR_ARESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARVALID_HWRITE1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWVALID_HWRITE0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_BREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_MASTLOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_TRANS1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[0],2767
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[12],2139
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[13],2506
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[14],2214
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[15],2247
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[1],1646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[2],2199
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[3],1923
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[4],1650
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[5],1832
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[6],1936
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[7],2022
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[8],3313
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ENABLE,3075
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[0],1796
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[10],3317
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[11],3298
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[12],3166
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[13],3382
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[14],3343
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[15],3342
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[16],6805
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[17],6747
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[18],6748
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[19],6902
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[1],2094
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[20],6879
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[21],6812
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[22],6799
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[23],6781
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[24],6890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[25],6827
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[26],6877
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[27],6839
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[28],6779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[29],6783
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[2],1646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[30],6794
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[31],6773
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[3],2784
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[4],2055
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[5],1958
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[6],2173
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[7],2086
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[8],4520
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[9],4556
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RESP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_SEL,2248
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[0],10147
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[10],10188
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[11],10128
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[12],11514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[13],11366
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[14],11582
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[15],11470
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[16],11686
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[17],11550
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[18],11624
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[19],11518
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[1],10149
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[20],11684
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[21],11571
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[22],11617
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[23],11898
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[24],11708
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[25],11499
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[26],11490
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[27],11522
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[28],11575
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[29],11456
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[2],9146
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[30],11377
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[31],11418
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[3],9182
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[4],10106
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[5],10023
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[6],9928
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[7],9084
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[8],10090
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[9],10101
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WRITE,3027
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RMW_AXI,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[32],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[33],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[34],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[35],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[36],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[37],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[38],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[39],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[40],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[41],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[42],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[43],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[44],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[45],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[46],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[47],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[48],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[49],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[50],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[51],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[52],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[53],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[54],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[55],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[56],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[57],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[58],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[59],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[60],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[61],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[62],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[63],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WLAST,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:GTX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_USBC_DATA1_MGPIO31B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_USBC_DATA0_MGPIO30B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PSEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDIF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO0A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO10A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO12A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO13A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO14A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO15A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO16A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO17B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO18B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO19B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO1A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO20B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO21B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO22B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO24B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO27B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO28B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO29B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO2A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO30B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO31B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO3A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO4A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO5A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO6A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO7A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO8A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO9A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_USBC_DATA7_MGPIO19B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_MGPIO22B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_MGPIO20B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_USBC_DATA6_MGPIO18B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_MGPIO21B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_USBC_DATA5_MGPIO17B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_USBC_STP_MGPIO28B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_USBC_NXT_MGPIO29B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_MGPIO13B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_MGPIO16B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_MGPIO14B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DTR_MGPIO12B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_MGPIO15B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_MGPIO11B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_USBC_DATA3_MGPIO26B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_USBC_DATA4_MGPIO25B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PSLVERR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDC_RMII_MDC_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD3_USBB_DATA4_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD0_RMII_TXD0_USBB_DIR_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD1_RMII_TXD1_USBB_STP_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD2_USBB_DATA5_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD3_USBB_DATA6_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_DVF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_ERRF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_EV,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SLEEPHOLDREQ,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_OUT,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_USBA_DIR_MGPIO5A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_MGPIO6A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_USBA_STP_MGPIO6A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_USBA_NXT_MGPIO7A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_MGPIO8A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_MGPIO9A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_USBA_DATA6_MGPIO9A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_MGPIO10A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_USBA_DATA7_MGPIO10A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS5_MGPIO20A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS6_MGPIO21A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS7_MGPIO22A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SCK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_MGPIO11A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_MGPIO12A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_MGPIO13A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_MGPIO14A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_MGPIO15A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_MGPIO16A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS4_MGPIO17A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS5_MGPIO18A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS6_MGPIO23A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS7_MGPIO24A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:TX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USBC_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_GPIO_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:XCLK_FAB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:A,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:B,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:C,3058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:D,2812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_INTR_reg_123[8]:A,10344
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_INTR_reg_123[8]:B,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_INTR_reg_123[8]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_INTR_reg_123[8]:D,9096
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_INTR_reg_123[8]:Y,5830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:CLK,7460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:D,4873
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:Q,7460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:CLK,8213
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:Q,8213
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:C,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPC,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:B,8344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:FCI,7831
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:S,7831
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_2[9]:A,-388
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_2[9]:B,-464
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_2[9]:C,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_2[9]:Y,-524
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2_0_a2:A,9678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2_0_a2:B,10070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2_0_a2:C,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2_0_a2:D,8736
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa_0_a2_0_a2:Y,5600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:CLK,5054
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:D,4351
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:Q,5054
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:C,12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPC,12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:Y,7278
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[6]:A,3627
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[6]:B,3073
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[6]:C,2173
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[6]:D,3179
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[6]:Y,2173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:CLK,9662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:D,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:Q,9662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:A,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:C,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:Y,9427
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:CLK,6015
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:D,5901
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:Q,6015
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_13:A,5792
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_13:B,8367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_13:C,5823
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_13:Y,5792
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_2:A,8492
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_2:B,7522
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_2:C,6779
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_2:Y,6779
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63[0]:A,9638
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63[0]:B,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNIFV63[0]:Y,9594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_4:A,8586
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_4:B,7620
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_4:C,6877
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_4:Y,6877
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_i_a3_i_a2[5]:A,10862
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_i_a3_i_a2[5]:B,10812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_i_a3_i_a2[5]:C,9534
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_i_a3_i_a2[5]:Y,9534
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:B,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:C,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPB,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:CLK,4963
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:D,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:Q,4963
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_4L6:A,4932
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_4L6:B,7504
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_4L6:C,3884
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_4L6:D,4673
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_4L6:Y,3884
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_1:A,9412
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_1:B,6871
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_1:C,4774
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_1:D,2297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_1:Y,2297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:CLK,8467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:EN,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:Q,8467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:B,11377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:C,11571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPB,11377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPC,11571
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:CLK,9697
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:D,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:Q,9697
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[5]:A,8282
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[5]:B,7846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[5]:C,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[5]:D,10333
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_a2[5]:Y,7846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:CLK,5836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:Q,5836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_3_1:A,6928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_3_1:B,9148
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_a2_3_1:Y,6928
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:A,2998
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:B,995977
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:C,995887
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:D,2603
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCO,2569
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_0:A,4477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_0:B,4442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_0:C,10216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_0:D,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_0:Y,4442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:C,8438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:CLK,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:Q,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_o3_0_0_a2[0]:A,7186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_o3_0_0_a2[0]:B,7112
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_o3_0_0_a2[0]:C,7015
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_o3_0_0_a2[0]:D,6897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_o3_0_0_a2[0]:Y,6897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:A,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:B,3165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:C,3075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:D,2829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:CLK,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:D,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:EN,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:Q,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_3L3_0:A,3499
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_3L3_0:B,10645
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_3L3_0:C,2303
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_3L3_0:D,2255
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_3L3_0:Y,2255
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:CLK,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:D,10123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:Q,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:CLK,-577
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:Q,-577
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_1[16]:A,8141
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_1[16]:B,7955
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_1[16]:C,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_1[16]:Y,4233
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:A,9238
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:B,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:C,9087
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:Y,7608
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:A,10451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:B,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCO,3081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:A,9607
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:B,11816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:Y,9607
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:C,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:IPC,10967
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[2]:A,8611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[2]:B,8512
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[2]:C,6409
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[2]:Y,6409
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:A,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:B,996007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:C,995958
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:D,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCO,2563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:CLK,8517
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:D,11399
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:EN,7092
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:Q,8517
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_1_1[0]:A,3204
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_1_1[0]:B,8321
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_1_1[0]:C,3509
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_1_1[0]:Y,3204
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:EN,5697
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:A,10694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:B,10638
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:C,8276
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:D,7982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:Y,7982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1[2]:A,4707
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1[2]:B,2717
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1[2]:C,7288
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1[2]:D,6947
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_1[2]:Y,2717
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[0]:A,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[0]:B,10740
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[0]:C,7380
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[0]:D,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[0]:Y,7266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:A,7705
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:B,7600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:C,4344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:D,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:Y,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_2:A,4707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_2:B,4651
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_2:C,4563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_2:D,4453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_2:Y,4453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:CLK,9706
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:EN,5820
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:Q,9706
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:CLK,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:Q,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:A,1832
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:B,1936
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0:Y,1832
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:A,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:B,10496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:C,7986
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:D,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:Y,6889
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:A,11852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:B,8155
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:C,11755
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:Y,8155
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:A,11841
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:B,11758
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:Y,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:CLK,9007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:D,8334
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:Q,9007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_3:A,8307
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_3:B,8265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_3:Y,8265
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:CLK,3208
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:Q,3208
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:CLK,-444
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:D,4847
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:Q,-444
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:CLK,-494
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:D,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:Q,-494
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:A,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:B,3165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:C,3075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:D,2829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCO,2778
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:CLK,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:D,11753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:Q,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:CLK,9430
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:D,5632
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:Q,9430
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:CLK,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:D,11699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:Q,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2:A,8905
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2:B,8211
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2:C,9037
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2:D,8496
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_0_a2:Y,8211
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:C,8462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:A,3801
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:B,3695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:C,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa:Y,3493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNI2UHV1[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNI2UHV1[3]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNI2UHV1[3]:C,11724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNI2UHV1[3]:D,11598
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter_RNI2UHV1[3]:Y,11598
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:Y,10726
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:C,4877
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPC,4877
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:A,11821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:C,5773
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:D,9928
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:Y,5773
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[13]:A,10843
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[13]:B,10752
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[13]:C,3502
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[13]:D,3382
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[13]:Y,3382
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3_RNI6NT51:A,2826
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3_RNI6NT51:B,5805
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3_RNI6NT51:C,1796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3_RNI6NT51:D,2863
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3_RNI6NT51:Y,1796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:D,11221
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:EN,7081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:Q,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m56:A,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m56:B,10741
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m56:Y,7952
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:B,4905
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:Y,4905
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_3[5]:A,868
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_3[5]:B,777
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_3[5]:C,693
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_3[5]:D,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_3[5]:Y,-612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:CLK,8444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:D,5663
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:Q,8444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIU8M41[14]:A,8124
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIU8M41[14]:B,8026
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIU8M41[14]:C,7967
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIU8M41[14]:D,6276
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIU8M41[14]:Y,6276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:A,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:B,995921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:C,995831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:D,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:CLK,10573
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:D,8560
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:Q,10573
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:A,1923
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:B,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCO,1695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[25]:A,9527
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[25]:B,7907
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[25]:C,7057
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[25]:Y,7057
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[4]:A,5155
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[4]:B,4225
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[4]:C,3453
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0[4]:Y,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_2_a2:A,8950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_2_a2:B,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_2_a2:C,9565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a2_2_a2:Y,5653
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:C,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:B,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:Y,2815
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_3L3:A,3570
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_3L3:B,4765
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_3L3:C,3067
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_3L3:D,3122
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_3L3:Y,3067
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:CLK,8437
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:D,4785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:Q,8437
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:B,8344
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:Y,8344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:A,11806
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:D,10272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:Y,10272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:A,10383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:B,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCO,3081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:CLK,7876
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:D,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:Q,7876
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:CLK,3729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:D,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:Q,3729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0:A,9438
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0:B,8344
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0:C,9436
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0:D,9275
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0:Y,8344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:B,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPB,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:CLK,7407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:D,9487
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:EN,9234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:Q,7407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[12]:A,7520
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[12]:B,3515
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[12]:C,9415
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[12]:Y,3515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:B,6976
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:C,11677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:D,11521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:Y,6976
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:A,1961
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:B,3047
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCO,1695
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1_1_1:A,2442
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1_1_1:B,2249
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1_1_1:C,6887
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1_1_1:D,3261
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1_1_1:Y,2249
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:CLK,7186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:D,8152
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:Q,7186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:B,5655
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:D,6638
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:Y,5655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4_RNO:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4_RNO:Y,11891
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[10]:A,8439
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[10]:B,7250
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[10]:C,3739
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[10]:D,3847
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[10]:Y,3739
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:CLK,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:Q,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8_1_0[0]:A,7419
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8_1_0[0]:B,6003
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8_1_0[0]:C,5259
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8_1_0[0]:Y,5259
ADC_CLK_obuf/U0/U_IOPAD:D,
ADC_CLK_obuf/U0/U_IOPAD:E,
ADC_CLK_obuf/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[0]/U0/U_IOINFF:A,
GPIO_IN_ibuf[0]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:CLK,7322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:D,5802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:Q,7322
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ:A,9319
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ:B,7636
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ:C,7883
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ:D,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ:Y,4676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:CLK,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:EN,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:Q,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:CLK,3216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:D,6976
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:Q,3216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:A,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:B,995879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:C,995797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCO,2559
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:CLK,-723
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:D,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:Q,-723
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:CLK,3783
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:D,5459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:Q,3783
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12[1]:A,8455
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12[1]:B,8348
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12[1]:C,8111
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12[1]:D,3484
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12[1]:Y,3484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:CLK,6980
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:Q,6980
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:B,6737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:C,6529
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:D,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:Y,4233
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:CLK,8364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:Q,8364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:CLK,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:Q,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:CLK,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:D,11483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:Q,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:CLK,1752
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:Q,1752
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_14[3]:A,4884
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_14[3]:B,3750
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_14[3]:C,3338
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_14[3]:D,3208
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_14[3]:Y,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:CO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:FCI,2559
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:CLK,9420
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:EN,5842
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:Q,9420
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:A,10591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:B,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:Y,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:B,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:C,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPB,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:B,997534
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:Y,2964
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_m3_0_a2_1:A,3186
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_m3_0_a2_1:B,2797
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_m3_0_a2_1:C,2716
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_m3_0_a2_1:D,2199
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_m3_0_a2_1:Y,2199
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:EN,5905
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:IPENn,5905
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:CLK,4736
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:Q,4736
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[8]:A,5379
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[8]:B,6212
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1_0[8]:Y,5379
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:CLK,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:D,8344
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:Q,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2_2[2]:A,8150
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2_2[2]:B,8086
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2_2[2]:C,6928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2_2[2]:Y,6928
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:C,11822
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPC,11822
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_a2_2[8]:A,616
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_a2_2[8]:B,564
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_a2_2[8]:C,505
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_a2_2[8]:D,425
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_a2_2[8]:Y,425
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[15]:A,6555
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[15]:B,5581
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[15]:C,4838
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[15]:Y,4838
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC:A,8743
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC:B,9023
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC:C,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC:D,7784
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC:Y,3683
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:CLK,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:D,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:Q,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:CLK,6166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:D,5711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:Q,6166
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:C,10599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:D,11592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:Y,10599
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_4:A,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_4:B,10573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_4:C,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_4:D,10335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_4:Y,10335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:A,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:B,995969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:C,995920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:D,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCO,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:A,9561
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:B,7934
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:C,7084
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:Y,7084
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:CLK,8611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:D,11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:EN,7010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:Q,8611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:CLK,9167
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:D,8092
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:Q,9167
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:A,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:B,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:C,9679
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:D,9390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:Y,3944
RX_ibuf/U0/U_IOPAD:PAD,
RX_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0:A,10862
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0:B,10812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0:Y,10812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:CLK,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:Q,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:CLK,9573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:D,8107
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:Q,9573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:CLK,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:D,8434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:EN,9234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:Q,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:CLK,9431
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:D,11299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:EN,6837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:Q,9431
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:A,11744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:B,9487
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:D,11536
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:Y,9487
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:D,11400
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:EN,7081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:Q,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:A,9213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:B,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:C,9069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:Y,6889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:B,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:Y,11855
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:CLK,1655
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:D,4807
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:Q,1655
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_7:A,7330
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_7:B,7231
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_7:C,7078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_7:D,5442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_7:Y,5442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:B,8940
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:FCI,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:S,8844
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_1:A,8498
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_1:B,7526
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_1:C,6783
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_1:Y,6783
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:A,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:B,10320
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:Y,9418
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:CLK,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:Q,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3[4]:A,9320
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3[4]:B,9198
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3[4]:C,4902
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3[4]:D,3306
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_3[4]:Y,3306
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:C,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:IPC,12987
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_0_sqmuxa:A,2297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_0_sqmuxa:B,8115
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_0_sqmuxa:Y,2297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2_1_a2_0:A,6387
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2_1_a2_0:B,6342
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0_a2_1_a2_0:Y,6342
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_pos_127_iv_i[10]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_pos_127_iv_i[10]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_pos_127_iv_i[10]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_pos_127_iv_i[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_pos_127_iv_i[10]:Y,10188
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un24_sdao_int:A,6219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un24_sdao_int:B,6002
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un24_sdao_int:Y,6002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:D,11492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:EN,7081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:Q,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_1_0_a2:A,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_1_0_a2:B,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_1_0_a2:Y,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_6:A,4121
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_6:B,2496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_6:C,5666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_6:D,5342
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_6:Y,2496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:CLK,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:D,10696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:Q,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[9]:A,5944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[9]:B,5492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[9]:C,7474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[9]:D,7169
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[9]:Y,5492
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:Y,3683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:A,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:B,11812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:C,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:D,11441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:Y,10441
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:CLK,2843
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:Q,2843
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:CLK,7138
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:EN,8211
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:Q,7138
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:A,7607
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:C,5545
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:D,6409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:Y,5545
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_9_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_9_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_9_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_9_i:Y,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_0_RNI6GF71[5]:A,-522
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_0_RNI6GF71[5]:B,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_0_RNI6GF71[5]:C,612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_0_RNI6GF71[5]:Y,-582
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[5]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[5]:B,9582
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[5]:C,9743
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[5]:Y,9582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:B,8940
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:FCI,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:FCO,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:S,8863
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2[3]:A,10806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2[3]:B,10651
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2[3]:C,8299
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2[3]:D,8107
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_a2[3]:Y,8107
ADC_CLK_obuf/U0/U_IOOUTFF:A,
ADC_CLK_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:C,11815
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPC,11815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:A,10573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:B,10229
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:C,8359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:D,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i:Y,8074
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:CLK,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:Q,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:CLK,5034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:D,9455
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:Q,5034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:CLK,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:Q,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_9_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_9_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_9_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_9_i:Y,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_11_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_11_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_11_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_11_i:Y,5699
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:B,995935
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:C,995853
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:D,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCO,2569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_1_0:A,4963
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_1_0:B,4872
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_1_0:C,4811
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_1_0:D,4711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un25_fsmsta_1_0:Y,4711
PWM_obuf[1]/U0/U_IOOUTFF:A,
PWM_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i[4]:A,11775
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i[4]:B,11670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i[4]:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i[4]:D,11483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i[4]:Y,11483
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:C,11553
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPC,11553
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:A,1752
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:B,2860
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:CLK,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:D,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:Q,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_5[3]:A,7136
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_5[3]:B,4542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_5[3]:C,7008
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_5[3]:D,6933
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_5[3]:Y,4542
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:A,-683
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:B,-759
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:C,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:Y,-819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:D,8254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:CLK,3030
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:Q,3030
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SLn,
SPISDI1_ibuf/U0/U_IOINFF:A,
SPISDI1_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[2]:A,10461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[2]:B,9377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[2]:C,9144
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_0[2]:Y,9144
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_1_a2:A,8911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_1_a2:B,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_1_a2:C,9565
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2_1_a2:Y,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:A,10294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:B,3157
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCO,3081
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:CLK,-474
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:Q,-474
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_o2_0_1:A,8437
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_o2_0_1:B,8438
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_o2_0_1:C,4992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_o2_0_1:D,7151
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_o2_0_1:Y,4992
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:CLK,5987
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:Q,5987
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:A,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:Y,2866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m3_i_m2[1]:A,8503
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m3_i_m2[1]:B,8420
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m3_i_m2[1]:C,4125
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m3_i_m2[1]:D,8233
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m3_i_m2[1]:Y,4125
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_7L13:A,3727
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_7L13:B,5854
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_7L13:C,2784
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_7L13:D,3067
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_7L13:Y,2784
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_0:A,8507
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_0:B,7537
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_0:C,6794
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_0:Y,6794
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:C,8481
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNINUJ8[4]:A,9623
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNINUJ8[4]:B,9540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNINUJ8[4]:Y,9540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_4:A,8743
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_4:B,9049
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_4:C,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_4:D,7748
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_4:Y,3683
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[2]:A,9285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[2]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[2]:C,5802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[2]:D,8013
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[2]:Y,5802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:B,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:C,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPB,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_6L12:A,5767
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_6L12:B,8405
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_6L12:C,3120
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_6L12:D,3587
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_6L12:Y,3120
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:CLK,-536
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:Q,-536
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,6748
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,6748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:B,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:Y,11852
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:CLK,512
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:Q,512
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIJ1DL[4]:A,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIJ1DL[4]:B,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIJ1DL[4]:Y,10516
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:A,7373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:B,10237
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:C,8030
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:Y,7373
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:CLK,2860
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:Q,2860
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i_1:A,10584
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i_1:B,10550
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i_1:C,9383
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i_1:D,10312
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i_1:Y,9383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:CLK,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:Q,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:CLK,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:Q,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:CLK,2913
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:Q,2913
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:CLK,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:D,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:Q,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:C,12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:IPC,12991
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:CLK,9743
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:Q,9743
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:C,8826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:IPC,8826
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_8_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_8_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_8_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_8_i:Y,5699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_2:A,3672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_2:B,3616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_2:C,3528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_2:Y,3528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:CLK,4811
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:D,5459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:Q,4811
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[14]:A,6552
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[14]:B,5582
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[14]:C,4839
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[14]:Y,4839
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[0]:A,8343
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[0]:B,8221
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[0]:C,3946
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[0]:D,2329
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[0]:Y,2329
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[3]:A,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[3]:B,10740
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[3]:C,7380
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[3]:D,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_2[3]:Y,7266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:B,11509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:C,11462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPB,11509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPC,11462
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:CLK,6046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:EN,4442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:Q,6046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[2]:A,6690
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[2]:B,5933
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[2]:C,5432
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[2]:D,3519
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[2]:Y,3519
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8_1[0]:A,4032
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8_1[0]:B,6038
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_8_1[0]:Y,4032
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:A,11698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:B,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:Y,11650
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:B,5711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:C,6733
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:Y,5711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:CLK,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:Q,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:CLK,8145
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:D,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:Q,8145
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:CLK,627
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:Q,627
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[6]:A,7643
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[6]:B,3627
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[6]:C,9542
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[6]:D,9439
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_6[6]:Y,3627
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:CLK,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:Q,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:B,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:C,11747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:D,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:Y,9513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[6]:A,4446
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[6]:B,2460
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[6]:C,9299
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[6]:D,4690
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[6]:Y,2460
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[7]:A,2248
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[7]:B,2086
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[7]:C,3505
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[7]:D,3215
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[7]:Y,2086
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:C,8012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:Y,8012
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:CLK,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:D,11221
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:EN,7225
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:Q,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:CLK,8308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:D,8265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:Q,8308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:CLK,7385
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:D,5663
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:Q,7385
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:CLK,6219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:D,6697
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:EN,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:Q,6219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:CLK,8503
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:Q,8503
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[4]:A,3243
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[4]:B,3567
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[4]:C,3613
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2[4]:Y,3243
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0_0:A,9457
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0_0:B,11734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_0_0:Y,9457
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_0_a2:A,4905
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_0_a2:B,6430
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un8_psel_0_a2:Y,4905
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:A,3025
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCO,2837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:C,5545
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:D,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:Y,5495
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:A,996291
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:Y,2866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:A,11868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:B,5890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:C,11693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:D,11483
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:Y,5890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:A,10332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:B,3191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCO,3081
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_7L13:A,3720
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_7L13:B,9592
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_7L13:C,2173
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_7L13:D,2536
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_7L13:Y,2173
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[14]:A,10751
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[14]:B,10660
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[14]:C,4646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[14]:D,4543
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[14]:Y,4543
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_3_RNIIM6N1[11]:A,-474
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_3_RNIIM6N1[11]:B,-444
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_3_RNIIM6N1[11]:C,1877
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_3_RNIIM6N1[11]:D,1703
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_3_RNIIM6N1[11]:Y,-474
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:A,10761
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:B,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:Y,8479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:CLK,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:Q,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:CLK,667
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:Q,667
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:CLK,9213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:D,9552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:Q,9213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:A,10218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:B,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCO,3081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,6781
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:B,6794
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,6781
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,6794
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNI6EIA2:A,6817
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNI6EIA2:B,5384
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNI6EIA2:C,7933
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNI6EIA2:D,6621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNI6EIA2:Y,5384
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:D,11201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:EN,7081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:Q,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_1:A,7220
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_1:B,8178
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_1:C,3679
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_1:D,4691
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_1:Y,3679
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:CLK,3123
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:Q,3123
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:A,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:B,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:C,9485
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:D,9367
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0[7]:Y,9367
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_7[0]:A,7827
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_7[0]:B,3791
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_7[0]:C,9691
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_7[0]:Y,3791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[8]:A,5908
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[8]:B,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[8]:C,7441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[8]:D,7136
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux[8]:Y,5456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:A,10776
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:B,9591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:C,10681
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:Y,9591
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:CLK,8409
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:D,11299
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:EN,7092
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:Q,8409
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:Y,3683
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:A,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:B,995972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:D,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:A,10350
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:B,11539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:C,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:D,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:Y,8122
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:A,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:B,995950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:C,995901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:D,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCO,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:CLK,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:D,8391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:Q,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:B,8090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:FCI,7653
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:FCO,7744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:S,7653
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:CLK,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:D,11727
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:Q,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:CLK,1904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:Q,1904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:A,7138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:B,7208
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:C,6971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:D,6861
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:Y,6861
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[7]:A,11822
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[7]:B,11947
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[7]:Y,11822
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GEN_un292_psel_0_a2:A,8001
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GEN_un292_psel_0_a2:B,5873
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GEN_un292_psel_0_a2:C,9065
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GEN_un292_psel_0_a2:Y,5873
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[6]:A,11721
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[6]:Y,11721
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_51[2]:A,10389
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_51[2]:B,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_51[2]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_51[2]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_51[2]:Y,5830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:A,9091
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:B,7010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:C,9912
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:D,8428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:Y,7010
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2:A,8810
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2:B,7204
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2:C,8883
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2:Y,7204
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:A,11770
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:Y,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:A,10685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:B,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:C,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:D,9310
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:Y,8106
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_1[22]:A,6867
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_1[22]:B,5604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_1[22]:C,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_1[22]:Y,5495
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:A,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:B,995931
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:D,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCO,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:CLK,-426
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:Q,-426
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:C,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPC,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m25_0_a2:A,10725
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m25_0_a2:B,10667
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m25_0_a2:C,10555
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m25_0_a2:D,9287
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m25_0_a2:Y,9287
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:CLK,5978
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:EN,8211
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:Q,5978
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:B,996109
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:Y,2815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:A,9642
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:B,5711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:C,10689
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:Y,5711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:CLK,3081
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:Q,3081
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:CLK,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:Q,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:B,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:C,11788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:Y,5596
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:CLK,4646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:Q,4646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2:A,8331
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2:B,8277
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2:Y,8277
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[6]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[6]:B,9582
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[6]:C,9743
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[6]:Y,9582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_6:A,10710
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_6:B,10644
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_6:C,9387
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_6:Y,9387
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:CLK,9277
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:D,3636
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:EN,4821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:Q,9277
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:A,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:C,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:Y,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:A,10400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:B,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCO,3081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:A,9286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:B,9015
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:C,8014
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:D,7517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0:Y,7517
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:CLK,10729
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:D,11384
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:Q,10729
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_4L6:A,3513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_4L6:B,3783
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_4L6:C,4938
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_N_4L6:Y,3513
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:CLK,9411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:D,10581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:EN,10472
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:Q,9411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:CLK,-440
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:Q,-440
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:CLK,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:Q,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:C,9404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:D,8180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:Y,8180
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:Y,5699
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:CLK,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:Q,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:D,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:EN,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:C,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:IPC,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1_0[3]:A,9281
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1_0[3]:B,9232
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1_0[3]:C,9135
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1_0[3]:D,9009
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1_0[3]:Y,9009
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_2:A,8726
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_2:B,9028
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_2:C,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_2:D,7748
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_RNIDFSC_2:Y,3683
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,2784
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,3317
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,2784
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,3317
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:CLK,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:Q,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:CLK,2951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:Q,2951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:B,8863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:C,11563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:FCI,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:FCO,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:S,8940
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:Y,5699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:C,7373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPC,7373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:CLK,6672
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:D,5021
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:Q,6672
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:A,11810
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:B,11558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:C,11674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:D,11582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:Y,11558
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[12]:A,4662
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[12]:B,10627
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[12]:C,3515
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[12]:D,4521
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[12]:Y,3515
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[0]:A,11898
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[0]:B,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[0]:C,8352
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[0]:D,7517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[0]:Y,7517
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:A,6846
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:B,6978
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:C,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:D,6534
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:Y,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:CLK,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:Q,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:CLK,7079
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:Q,7079
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_3_1:A,5758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_3_1:B,5926
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_3_1:C,5616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_3_1:Y,5616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_cnst_19_27__m17_i_a2_1_1:A,7321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_cnst_19_27__m17_i_a2_1_1:B,7264
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_cnst_19_27__m17_i_a2_1_1:C,7167
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_cnst_19_27__m17_i_a2_1_1:Y,7167
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:B,5402
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPB,5402
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:A,7614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:B,7509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:C,4228
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:D,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:Y,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m60:A,10722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m60:B,10685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m60:Y,10685
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:CLK,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:Q,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[0]:A,10944
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[0]:B,10776
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[0]:C,7601
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[0]:D,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[0]:Y,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:CLK,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:Q,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m72:A,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m72:B,11727
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m72:Y,7952
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa_0_a2_1_a2:A,5844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa_0_a2_1_a2:B,7550
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa_0_a2_1_a2:Y,5844
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:A,8199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:B,7648
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:C,11742
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:Y,7648
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:B,5317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPB,5317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:A,3066
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:B,996045
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:C,995955
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:D,2671
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCO,2569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0[0]:A,9531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0[0]:B,9452
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0[0]:C,8110
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0[0]:D,6860
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0[0]:Y,6860
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:B,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:C,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPB,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:A,10581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:Y,10581
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[13]:A,10698
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[13]:B,10607
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[13]:C,4479
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[13]:D,4359
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[13]:Y,4359
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],3216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],3180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],3116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],3175
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],2955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],2955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],13130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],13103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],13128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],13110
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:B,7219
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:C,8532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:D,8139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:FCI,7201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:S,7201
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_a2_0_a2:A,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_a2_0_a2:B,10345
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_a2_0_a2:Y,9139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:CLK,3191
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:Q,3191
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_5[4]:A,3703
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_5[4]:B,2055
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_5[4]:C,4448
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_5[4]:Y,2055
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:CLK,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:Q,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[5]:A,10785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[5]:B,11800
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[5]:C,7846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[5]:D,8798
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[5]:Y,7846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:A,7036
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:B,11808
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:C,5459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:D,6409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:Y,5459
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:CLK,9134
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:D,8280
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:Q,9134
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:CLK,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:Q,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:C,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:Y,7278
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:CLK,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:D,11775
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:EN,8109
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:Q,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:CLK,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:D,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:Q,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:CLK,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:D,10680
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:Q,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:CLK,7888
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:D,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:EN,9049
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:Q,7888
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:A,996196
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:Y,2866
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_8[3]:A,5714
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_8[3]:B,8293
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_8[3]:C,3067
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_8[3]:D,3549
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_8[3]:Y,3067
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:B,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:C,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPB,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:D,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:SLn,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_PWM_int_19_f0_i_i_a2[2]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_PWM_int_19_f0_i_i_a2[2]:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_PWM_int_19_f0_i_i_a2[2]:C,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_PWM_int_19_f0_i_i_a2[2]:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_PWM_int_19_f0_i_i_a2[2]:Y,1695
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[5]:A,4785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[5]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[5]:Y,4785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_2_i_o2:A,6696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_2_i_o2:B,6621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_2_i_o2:Y,6621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:CLK,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:Q,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:C,4446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:D,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:Y,4446
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_8[0]:A,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_8[0]:B,7881
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_8[0]:Y,7587
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m3[6]:A,10790
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m3[6]:B,7607
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m3[6]:C,10772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m3[6]:Y,7607
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_1_a2:A,7225
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_1_a2:B,8534
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_1_a2:Y,7225
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[6]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[6]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[6]:Y,3683
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[8]:A,5456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[8]:B,6501
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[8]:C,8456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[8]:D,8151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[8]:Y,5456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:B,8130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:FCI,7653
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:FCO,7653
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:S,7723
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[4]:A,4241
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[4]:B,2255
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[4]:C,9270
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[4]:D,4470
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[4]:Y,2255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:C,4897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:IPC,4897
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:A,4432
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:B,3366
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:C,2864
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:D,3174
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:Y,2864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:A,3292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:B,3233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:C,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:D,2897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCO,2778
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:Y,10149
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i_o3:A,5021
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i_o3:B,6030
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_nxt_0_sqmuxa_i_o3:Y,5021
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:C,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:IPC,10967
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:A,5905
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:B,10263
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:Y,5905
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:EN,12785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:IPENn,12785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_28_a2_0[0]:A,3173
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_28_a2_0[0]:B,2255
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_28_a2_0[0]:C,3077
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_28_a2_0[0]:Y,2255
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:CLK,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:Q,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SLn,
GPIO_OUT_obuf[6]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[6]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:CLK,-759
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:D,4905
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:Q,-759
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:A,4142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:B,4329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:C,3662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:D,3999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:Y,3662
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:A,11699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:Y,11699
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:EN,5697
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNIT68N:A,5843
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNIT68N:B,5752
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNIT68N:C,4083
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNIT68N:D,3893
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNIT68N:Y,3893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:B,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:C,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:Y,10532
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:CLK,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:Q,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:Y,11517
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_12[2]:A,3547
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_12[2]:B,6987
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_12[2]:C,2164
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_12[2]:D,2792
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_12[2]:Y,2164
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:B,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:D,6938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:Y,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m2[12]:A,9412
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m2[12]:B,6464
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m2[12]:C,6410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_m2[12]:Y,6410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_a2[3]:A,4387
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_a2[3]:B,5521
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_a2[3]:Y,4387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_INTR_reg_135[9]:A,10355
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_INTR_reg_135[9]:B,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_INTR_reg_135[9]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_INTR_reg_135[9]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_INTR_reg_135[9]:Y,5830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:IPENn,
SPISDO1_obuf/U0/U_IOPAD:D,
SPISDO1_obuf/U0/U_IOPAD:E,
SPISDO1_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_15:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_169_i:A,9436
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_169_i:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_169_i:Y,9436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:C,8492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:IPC,8492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:D,11379
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:EN,7081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:Q,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:A,8470
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:B,8309
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:C,8226
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:FCI,8182
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:FCO,8182
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:S,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:A,9709
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:B,9660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:C,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:D,9451
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:Y,8270
SPISS1_obuf/U0/U_IOENFF:A,
SPISS1_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:CLK,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:Q,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:SLn,
SPISCLK0_obuf/U0/U_IOPAD:D,
SPISCLK0_obuf/U0/U_IOPAD:E,
SPISCLK0_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_0_a2:A,6411
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_0_a2:B,5978
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_0_a2:C,3895
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_0_a2:D,3236
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un5_penable_0_a2:Y,3236
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_7:A,8427
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_7:B,7524
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_7:C,6781
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_7:Y,6781
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:CLK,3106
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:Q,3106
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_2L1_0:A,4571
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_2L1_0:B,5392
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_2L1_0:Y,4571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:A,7201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:B,9768
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:C,3770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:D,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:Y,3770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:CLK,7140
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:D,11201
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:Q,7140
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:CLK,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:Q,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un585_fixed_config_0_a2:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un585_fixed_config_0_a2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un585_fixed_config_0_a2:Y,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:A,8546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:B,8463
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:C,8467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:D,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:Y,8162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:CLK,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:Q,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_4[1]:A,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_4[1]:B,11827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_4[1]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_4[1]:D,7888
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_4[1]:Y,7888
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:CLK,7965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:D,7024
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:Q,7965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_1_0:A,5980
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_1_0:B,5935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_1_0:Y,5935
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:A,11770
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:Y,11753
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:B,996280
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:S,996291
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:A,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:B,9341
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:Y,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:A,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:B,9540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:C,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:D,10362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:Y,9540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:CLK,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:Q,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:A,10710
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:B,10471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:C,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:D,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:Y,10441
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2[6]:A,5229
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2[6]:B,3629
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2[6]:C,9430
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2[6]:Y,3629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:D,9588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:A,8449
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:B,5711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:C,10681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:Y,5711
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_3[5]:A,9431
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_3[5]:B,3474
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_3[5]:C,3215
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_3[5]:D,2755
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_0_3[5]:Y,2755
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0:A,4062
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0:B,3570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0:C,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0:Y,3570
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:A,1790
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:B,2894
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCO,1695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0:A,8213
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0:B,7075
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0:C,6883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0:Y,6883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:CLK,7698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:EN,8326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:Q,7698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:EN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:IPENn,11650
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_0[5]:A,10277
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_0[5]:B,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_0[5]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_0[5]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_0[5]:Y,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:A,661
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:B,570
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:C,486
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:D,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:Y,-819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:A,9396
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:B,9305
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:C,9258
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:Y,9258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:CLK,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:Q,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:CLK,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:D,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:Q,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:CLK,9382
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:EN,12694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:Q,9382
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:SLn,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOENFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:D,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:EN,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_o3_0_a2_1_0[8]:A,3650
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_o3_0_a2_1_0[8]:B,3513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_o3_0_a2_1_0[8]:Y,3513
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:A,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:B,996045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:C,995996
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:D,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCO,2563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:A,1714
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:B,2826
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:B,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPB,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:CLK,8180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:D,12923
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:Q,8180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:B,11522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:C,11624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPB,11522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPC,11624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:A,6291
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:B,4169
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:C,6147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:Y,4169
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:A,11790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:B,11781
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:C,5766
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:Y,5766
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:C,11693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:D,9069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:Y,9069
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[1]:A,3496
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[1]:B,9366
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[1]:Y,3496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_3:A,9564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_3:B,9508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_3:C,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_3:D,8277
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_3:Y,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:CLK,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:D,7264
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:Q,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:B,996052
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:Y,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:B,996071
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:Y,2815
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[24]:A,9527
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[24]:B,7907
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[24]:C,7057
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[24]:Y,7057
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:A,3076
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:B,995955
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCO,2837
SPI_0_DO_M2F_obuf/U0/U_IOPAD:D,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:E,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[3]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[3]:Y,3683
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:A,8434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:C,9404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:Y,8434
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_4[3]:A,8159
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_4[3]:B,4542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_4[3]:C,8140
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_4[3]:D,8059
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_4[3]:Y,4542
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[9]:A,9539
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[9]:B,9456
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[9]:C,4839
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[9]:D,9269
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_0_i_m3[9]:Y,4839
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1_1:A,9486
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1_1:B,3509
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1_1:C,2329
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1_1:D,2249
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_N_3L3_1_1:Y,2249
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:B,11781
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:C,9179
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:Y,9179
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:A,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:B,996026
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:C,995977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:D,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCO,2563
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:CLK,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:D,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:Q,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_a2_0:A,7044
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_a2_0:B,6944
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_a2_0:C,6754
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_a2_0:D,4387
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_a2_0:Y,4387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_pos_67_iv_i[5]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_pos_67_iv_i[5]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_pos_67_iv_i[5]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_pos_67_iv_i[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_pos_67_iv_i[5]:Y,10023
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:CLK,9445
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:D,9199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:Q,9445
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:CLK,8420
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:Q,8420
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:A,9310
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:B,9382
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:Y,9310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:A,5856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:B,11635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:Y,5856
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:CLK,1679
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:Q,1679
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:CO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:FCI,2778
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:CLK,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:D,7888
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:Q,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:C,8108
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:IPC,8108
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:CLK,7292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:Q,7292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:C,4724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:Y,4724
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[0]:A,6571
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[0]:B,5802
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[0]:C,4171
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[0]:D,2955
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO[0]:Y,2955
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[25]:A,10492
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[25]:B,8014
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[25]:C,7057
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[25]:D,6596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[25]:Y,6596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:CLK,6006
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:D,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:Q,6006
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:CLK,2894
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:Q,2894
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:CLK,8299
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:D,10510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:Q,8299
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o2[2]:A,10576
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o2[2]:B,10550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o2[2]:Y,10550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:A,10882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:B,10826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:C,10730
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:D,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:Y,10699
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:CLK,7346
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:D,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:Q,7346
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:CLK,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:Q,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,11770
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:D,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q,11770
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:CLK,10531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:D,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:EN,12694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:Q,10531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17_i_a2_0:A,8173
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17_i_a2_0:B,8309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17_i_a2_0:Y,8173
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:B,11609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:C,11553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPB,11609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPC,11553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[5]:A,8257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[5]:B,8158
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[5]:C,6505
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[5]:Y,6505
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2_1[0]:A,2438
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2_1[0]:B,2396
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2_1[0]:Y,2396
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:D,11399
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:EN,7081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:Q,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:B,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:C,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPB,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:EN,5820
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:CLK,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:D,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:Q,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:A,-729
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:B,-789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:C,405
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:Y,-789
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:A,8721
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:B,7698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:C,8643
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:D,8483
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:Y,7698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:CLK,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:Q,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d_1_1[2]:A,4299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d_1_1[2]:B,5754
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d_1_1[2]:C,4712
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d_1_1[2]:Y,4299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega9_0:A,2651
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega9_0:B,2999
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega9_0:Y,2651
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:CLK,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:Q,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:ALn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:CLK,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:Q,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:A,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:B,995938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:C,995848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:D,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_2[1]:A,10573
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_2[1]:B,10490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_2[1]:C,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_2[1]:D,10337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_2[1]:Y,9347
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:CLK,8407
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:EN,4442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:Q,8407
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_7_0:A,8344
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_7_0:B,8092
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_7_0:C,9306
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_7_0:D,9206
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un136_ens1_7_0:Y,8092
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_1_0_a2:A,4578
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_1_0_a2:B,2297
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_1_0_a2:C,4469
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_0_a2_1_0_a2:Y,2297
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:CLK,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:D,11299
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:EN,7225
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:Q,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:CO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:FCI,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:A,6461
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:B,6362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:C,4299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:Y,4299
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:C,11642
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:Y,11520
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[7]:A,2746
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[7]:B,3034
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[7]:C,2247
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[7]:Y,2247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:A,3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:B,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:C,9577
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:D,9288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:Y,3847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:CLK,8309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:D,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:Q,8309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[5]:A,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[5]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[5]:Y,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:CLK,-380
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:Q,-380
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_0_sqmuxa_0_a2_0_a2_0:A,9305
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_0_sqmuxa_0_a2_0_a2_0:B,7801
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_0_sqmuxa_0_a2_0_a2_0:C,7702
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_0_sqmuxa_0_a2_0_a2_0:D,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_0_sqmuxa_0_a2_0_a2_0:Y,7266
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_8L15:A,8660
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_8L15:B,8550
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_8L15:C,6924
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_8L15:D,3477
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_8L15:Y,3477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[27]:A,10561
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[27]:B,10436
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[27]:C,7948
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[27]:D,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[27]:Y,5495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_x2[1]:A,9349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_x2[1]:B,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_x2[1]:Y,9347
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:CLK,1847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:Q,1847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:CLK,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:D,7186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:Q,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:CLK,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:EN,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:Q,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m11_e:A,6935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m11_e:B,7021
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m11_e:C,6666
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m11_e:D,4758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m11_e:Y,4758
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[7]:A,3362
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[7]:B,2482
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[7]:C,8407
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[7]:D,3606
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[7]:Y,2482
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:CLK,9338
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:D,8882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:Q,9338
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6_RNI78OI1:A,5842
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6_RNI78OI1:B,2392
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6_RNI78OI1:C,2901
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6_RNI78OI1:D,2419
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6_RNI78OI1:Y,2392
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:CLK,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:Q,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_11:A,8586
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_11:B,7645
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_11:C,6902
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_11:Y,6902
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[4]:A,10944
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[4]:B,10846
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[4]:C,7601
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[4]:D,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0_0[4]:Y,7587
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
SF2_MSS_sys_sb_0/OR3_1/U0:A,2803
SF2_MSS_sys_sb_0/OR3_1/U0:B,4063
SF2_MSS_sys_sb_0/OR3_1/U0:C,4010
SF2_MSS_sys_sb_0/OR3_1/U0:Y,2803
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:CLK,9601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:D,8265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:Q,9601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:A,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:B,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:C,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:D,8964
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:Y,8106
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_neg_127_iv_i[10]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_neg_127_iv_i[10]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_neg_127_iv_i[10]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_neg_127_iv_i[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_neg_127_iv_i[10]:Y,10188
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[7]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[7]:Y,3683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:A,10789
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:B,10701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:C,9463
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:D,9392
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:Y,9392
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3:A,8253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3:B,11808
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3:Y,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[9]:A,5492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[9]:B,6537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[9]:C,8492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[9]:D,8187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_i_m3_0_0_wmux_0[9]:Y,5492
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:A,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:B,9571
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:C,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:D,9268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:Y,8253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[12]:A,9085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[12]:B,10538
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[12]:C,6410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[12]:D,7439
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[12]:Y,6410
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:CLK,2030
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:Q,2030
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:CLK,4980
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:D,5384
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:Q,4980
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_a2_1[8]:A,747
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_a2_1[8]:B,691
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_a2_1[8]:C,636
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_a2_1[8]:D,477
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_a2_1[8]:Y,477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:CLK,11827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:D,8013
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:Q,11827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:Y,7278
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8_1[4]:A,3038
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8_1[4]:B,2303
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8_1[4]:C,8005
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8_1[4]:D,3240
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_8_1[4]:Y,2303
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:A,11945
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:B,11855
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:C,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:Y,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:A,7320
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:Y,7320
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:CLK,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:Q,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_4L5_0:A,2784
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_4L5_0:B,2995
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_4L5_0:C,4607
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_4L5_0:D,3590
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_4L5_0:Y,2784
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:C,10133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:D,5663
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:Y,5663
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:YL,3142
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[8]:A,10729
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[8]:B,5456
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[8]:C,4785
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[8]:D,4520
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[8]:Y,4520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:CLK,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:D,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:Q,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:CLK,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:Q,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:A,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:B,995988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:C,995939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:D,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCO,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m3[5]:A,7303
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m3[5]:B,7220
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m3[5]:C,2927
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m3[5]:D,7033
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_1_i_m3[5]:Y,2927
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_27_0_a2[0]:A,4892
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_27_0_a2[0]:B,6318
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_27_0_a2[0]:C,3509
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_27_0_a2[0]:D,4139
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_27_0_a2[0]:Y,3509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[7]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[7]:Y,3683
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[2]:A,4351
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[2]:B,8492
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[2]:C,2717
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[2]:D,3664
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[2]:Y,2717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:B,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:Y,11835
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:CLK,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:D,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:EN,9457
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:Q,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:B,11542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:C,11428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPB,11542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPC,11428
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0[3]:A,10494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0[3]:B,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0[3]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0[3]:D,7844
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0[3]:Y,5830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:C,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:IPC,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:B,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPB,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_0[11]:A,-121
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_0[11]:B,-243
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_0[11]:C,-242
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_0[11]:D,-384
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_0[11]:Y,-384
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:C,8134
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:IPC,8134
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:B,11669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:C,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:D,11312
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:S,8652
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_10[11]:A,4179
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_10[11]:B,3763
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_10[11]:C,3824
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_10[11]:Y,3763
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:CLK,8090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:D,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:Q,8090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:CLK,368
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:Q,368
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:CLK,808
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:Q,808
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SLn,
GPIO_OUT_obuf[3]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[3]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0:A,5524
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0:B,5081
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0:C,3008
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0:D,2243
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_0:Y,2243
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:C,11396
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:IPC,11396
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:A,8535
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:B,8435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:C,8382
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:D,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:Y,8270
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:C,10216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:D,5663
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:Y,5663
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:CLK,10789
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:D,8434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:Q,10789
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_both_103_iv_i[8]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_both_103_iv_i[8]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_both_103_iv_i[8]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_both_103_iv_i[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_both_103_iv_i[8]:Y,10090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:CLK,6254
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:D,4785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:Q,6254
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2:A,7562
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2:B,7512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2:C,7415
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2:D,6046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2:Y,6046
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:B,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:D,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:Y,11682
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:B,3602
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:C,3427
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPB,3602
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPC,3427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:B,10674
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:C,10526
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:D,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:Y,9300
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:B,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:D,7623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:Y,5596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:C,12999
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:IPC,12999
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0:A,8152
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0:B,8111
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0:C,8147
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_0:Y,8111
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:B,11536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:C,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:D,11179
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:S,8764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_m5:A,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_m5:B,9307
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_m5:C,8089
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_m5:D,6697
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_m5:Y,6697
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega10_0:A,3218
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega10_0:B,3156
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega10_0:Y,3156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:CLK,9416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:D,6614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:Q,9416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:CLK,-292
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:Q,-292
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:CLK,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:Q,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:A,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:B,995726
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCO,2837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:A,9279
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:B,4821
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:C,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:D,11324
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:Y,4821
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:B,9165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:C,9102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:D,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:FCO,9987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:Y,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_m2_1_1[10]:A,-417
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_m2_1_1[10]:B,-473
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_m2_1_1[10]:C,-577
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_m2_1_1[10]:Y,-577
PWM_obuf[2]/U0/U_IOENFF:A,
PWM_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:CLK,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:D,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:Q,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[5]:A,11818
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[5]:B,11941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[5]:Y,11818
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:A,10628
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:B,11626
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:C,9471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:D,10310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:Y,9471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:A,11791
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:B,11762
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:C,2297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:D,7966
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:Y,2297
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_7_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_7_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_7_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_7_i:Y,5699
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a5_1:A,10694
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a5_1:B,10638
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a5_1:C,10543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a5_1:D,9349
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a5_1:Y,9349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:CLK,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:Q,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:CLK,661
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:Q,661
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:A,3042
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:B,995921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCO,2837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7:A,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7:B,5807
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7:Y,5495
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0:A,2396
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0:B,2303
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0:C,3863
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0:D,4106
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0:Y,2303
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_1:A,4638
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_1:B,9187
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_1:C,7807
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_1:Y,4638
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[7]:A,3882
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[7]:B,2248
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[7]:C,4588
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[7]:Y,2248
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:CLK,1532
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:D,4905
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:Q,1532
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m35_0_o2:A,10663
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m35_0_o2:B,10607
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m35_0_o2:Y,10607
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un379_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un379_fixed_config_0_x2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un379_fixed_config_0_x2:Y,10613
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[11]:A,10858
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[11]:B,4967
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[11]:C,3763
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[11]:D,3527
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[11]:Y,3527
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_neg_67_iv_i[5]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_neg_67_iv_i[5]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_neg_67_iv_i[5]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_neg_67_iv_i[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_neg_67_iv_i[5]:Y,10023
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_2L1:A,3122
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_2L1:B,8087
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_13_N_2L1:Y,3122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[3]:A,4785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[3]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[3]:Y,4785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_both_55_iv_i[4]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_both_55_iv_i[4]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_both_55_iv_i[4]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_both_55_iv_i[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_both_55_iv_i[4]:Y,10106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:C,11751
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPC,11751
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:B,996250
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:Y,2964
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0_a2_0_0:A,9005
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0_a2_0_0:B,8960
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0_a2_0_0:C,9102
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0_a2_0_0:D,8422
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0_a2_0_0:Y,8422
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNI6V6J2:A,3090
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNI6V6J2:B,1796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNI6V6J2:C,3893
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNI6V6J2:D,3696
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNI6V6J2:Y,1796
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:B,996090
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:Y,2815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0[6]:A,9557
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0[6]:B,9378
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0[6]:C,6897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0[6]:Y,6897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:C,12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPC,12986
PWM_obuf[2]/U0/U_IOOUTFF:A,
PWM_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:CLK,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:D,7612
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:Q,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:A,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:B,995972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:D,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:A,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:B,995879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:C,995797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:A,6967
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:B,4758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:C,7846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:D,7410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:Y,4758
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:A,6747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:B,5340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:C,5029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:D,4453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:Y,4453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_6_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_6_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_6_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_6_i:Y,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:CLK,-789
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:D,4905
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:Q,-789
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],5402
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],5292
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],4897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],4917
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],4980
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],4914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[10],5181
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[11],5252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[12],6375
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[13],6593
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[14],6552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[15],6555
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[1],6310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[2],5042
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[3],5392
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[4],5155
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[5],4897
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[6],5141
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[7],6253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[8],6212
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[9],6204
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:CLK,1789
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:Q,1789
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_m2[7]:A,527
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_m2[7]:B,428
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_m2[7]:C,368
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_m2[7]:D,-960
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_m2[7]:Y,-960
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:CLK,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:D,7902
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:Q,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un341_fixed_config_0_a2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un341_fixed_config_0_a2:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un341_fixed_config_0_a2:Y,10654
GPIO_IN_ibuf[2]/U0/U_IOINFF:A,
GPIO_IN_ibuf[2]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:A,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:B,3131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:C,3041
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:D,2795
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:A,5838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:B,5779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:C,5759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:Y,5759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:CLK,9355
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:D,9303
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:Q,9355
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:A,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:B,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:Y,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:A,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:B,996026
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:C,995977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:D,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:A,2913
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCO,2837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:CLK,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:D,12899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:EN,11688
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:Q,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_0_o2_i:A,11821
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_0_o2_i:B,11765
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_0_o2_i:Y,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[6]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[6]:B,10122
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[6]:C,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[6]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0[6]:Y,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[24]:A,10546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[24]:B,8014
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[24]:C,7057
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[24]:D,6596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv[24]:Y,6596
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_a2_2[6]:A,771
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_a2_2[6]:B,672
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_a2_2[6]:C,625
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_a2_2[6]:D,499
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_a2_2[6]:Y,499
SPISS0_obuf/U0/U_IOOUTFF:A,
SPISS0_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:A,3588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:B,2755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:C,4037
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:D,3759
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:Y,2755
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:B,996117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:S,996264
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:C,4891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:IPC,4891
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:CLK,9177
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:EN,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:Q,9177
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2_1[4]:A,2214
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2_1[4]:B,2139
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0_a2_1[4]:Y,2139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:CLK,5779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:D,7648
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:Q,5779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:C,11324
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPC,11324
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:A,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:B,996045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:C,995996
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:D,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCO,2563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_13:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m1_0_a2:A,9287
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m1_0_a2:B,9416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m1_0_a2:Y,9287
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:EN,9423
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:IPENn,9423
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_a2_0_a2_RNIT549:A,10122
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_a2_0_a2_RNIT549:B,10067
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_a2_0_a2_RNIT549:C,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_a2_0_a2_RNIT549:D,8026
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_a2_0_a2_RNIT549:Y,8026
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:A,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:B,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:D,11606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:Y,8504
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:CLK,9348
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:D,5773
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:Q,9348
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:CLK,8200
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:D,5871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:Q,8200
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:A,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:B,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:C,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:D,9055
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:Y,9055
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:CLK,918
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:Q,918
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_neg_139_iv_i[11]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_neg_139_iv_i[11]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_neg_139_iv_i[11]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_neg_139_iv_i[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_neg_139_iv_i[11]:Y,10128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:CLK,1923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:Q,1923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_856_i_i:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_856_i_i:B,11781
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer_4_1_N_856_i_i:Y,11781
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[7]:A,6253
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[7]:B,5369
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[7]:C,4607
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0[7]:Y,4607
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:A,6012
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:B,7717
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:C,4520
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:D,4673
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:Y,4520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:A,10565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:B,9444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:C,11634
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:D,10501
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:Y,9444
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_5:A,9425
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_5:B,9383
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_5:Y,9383
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:A,7032
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:Y,7032
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:B,996269
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:Y,2964
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_both_139_iv_i[11]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_both_139_iv_i[11]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_both_139_iv_i[11]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_both_139_iv_i[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_both_139_iv_i[11]:Y,10128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:CLK,6147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:D,5773
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:Q,6147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:CLK,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:D,11379
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:EN,6989
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:Q,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:C,11593
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:Y,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:CLK,9199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:D,5711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:Q,9199
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:CLK,5838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:D,8155
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:Q,5838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:A,10298
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:B,5901
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:Y,5901
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12[0]:A,9571
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12[0]:B,9480
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12[0]:C,3461
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12[0]:D,3346
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12[0]:Y,3346
GPIO_OUT_obuf[5]/U0/U_IOPAD:D,
GPIO_OUT_obuf[5]/U0/U_IOPAD:E,
GPIO_OUT_obuf[5]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:B,11575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:C,11518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPB,11575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPC,11518
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_sx:A,4410
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_sx:B,3977
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_sx:C,3269
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_sx:D,3115
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_0_a2_sx:Y,3115
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_0:A,5405
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_0:B,5135
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_0:C,3570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/g0_0:Y,3570
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_m1_e_sx:A,3082
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_m1_e_sx:B,2687
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_m1_e_sx:C,2767
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_m1_e_sx:Y,2687
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[7]:B,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[7]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[7]:Y,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_0:A,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_0:B,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_0:Y,10345
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[13]:A,10790
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[13]:B,10699
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[13]:C,4685
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[13]:D,4582
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[13]:Y,4582
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:B,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:D,7338
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:Y,5596
GPIO_IN_ibuf[3]/U0/U_IOINFF:A,
GPIO_IN_ibuf[3]/U0/U_IOINFF:Y,
ADC_RST_obuf/U0/U_IOENFF:A,
ADC_RST_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_1[2]:A,9553
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_1[2]:B,8378
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_1[2]:C,10709
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_1[2]:D,9529
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_a4_1[2]:Y,8378
GPIO_IN_ibuf[1]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[1]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:CLK,3242
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:Q,3242
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[5]:B,4807
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[5]:Y,4807
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:CLK,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:D,11410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:EN,5818
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:Q,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:CLK,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:D,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:Q,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[27]:A,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[27]:B,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[27]:C,9219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[27]:D,7550
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[27]:Y,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_i_i_a2:A,5496
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_i_i_a2:B,5039
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_i_i_a2:C,2956
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_i_i_a2:D,2297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_un105_ens1_i_i_a2:Y,2297
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[1]:A,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[1]:B,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[1]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[1]:D,8470
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[1]:Y,7266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:CLK,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:Q,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_11_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_11_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_11_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_11_i:Y,5699
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2_0[0]:A,6887
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2_0[0]:B,6980
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_2_0[0]:Y,6887
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_INTR_reg_75[4]:A,10360
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_INTR_reg_75[4]:B,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_INTR_reg_75[4]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_INTR_reg_75[4]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_INTR_reg_75[4]:Y,5830
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:CLK,9419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:D,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:Q,9419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un229_fixed_config_0_a2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un229_fixed_config_0_a2:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un229_fixed_config_0_a2:Y,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:C,4980
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPC,4980
GPIO_OUT_obuf[11]/U0/U_IOPAD:D,
GPIO_OUT_obuf[11]/U0/U_IOPAD:E,
GPIO_OUT_obuf[11]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_0:A,7956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_0:B,8093
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_0:Y,7956
PWM_obuf[0]/U0/U_IOENFF:A,
PWM_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_863_i_i:A,10722
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_863_i_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_863_i_i:Y,10722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2_0[2]:A,9483
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2_0[2]:B,9256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2_0[2]:C,8150
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2_0[2]:D,7804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_i_a3_0_o2_0[2]:Y,7804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2:A,5908
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2:B,6852
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2:C,4351
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2:D,5563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_i_i_o2:Y,4351
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:A,8685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:B,8621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:C,6947
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:D,4183
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:Y,4183
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:B,996375
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:S,996196
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[10]:A,10877
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[10]:B,4986
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[10]:C,3739
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[10]:D,3546
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_4[10]:Y,3546
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:CO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:FCI,2563
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[3],11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[4],10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[5],10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[6],10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[0],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[1],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[2],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[3],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[4],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[5],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[6],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[7],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_CLK,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_EN,12785
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[3],13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[6],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WEN,12728
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:CLK,9069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:D,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:Q,9069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_2[9]:A,-204
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_2[9]:B,-253
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_2[9]:C,-365
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_2[9]:D,-494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_2[9]:Y,-494
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI67NS:A,4736
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI67NS:B,4645
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI67NS:C,2917
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI67NS:D,2392
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI67NS:Y,2392
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GEN_un214_psel_0_a2_1:A,2431
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GEN_un214_psel_0_a2_1:B,2764
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GEN_un214_psel_0_a2_1:Y,2431
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:C,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:IPC,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d[2]:A,4299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d[2]:B,4216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d[2]:C,5042
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_d[2]:Y,4216
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:CLK,-692
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:Q,-692
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,3342
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,3342
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_m2[10]:A,910
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_m2[10]:B,811
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_m2[10]:C,751
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_m2[10]:D,-577
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147_0_m2[10]:Y,-577
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_18_1[1]:A,4478
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_18_1[1]:B,4302
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_18_1[1]:C,3609
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_18_1[1]:D,2792
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_18_1[1]:Y,2792
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:B,996204
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:S,996269
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3[3]:A,10658
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3[3]:B,10513
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3[3]:C,9224
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3[3]:D,9101
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3[3]:Y,9101
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GPOUT_GPIO_OUT_i_17[8]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GPOUT_GPIO_OUT_i_17[8]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GPOUT_GPIO_OUT_i_17[8]:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:B,996337
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:S,996234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:EN,5856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:IPENn,5856
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a2:A,7876
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a2:B,7826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a2:C,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2_0_a2:Y,7608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1_0[2]:A,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1_0[2]:B,7122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1_0[2]:C,9601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1_0[2]:Y,7122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_26:EN,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[12]:A,3515
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[12]:B,3166
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[12]:C,4366
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[12]:D,4143
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[12]:Y,3166
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:B,996318
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:S,996253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:CLK,2894
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:Q,2894
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[0]:A,9585
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[0]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[0]:Y,9585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:CLK,6913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:D,10643
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:EN,9125
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:Q,6913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:CLK,-414
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:D,4847
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:Q,-414
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:A,10722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:B,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:Y,8458
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:CLK,6865
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:D,7897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:Q,6865
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[1]:A,9425
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[1]:B,3455
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[1]:C,9241
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[1]:Y,3455
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:CLK,-586
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:Q,-586
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNICQSD[0]:A,9392
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNICQSD[0]:B,4489
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNICQSD[0]:C,9231
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNICQSD[0]:Y,4489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[2]:A,9769
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[2]:B,9678
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[2]:C,3648
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[2]:D,3542
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11[2]:Y,3542
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:B,996060
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:S,996321
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:CLK,6050
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:D,5802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:Q,6050
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:A,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:B,995969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:C,995920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:D,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCO,2563
ADC_CLK_obuf/U0/U_IOENFF:A,
ADC_CLK_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:A,11768
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:B,10643
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:C,11669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:Y,10643
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:A,9023
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:B,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:Y,8990
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:B,8378
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:Y,8378
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:CLK,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:D,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:Q,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:B,11490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:C,11550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPB,11490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPC,11550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_4:A,5255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_4:B,3584
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_4:C,3496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0_4:Y,3496
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[2]:A,4818
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[2]:B,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[2]:C,9146
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_27[2]:Y,4818
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2_RNIFI5E[4]:A,-632
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2_RNIFI5E[4]:B,-692
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2_RNIFI5E[4]:C,502
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2_RNIFI5E[4]:Y,-692
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:A,1980
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:B,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:Y,10726
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:B,8920
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:FCI,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:FCO,8844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:S,8901
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6[11]:A,10614
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6[11]:B,10523
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6[11]:C,4395
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6[11]:D,4275
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6[11]:Y,4275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_3_a2:A,4992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_3_a2:B,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_o2_3_a2:Y,4992
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_m2[6]:A,671
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_m2[6]:B,572
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_m2[6]:C,512
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_m2[6]:D,-816
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_m2[6]:Y,-816
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_N_4L7:A,5443
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_N_4L7:B,3818
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_N_4L7:C,5616
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_N_4L7:D,5442
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_N_4L7:Y,3818
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:CLK,3259
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:Q,3259
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:CLK,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:Q,4816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:CLK,771
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:Q,771
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:A,7587
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:B,7266
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:D,8470
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[2]:Y,7266
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_14:A,7352
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_14:B,5743
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_14:C,5634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_14:D,5384
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_14:Y,5384
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2_1:A,6989
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2_1:B,8073
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2_1:Y,6989
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:D,11601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:EN,9055
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:CO,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:FCI,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:C,11818
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPC,11818
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:CLK,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:D,10659
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:Q,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_RNICK7E:A,4094
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_RNICK7E:B,4091
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_RNICK7E:C,2199
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_RNICK7E:D,2790
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_0_a2_0_RNICK7E:Y,2199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:A,11821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:C,9446
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:D,10380
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:Y,9446
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:CLK,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:Q,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:Y,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i:A,11649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i:B,11573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i:C,3494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i:D,4638
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i:Y,3494
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:B,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:C,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPB,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:A,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:C,995863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCO,2563
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[4]:A,11813
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[4]:B,11938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14_0_a2_0_a2[4]:Y,11813
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0[4]:A,10621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0[4]:B,9484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0[4]:C,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0[4]:D,9410
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0[4]:Y,9410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:A,7512
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:B,7407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:C,4196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:D,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:Y,3847
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config_0_x2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config_0_x2:Y,10613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:A,3275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:B,3216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:C,3126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:D,2880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCO,2778
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:A,9359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:B,8107
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:C,9479
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:D,9260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[4]:Y,8107
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:CLK,481
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:D,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:Q,481
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:CLK,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:Q,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:A,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:B,10157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:C,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:D,9814
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:Y,8990
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_i_o2_0[4]:A,8630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_i_o2_0[4]:B,8512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_i_o2_0[4]:C,8465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_i_o2_0[4]:D,8299
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_o3_i_o2_0[4]:Y,8299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1[3]:A,8445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1[3]:B,8356
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1[3]:C,8303
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1[3]:D,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1[3]:Y,8203
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:CLK,8268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:Q,8268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:CLK,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:Q,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un40_pwm_enable_reg_i_i_a2:A,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un40_pwm_enable_reg_i_i_a2:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un40_pwm_enable_reg_i_i_a2:Y,1695
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[2]:A,2164
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[2]:B,1646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[2]:C,6734
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[2]:D,3164
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[2]:Y,1646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:CLK,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:Q,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:C,5292
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:IPC,5292
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:Y,3683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:CLK,3585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:D,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:Q,3585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_0[5]:A,-259
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_0[5]:B,-381
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_0[5]:C,-380
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_0[5]:D,-522
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_0[5]:Y,-522
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:CLK,8180
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:D,11379
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:Q,8180
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un285_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un285_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un285_fixed_config:Y,10654
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:CLK,7478
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:D,11410
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:EN,7092
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:Q,7478
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:CLK,9412
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:D,9436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:EN,9234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:Q,9412
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0[16]:A,6964
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0[16]:B,9388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0[16]:Y,6964
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[7]:B,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[7]:Y,4676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO_0[7]:A,9400
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO_0[7]:B,7788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO_0[7]:C,6938
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_RNO_0[7]:Y,6938
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_0[9]:A,-171
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_0[9]:B,-293
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_0[9]:C,-292
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_0[9]:D,-434
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_0[9]:Y,-434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0:A,9479
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0:B,8475
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0:C,8201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow_0:Y,8201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14_0:A,6967
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14_0:B,7130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14_0:Y,6967
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un529_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un529_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un529_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:A,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:B,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:C,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:Y,3847
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:CLK,717
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:Q,717
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_2:A,10691
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_2:B,4674
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_2:C,4614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_2:D,4504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_2:Y,4504
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:A,6045
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:B,7730
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:C,4556
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:D,4709
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:Y,4556
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:B,996128
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:Y,2815
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:CO,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:FCI,2569
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[14]:A,7697
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[14]:B,3692
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[14]:C,9592
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_5[14]:Y,3692
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[7]:A,8682
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[7]:B,8707
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[7]:D,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[7]:Y,8590
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_1:A,5143
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_1:B,3067
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_1:C,5391
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m3_e_1:Y,3067
GPIO_OUT_obuf[11]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[11]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:A,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:B,995989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:C,995899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:D,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCO,2559
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2:A,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2:B,7951
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2:Y,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:CLK,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:D,9591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:Q,9347
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:B,996212
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:Y,2964
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_3[11]:A,1006
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_3[11]:B,915
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_3[11]:C,831
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_3[11]:D,-474
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_u_3[11]:Y,-474
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:CLK,2803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:D,9230
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:EN,9009
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:Q,2803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:CLK,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:Q,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:A,5856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:B,11635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:Y,5856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:A,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:B,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:C,6269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:D,5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:Y,5994
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:A,10812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:B,11808
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:C,8265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:D,10335
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:Y,8265
PWM_obuf[0]/U0/U_IOOUTFF:A,
PWM_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:A,3258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:B,3199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:C,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:D,2863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:A,10539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:B,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:Y,10532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:CLK,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:Q,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2[4]:A,-402
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2[4]:B,-451
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2[4]:C,-563
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2[4]:D,-692
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2[4]:Y,-692
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_1_1:A,9256
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_1_1:B,9187
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_a2_1_1:Y,9187
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:CLK,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:D,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:EN,8201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:Q,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_a2_0:A,8097
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_a2_0:B,8014
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_a2_0:Y,8014
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:A,5217
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:B,4393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:C,5663
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:D,5444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable:Y,4393
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_o2_3:A,7448
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_o2_3:B,7303
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_o2_3:C,4992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i_0_i_o2_3:Y,4992
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[3],11071
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[4],10957
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[5],10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[6],10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[0],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[1],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[2],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[3],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[4],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[5],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[6],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[7],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_CLK,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_EN,9423
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[3],13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[6],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[0],11841
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[1],11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[2],11751
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[3],11760
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[4],11813
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[5],11818
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[6],11815
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[7],11822
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WEN,10353
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:A,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:B,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:C,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:Y,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:CLK,7330
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:D,11221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:EN,6882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:Q,7330
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:CLK,6938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:D,8434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:Q,6938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:B,996014
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:Y,2815
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:CLK,10846
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:D,11379
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:EN,7225
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:Q,10846
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SLn,
GPIO_IN_ibuf[5]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[5]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:CLK,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:D,8012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:Q,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:CLK,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:EN,5844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:Q,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO_0[2]:A,6409
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO_0[2]:B,4216
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO_0[2]:C,3644
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO_0[2]:D,3519
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_RNO_0[2]:Y,3519
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:A,11906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:Y,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:B,996394
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:S,996177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[6]:A,3756
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[6]:B,3073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[6]:C,8274
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[6]:D,3856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[6]:Y,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:CLK,1790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:Q,1790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:EN,5856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:IPENn,5856
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:A,11753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:Y,11753
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:A,10274
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:B,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:C,10160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:D,10003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:Y,8889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:A,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:C,995814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:D,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCO,2559
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[7]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[7]:B,9582
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[7]:C,9743
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_m2[7]:Y,9582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:CLK,9087
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:D,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:Q,9087
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:CLK,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:Q,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_2_RNID21T[11]:A,-384
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_2_RNID21T[11]:B,-444
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_2_RNID21T[11]:C,750
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_INT_intr_23_2_RNID21T[11]:Y,-444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:CLK,9456
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:EN,5697
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:Q,9456
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:C,9436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:Y,9436
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_0_i_a2:A,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_0_i_a2:B,8073
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_o2_0_i_a2:Y,8073
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2_0:A,9011
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2_0:B,8923
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2_0:C,8470
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel_0_a2_2_a2_0:Y,8470
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:EN,5842
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_24_0_a2[0]:A,5749
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_24_0_a2[0]:B,7165
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_24_0_a2[0]:C,4366
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_24_0_a2[0]:D,4996
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_24_0_a2[0]:Y,4366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:Y,5699
SPISCLK0_obuf/U0/U_IOOUTFF:A,
SPISCLK0_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:A,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:B,8554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:C,8558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:D,8253
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:Y,8253
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[15]:A,10803
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[15]:B,10712
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[15]:C,3462
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[15]:D,3342
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_3[15]:Y,3342
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:CLK,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:Q,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_pos_55_iv_i[4]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_pos_55_iv_i[4]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_pos_55_iv_i[4]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_pos_55_iv_i[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_pos_55_iv_i[4]:Y,10106
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2:A,10549
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2:B,10464
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2:C,2297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2:D,5805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2:Y,2297
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:A,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:B,10594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:C,9296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:Y,9296
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6[10]:A,10633
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6[10]:B,10542
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6[10]:C,4414
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6[10]:D,4294
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_6[10]:Y,4294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:A,8315
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:B,8194
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:C,8073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:FCO,8073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:Y,8247
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[7]:B,11847
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[7]:C,4847
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[7]:D,7813
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[7]:Y,4847
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15[0]:A,9306
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15[0]:B,9215
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15[0]:C,3087
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15[0]:D,2967
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15[0]:Y,2967
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:CLK,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:D,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:Q,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2[22]:A,6955
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2[22]:B,4446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2[22]:C,10630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2[22]:D,8954
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2[22]:Y,4446
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:B,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:D,7902
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:Y,7902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2:A,8655
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2:B,8869
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2:C,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2:Y,5600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2_0[7]:A,2755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2_0[7]:B,5248
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2_0[7]:Y,2755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3_N_2L1:A,5713
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3_N_2L1:B,5450
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3_N_2L1:C,5348
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3_N_2L1:D,3777
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3_N_2L1:Y,3777
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[4],8936
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[5],8826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[6],8427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[7],8492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[8],8552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[0],8520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[10],8586
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[11],8547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[12],8492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[13],8498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[14],8507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[15],8490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[1],8456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[2],8461
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[3],8586
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[4],8581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[5],8494
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[6],8490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[7],8427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[8],8649
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[9],8541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[4],12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[5],12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[6],12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[7],12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[8],12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[10],13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[11],13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[12],13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[13],12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[14],12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[15],12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[8],13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[9],13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WEN,11650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:CLK,10498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:D,10427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:Q,10498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7[7]:A,8642
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7[7]:B,4206
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7[7]:C,2682
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7[7]:D,2247
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_7[7]:Y,2247
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[6]:A,9582
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[6]:B,10835
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[6]:C,8682
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[6]:D,8935
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[6]:Y,8682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega6:A,2911
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega6:B,2419
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega6:C,2732
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega6:D,2629
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega6:Y,2419
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:A,996302
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:Y,2815
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_a2_1[5]:A,9606
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_a2_1[5]:B,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_a2_1[5]:C,9431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_a2_1[5]:D,9384
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_a2_1[5]:Y,8366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:CLK,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:D,11579
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:Q,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[2]:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[2]:B,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[2]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0[2]:Y,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_0_0_a2:A,4818
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_0_0_a2:B,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_0_0_a2:C,6918
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_7_1_0_0_a2:Y,3493
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:B,996136
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:S,996147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:CLK,3140
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:Q,3140
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[1]:A,4873
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[1]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[1]:Y,4873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:A,3292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:B,3233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:C,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:D,2897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:CLK,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:Q,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m8:A,10702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m8:B,10629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m8:C,9379
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m8:D,8265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m8:Y,8265
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:CLK,-662
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:Q,-662
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:CLK,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:Q,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SLn,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:CLK,9359
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:D,11400
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:EN,7225
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:Q,9359
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i_0[0]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i_0[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i_0[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i_0[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i_0[0]:Y,10147
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3_1[6]:A,3450
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3_1[6]:B,3073
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3_1[6]:C,9378
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3_1[6]:D,3350
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_3_1[6]:Y,3073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:SLn,
SF2_MSS_sys_sb_0/OR2_1/U0:A,
SF2_MSS_sys_sb_0/OR2_1/U0:B,
SF2_MSS_sys_sb_0/OR2_1/U0:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:B,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:C,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPB,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,2086
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,3343
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,2086
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,3343
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_9[0]:A,9473
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_9[0]:B,7915
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_9[0]:C,7816
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_9[0]:D,7380
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_9[0]:Y,7380
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[6]:A,8682
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[6]:B,8707
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[6]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[6]:D,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[6]:Y,8590
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:Y,3683
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,6902
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,6902
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[6]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[6]:Y,3683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_o2_0[0]:A,8515
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_o2_0[0]:B,8282
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_o2_0[0]:C,9572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_o2_0[0]:Y,8282
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:C,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:Y,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_both_115_iv_i[9]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_both_115_iv_i[9]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_both_115_iv_i[9]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_both_115_iv_i[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_both_115_iv_i[9]:Y,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_10_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_10_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_10_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_10_i:Y,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:Y,3683
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:CLK,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:D,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:Q,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:CLK,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:Q,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:A,11753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:Y,11753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:CLK,4970
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:D,4351
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:Q,4970
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:CLK,5842
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:EN,5820
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:Q,5842
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:CLK,5896
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:EN,5842
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:Q,5896
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[5]:A,3462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[5]:B,2755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[5]:C,7956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[5]:D,3570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[5]:Y,2755
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:A,-499
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:B,-548
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:C,-660
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:D,-789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:Y,-789
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:A,8664
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:B,8527
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:C,8629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:D,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:Y,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:C,3180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:IPC,3180
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[3]:B,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[3]:C,11749
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[3]:Y,4676
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_9:A,8494
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_9:B,7555
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_9:C,6812
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2_RNI8Q0N_9:Y,6812
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:A,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:C,11773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:Y,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:C,13111
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:IPC,13111
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0:A,2672
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0:B,2748
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0:Y,2672
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[5]:B,11831
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[5]:C,4847
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[5]:D,7813
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[5]:Y,4847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:A,11837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:C,5773
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:D,9906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:Y,5773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0:A,11664
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0:B,11672
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0:C,9125
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0:D,10413
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0:Y,9125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0_RNO:A,10544
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0_RNO:B,10353
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0_RNO:Y,10353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:CLK,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:Q,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:CLK,1827
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:D,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:Q,1827
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:CLK,7412
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:EN,5697
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:Q,7412
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIO2M41[16]:A,8238
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIO2M41[16]:B,8139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIO2M41[16]:C,8078
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIO2M41[16]:D,6410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1_RNIO2M41[16]:Y,6410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNO:A,6093
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNO:B,4992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNO:C,7051
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNO:D,6928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_RNO:Y,4992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1:A,9084
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1:B,3782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1:C,10499
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1:D,6694
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_1:Y,3782
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3_RNIG14D1[4]:A,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3_RNIG14D1[4]:B,-692
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3_RNIG14D1[4]:C,1629
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3_RNIG14D1[4]:D,1455
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3_RNIG14D1[4]:Y,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_pos_115_iv_i[9]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_pos_115_iv_i[9]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_pos_115_iv_i[9]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_pos_115_iv_i[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_pos_115_iv_i[9]:Y,10101
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:CLK,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:D,9436
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:Q,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[1]:A,9052
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[1]:B,7897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[1]:C,11749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[1]:D,11583
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0[1]:Y,7897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_4:A,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_4:B,10558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_4:C,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_4:D,10327
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_4:Y,10327
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:CLK,7504
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:D,11492
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:Q,7504
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[3]:A,10600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[3]:B,10542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[3]:C,3455
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[3]:Y,3455
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_18_0_a2[1]:A,3341
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_18_0_a2[1]:B,3078
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_18_0_a2[1]:C,2199
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_18_0_a2[1]:D,2431
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_18_0_a2[1]:Y,2199
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:B,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:Y,11739
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_2[3]:A,9446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_2[3]:B,8275
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_2[3]:C,9367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_2[3]:Y,8275
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[2]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[2]:B,10311
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[2]:C,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[2]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[2]:Y,2497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:CLK,10337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:D,10624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:Q,10337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:B,996147
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:Y,2815
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1_RNIFBEC[3]:A,5632
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1_RNIFBEC[3]:B,5958
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_a4_0_1_RNIFBEC[3]:Y,5632
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_a2_3[7]:A,8590
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_a2_3[7]:B,8875
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_a2_3[7]:Y,8590
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:CLK,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:Q,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:SLn,
GPIO_IN_ibuf[3]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[3]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:CLK,5925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:D,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:Q,5925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GEN_un292_psel_0_a2_1:A,4847
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GEN_un292_psel_0_a2_1:B,8001
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GEN_un292_psel_0_a2_1:Y,4847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:CLK,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:D,10599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:Q,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:S,996158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:B,996185
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:S,996288
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[26]:A,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[26]:B,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[26]:C,9226
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[26]:D,7550
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_nxt_1_0_iv_RNO[26]:Y,5495
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:A,6310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:B,5344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:C,3662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:D,2496
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:Y,2496
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[7]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[7]:B,10102
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[7]:C,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[7]:D,2497
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[7]:Y,2497
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:CO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:FCI,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o3[8]:A,6002
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o3[8]:B,6705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_o3[8]:Y,6002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:D,9607
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity_RNO:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity_RNO:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity_RNO:C,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity_RNO:Y,8162
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_RNI391M:A,2431
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_RNI391M:B,2687
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_RNI391M:C,3801
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_RNI391M:D,2672
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_0_a2_0_RNI391M:Y,2431
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:CLK,9295
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:D,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:Q,9295
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un473_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un473_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un473_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:CLK,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:D,3565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:Q,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:CLK,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:Q,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[6]:B,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[6]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[6]:Y,4676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:B,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:C,10463
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:D,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:Y,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:A,11802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:B,9540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:C,9355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:Y,9355
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:B,6737
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:C,6529
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:D,5373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:Y,5373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:B,5655
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:D,6638
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:Y,5655
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:CLK,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:D,8344
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:Q,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0_i_i_a2[1]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0_i_i_a2[1]:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0_i_i_a2[1]:C,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0_i_i_a2[1]:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0_i_i_a2[1]:Y,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[9]:A,7730
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[9]:B,8108
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[9]:C,9625
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[9]:D,9320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_i_m3_0_0_wmux[9]:Y,7730
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4_0_a2[8]:A,6398
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4_0_a2[8]:B,6606
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4_0_a2[8]:C,3097
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4_0_a2[8]:D,3229
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_4_0_a2[8]:Y,3097
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:CLK,10627
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:D,9517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:Q,10627
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:CLK,6102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:D,4453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:Q,6102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_o2_0_o2:A,6817
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_o2_0_o2:B,6872
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_o2_0_o2:Y,6817
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:CLK,3327
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:Q,3327
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[5]:A,9582
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[5]:B,10835
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[5]:C,8682
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[5]:D,8935
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[5]:Y,8682
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:C,12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:IPC,12979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:CLK,4439
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:D,9263
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:Q,4439
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:CLK,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:D,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:Q,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_397_i:A,2506
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_397_i:B,2390
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_397_i:C,2370
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_397_i:D,2247
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/N_397_i:Y,2247
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[22]:A,8097
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[22]:B,4351
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[22]:C,10466
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[22]:D,10238
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_a2_0[22]:Y,4351
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:B,11835
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:C,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:D,11630
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:Y,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:A,996234
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:Y,2866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:A,10467
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:B,8180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:C,10423
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:D,10277
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:Y,8180
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:A,3527
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:B,3298
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:C,4481
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:D,4275
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:Y,3298
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_1_a2_0:A,8050
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_1_a2_0:B,7601
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_1_a2_0:C,7933
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel_0_a2_1_a2_0:Y,7601
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config_0_a2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config_0_a2:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config_0_a2:Y,10654
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_27:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:A,10475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:B,9201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:C,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:Y,9142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:C,11324
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPC,11324
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:D,11562
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:CLK,10505
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:D,11410
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:EN,7225
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:Q,10505
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3]:A,8552
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3]:B,8445
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3]:C,8167
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3]:D,3570
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[3]:Y,3570
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:CLK,1980
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:Q,1980
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un7_fsmsta:A,5054
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un7_fsmsta:B,4970
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un7_fsmsta:Y,4970
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_a2[5]:A,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_a2[5]:B,10615
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_a2[5]:C,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_a2[5]:D,9310
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0_a2[5]:Y,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SLn,
GPIO_IN_ibuf[8]/U0/U_IOINFF:A,
GPIO_IN_ibuf[8]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:CLK,1942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:Q,1942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:CLK,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:D,9367
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:Q,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:CLK,8492
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:D,11410
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:Q,8492
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:CLK,3310
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:Q,3310
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:CLK,8405
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:D,11399
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:EN,6924
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:Q,8405
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[6]:B,4807
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[6]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[6]:Y,4807
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_0_o3:A,10797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_0_o3:B,10706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_0_o3:C,10668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_0_o3:D,10568
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_0_o3:Y,10568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SLn,
ADC_RST_obuf/U0/U_IOOUTFF:A,
ADC_RST_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:CLK,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:Q,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[9]:A,10765
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[9]:B,5492
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[9]:C,4821
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[9]:D,4556
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_1[9]:Y,4556
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:A,-562
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:B,-532
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:C,1789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:D,1615
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:Y,-562
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:CLK,8334
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:Q,8334
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:Y,3683
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:CLK,4377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:D,6830
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:Q,4377
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:A,10837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:B,10746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:C,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:Y,10693
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_o2[2]:A,9411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_o2[2]:B,9328
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_o2[2]:C,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_o2[2]:Y,9220
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:B,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:C,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPB,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:CLK,9434
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:D,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:Q,9434
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_o2:A,6932
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_o2:B,6913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_o2:C,4233
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_o2:D,6672
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_o2:Y,4233
GPIO_OUT_obuf[10]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[10]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[11]:A,10706
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[11]:B,10615
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[11]:C,4601
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[11]:D,4481
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[11]:Y,4481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:CLK,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:Q,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,6799
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:B,6783
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,6799
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,6783
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:CLK,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:Q,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un491_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un491_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un491_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:B,9384
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:C,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:Y,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:D,10685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:EN,8249
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:SLn,
GPIO_IN_ibuf[11]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[11]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:CLK,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:D,10495
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:Q,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_2:EN,
GPIO_IN_ibuf[7]/U0/U_IOINFF:A,
GPIO_IN_ibuf[7]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:CLK,-563
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:Q,-563
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_0[7]:A,7746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_0[7]:B,7698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_0[7]:Y,7698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:CLK,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:EN,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:Q,8162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[5]:B,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[5]:Y,3683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_2_0:A,9257
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_2_0:B,9185
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_2_0:C,9097
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_2_0:D,8980
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_2_0:Y,8980
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:CLK,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:D,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:Q,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0:A,6010
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0:B,6919
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0:C,4426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0:D,4387
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0:Y,4387
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:B,9478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:Y,8466
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3[4]:A,758
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3[4]:B,667
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3[4]:C,583
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3[4]:D,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3[4]:Y,-722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:IPENn,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:CLK,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:Q,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:CLK,11734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:D,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:Q,11734
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_a2_0_a2:A,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_a2_0_a2:B,10644
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_framing_error_i4_i_a2_0_a2:Y,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_o2_0[2]:A,10784
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_o2_0[2]:B,10720
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_o2_0[2]:C,10625
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_o2_0[2]:Y,10625
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:Y,11517
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:A,10835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:B,10643
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:D,11520
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:Y,10643
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:CLK,8510
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:EN,5873
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:Q,8510
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i_o2:A,5957
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i_o2:B,5867
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_un74_ens1_0_i_o2:Y,5867
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:A,2989
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:B,995870
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCO,2837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:CLK,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:D,8939
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:Q,9266
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:CLK,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:Q,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:CLK,9808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:D,11201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:EN,6882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:Q,9808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
TX_obuf/U0/U_IOOUTFF:A,
TX_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:A,10555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:B,10464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:C,9258
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:Y,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:CLK,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:D,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:Q,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:CLK,8576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:D,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:EN,9444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:Q,8576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_3L3:A,2964
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_3L3:B,7140
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_12_N_3L3:Y,2964
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:A,-352
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:B,-401
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:C,-513
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:D,-642
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:Y,-642
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:A,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:B,996007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:C,995958
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:D,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCO,2563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:B,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:D,6276
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:Y,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree_RNO:A,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree_RNO:Y,11714
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:CLK,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:Q,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:B,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:C,5802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:Y,5802
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:CLK,5825
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:D,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:Q,5825
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:EN,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15_1_1[1]:A,4104
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15_1_1[1]:B,2543
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15_1_1[1]:C,8302
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15_1_1[1]:Y,2543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:A,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:B,995938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:C,995848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:D,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:A,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:B,995972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:D,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:CLK,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:Q,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:CLK,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:Q,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:CLK,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:D,11765
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:Q,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:B,8288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:FCI,7757
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:FCO,7757
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:S,7813
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:A,-209
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:B,-331
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:C,-330
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:D,-472
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:Y,-472
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:A,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:B,995931
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:D,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:A,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:B,3131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:C,3041
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:D,2795
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCO,2778
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_m2_1_1[3]:A,-563
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_m2_1_1[3]:B,-619
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_m2_1_1[3]:C,-723
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_m2_1_1[3]:Y,-723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:CLK,7746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:EN,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:Q,7746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:CLK,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:Q,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_o2_1[8]:A,829
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_o2_1[8]:B,766
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_o2_1[8]:C,693
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_o2_1[8]:D,565
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_i_0_o2_1[8]:Y,565
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_7L14:A,3709
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_7L14:B,3120
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_7L14:C,9408
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_7L14:D,4101
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_11_N_7L14:Y,3120
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:CLK,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:Q,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[6]:A,2173
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[6]:B,2460
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[6]:C,3525
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[6]:D,3182
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[6]:Y,2173
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_both_43_iv_i_0[3]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_both_43_iv_i_0[3]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_both_43_iv_i_0[3]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_both_43_iv_i_0[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_both_43_iv_i_0[3]:Y,10240
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:CLK,8630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:D,10625
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:Q,8630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:A,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:B,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:C,10555
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:D,10437
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:Y,9408
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[2]:A,8213
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[2]:B,8091
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[2]:C,3800
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[2]:D,2199
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_4[2]:Y,2199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:CLK,1828
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:Q,1828
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:CLK,8303
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:D,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:Q,8303
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SLn,
GPIO_OUT_obuf[4]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[4]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:CO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:FCI,2778
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:CLK,1877
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:D,4847
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:Q,1877
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:CLK,8439
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:D,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:Q,8439
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:SLn,
SPISDO0_obuf/U0/U_IOPAD:D,
SPISDO0_obuf/U0/U_IOPAD:E,
SPISDO0_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[2]:A,11906
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[2]:B,11670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[2]:C,10644
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[2]:D,7804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync_RNO[2]:Y,7804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:B,11555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:C,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:D,11198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:S,8754
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:A,996264
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:Y,2815
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:CLK,1938
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:D,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:Q,1938
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:A,918
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:B,827
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:C,743
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:D,-562
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:Y,-562
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:SLn,
GPIO_OUT_obuf[10]/U0/U_IOENFF:A,
GPIO_OUT_obuf[10]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI03G14[1]:A,8028
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI03G14[1]:B,7653
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI03G14[1]:C,4453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI03G14[1]:Y,4453
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[3]:B,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[3]:Y,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ_0:A,9319
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ_0:B,7613
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ_0:C,7833
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ_0:D,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIH7JJ_0:Y,4676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:B,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:C,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPB,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:CLK,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:Q,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:C,4395
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:D,4351
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:Y,4351
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:CLK,8139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:D,3528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:Q,8139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:A,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:B,10701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:C,5655
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:D,7084
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:Y,5655
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:A,10567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:B,10469
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:C,7902
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:Y,7902
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:B,4818
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:C,11757
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:Y,4818
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:CLK,10160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:D,12930
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:Q,10160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:A,8146
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:B,8063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:C,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:D,7902
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:Y,6889
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_GPOUT_GPIO_OUT_i_19[9]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_GPOUT_GPIO_OUT_i_19[9]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_GPOUT_GPIO_OUT_i_19[9]:Y,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[2]:A,3677
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[2]:B,3215
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[2]:C,1864
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[2]:D,1646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_1[2]:Y,1646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:A,8434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:Y,8434
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config_0_a2:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config_0_a2:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config_0_a2:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:C,12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:IPC,12957
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:CLK,9503
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:D,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:Q,9503
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2_0:A,8984
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2_0:B,8591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2_0:C,5508
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2_0:Y,5508
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[2]:A,3519
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[2]:B,2717
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[2]:C,3316
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[2]:D,1646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[2]:Y,1646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:C,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPC,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_neg_43_iv_i_0[3]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_neg_43_iv_i_0[3]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_neg_43_iv_i_0[3]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_neg_43_iv_i_0[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_neg_43_iv_i_0[3]:Y,10240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2_2:A,4716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2_2:B,4562
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2_2:C,2396
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_4_a2_2:Y,2396
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:Y,10726
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_1:A,8111
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_1:B,7039
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_1:C,6781
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_1:Y,6781
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:B,2955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:C,3175
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPB,2955
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPC,3175
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:CLK,7250
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:Q,7250
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:CLK,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:Q,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:Y,5699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:EN,5653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[10]:A,10725
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[10]:B,10634
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[10]:C,4620
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[10]:D,4500
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_3[10]:Y,4500
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[13]:A,3731
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[13]:B,3382
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[13]:C,4582
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[13]:D,4359
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0[13]:Y,3382
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:A,11753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:Y,11753
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[14]:A,4839
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[14]:B,10804
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[14]:C,3692
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[14]:D,4698
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_2[14]:Y,3692
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_0_o2:A,9465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_0_o2:B,9367
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_0_o2:Y,9367
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[15]:A,10658
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[15]:B,10567
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[15]:C,4439
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[15]:D,4319
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_4[15]:Y,4319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:CO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:FCI,2559
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:EN,4704
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:SLn,
SPISS1_obuf/U0/U_IOOUTFF:A,
SPISS1_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:CLK,1809
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:Q,1809
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_1_a2:A,10122
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_1_a2:B,8625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_1_a2:C,7081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_1_a2:Y,7081
GPIO_OUT_obuf[7]/U0/U_IOPAD:D,
GPIO_OUT_obuf[7]/U0/U_IOPAD:E,
GPIO_OUT_obuf[7]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:B,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:C,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPB,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_1:A,10318
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_1:B,10332
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_1:C,9049
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_1:D,9073
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_1:Y,9049
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_pos_43_iv_i_0[3]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_pos_43_iv_i_0[3]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_pos_43_iv_i_0[3]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_pos_43_iv_i_0[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_pos_43_iv_i_0[3]:Y,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:CLK,915
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:EN,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:Q,915
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:C,5207
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:IPC,5207
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:B,996231
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:S,996052
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
GPIO_OUT_obuf[1]/U0/U_IOENFF:A,
GPIO_OUT_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:CLK,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:D,9609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:Q,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:SLn,
GPIO_IN_ibuf[4]/U0/U_IOINFF:A,
GPIO_IN_ibuf[4]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2_1:A,8810
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2_1:B,9410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2_1:C,8952
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2_1:D,9162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2_0_a2_1:Y,8810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:SLn,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0[5]:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0[5]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0[5]:C,8366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0[5]:D,10367
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_0_0[5]:Y,8366
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:A,996158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:Y,2866
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:C,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:Y,1695
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un417_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un417_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un417_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_1_0:A,9156
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_1_0:B,9011
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_1_0:C,7956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_1_0:D,8502
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_1_0:Y,7956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a2_1[16]:A,4428
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a2_1[16]:B,7832
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_0_a2_1[16]:Y,4428
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_11[1]:A,3698
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_11[1]:B,7138
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_11[1]:C,2315
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_11[1]:D,2943
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_11[1]:Y,2315
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2_ns[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2_ns[3]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2_ns[3]:C,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2_ns[3]:D,9220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM_i_m2_ns[3]:Y,9220
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:B,996223
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:S,996250
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:Y,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:A,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:B,8417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:C,8364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:Y,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:CLK,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:Q,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[6]:A,7431
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[6]:B,7324
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[6]:C,7078
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[6]:D,2460
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_0[6]:Y,2460
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un547_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un547_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un547_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:A,7121
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:B,9662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:C,3672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:D,5825
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:Y,3672
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:B,996166
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:S,996297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:CLK,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:Q,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:A,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:B,10570
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:Y,8226
GPIO_OUT_obuf[3]/U0/U_IOPAD:D,
GPIO_OUT_obuf[3]/U0/U_IOPAD:E,
GPIO_OUT_obuf[3]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:A,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:B,8111
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:C,8028
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:FCI,8073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:FCO,8166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:S,8028
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:B,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:C,11757
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:D,6410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:Y,5596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:CLK,10765
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:D,11407
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:EN,7118
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:Q,10765
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:CLK,10807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:Q,10807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_m2_1_1[6]:A,-656
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_m2_1_1[6]:B,-712
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_m2_1_1[6]:C,-816
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99_0_0_m2_1_1[6]:Y,-816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2:A,4195
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2:B,3215
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2:C,4068
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_0_a3_0_a2:Y,3215
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2_a2_1_a2_0:A,9014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2_a2_1_a2_0:B,8522
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2_a2_1_a2_0:C,8808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2_a2_1_a2_0:D,8732
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2_a2_1_a2_0:Y,8522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:CLK,8546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:D,10565
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:Q,8546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_209:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_209:B,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_209:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_209:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_209:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_209:FCO,995995
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:A,11699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:B,11816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:Y,11699
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:A,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:B,995938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:C,995848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:D,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCO,2559
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:A,-426
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:B,-502
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:C,-562
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:Y,-562
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[7]:A,9582
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[7]:B,10835
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[7]:C,8682
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[7]:D,8935
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_i_0_0[7]:Y,8682
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,1958
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,3166
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,1958
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,3166
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:CLK,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:Q,10854
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:CLK,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:D,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:Q,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:Y,5699
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:CLK,9328
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:D,11700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:Q,9328
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:A,11790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:B,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:D,4489
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:Y,4489
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:CLK,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:D,11753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:Q,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_p1:A,8164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_p1:B,8139
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_p1:Y,8139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:CLK,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:EN,5744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:Q,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:A,3679
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:B,3528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:C,11657
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:D,4517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:Y,3528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:C,11898
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPC,11898
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:B,996231
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:Y,2964
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:A,3241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:B,3182
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:C,3092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:D,2846
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:A,10256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:B,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCO,3081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:CLK,4992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:D,5545
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:Q,4992
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:CLK,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:D,11400
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:EN,6989
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:Q,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:CLK,-642
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:D,3683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:Q,-642
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:A,996340
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:Y,2815
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_11_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_11_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_11_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_11_i:Y,5699
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:A,6673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:C,5545
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:D,5495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:Y,5495
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_8_1[0]:A,9434
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_8_1[0]:B,5033
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_8_1[0]:C,4344
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_8_1[0]:D,1796
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_8_1[0]:Y,1796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_a2_2_i[3]:A,2087
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_a2_2_i[3]:B,1938
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_a2_2_i[3]:C,610
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_a2_2_i[3]:D,-723
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63_0_a2_2_i[3]:Y,-723
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_7_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_7_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_7_i:C,5699
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_7_i:Y,5699
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[5]:A,8409
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[5]:B,2927
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[5]:C,3068
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[5]:D,2375
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_2[5]:Y,2375
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:D,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_855_i_i:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_855_i_i:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_855_i_i:Y,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:CLK,7826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:D,9176
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:Q,7826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:CLK,8593
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:D,5830
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:Q,8593
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_a2[7]:A,1787
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_a2[7]:B,1648
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_a2[7]:C,355
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_a2[7]:D,-960
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0_a2[7]:Y,-960
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:A,11937
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:Y,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:C,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:D,3455
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:Y,3455
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:CLK,3225
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:Q,3225
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:CLK,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:D,5596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:Q,3493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_21[0]:A,3094
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_21[0]:B,2164
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_21[0]:C,2988
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_21[0]:Y,2164
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:B,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:C,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPB,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:B,4905
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:Y,4905
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,2173
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,3382
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,2173
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,3382
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:A,8336
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:Y,8336
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un23_adrcompen:A,7260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un23_adrcompen:B,6046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un23_adrcompen:C,8263
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un23_adrcompen:D,8145
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un23_adrcompen:Y,6046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:CLK,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:D,8101
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:Q,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_13[2]:A,10777
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_13[2]:B,10686
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_13[2]:C,3436
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_13[2]:D,3316
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_13[2]:Y,3316
GPIO_IN_ibuf[0]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[0]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267:B,10529
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267:C,9349
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267:D,6697
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267:Y,6697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:CLK,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:EN,5600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:Q,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_1_a2_i:A,10272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_1_a2_i:B,8765
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_1_a2_i:C,7186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_a2_1_a2_i:Y,7186
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:A,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:B,996006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:C,995916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:CLK,5917
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:EN,7204
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:Q,5917
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:CLK,7902
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:D,7003
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:Q,7902
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:CLK,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:Q,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:B,11345
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:C,11085
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPB,11345
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPC,11085
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11_1[5]:A,3617
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11_1[5]:B,3577
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11_1[5]:C,9400
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11_1[5]:D,6505
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_11_1[5]:Y,3577
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:CLK,9365
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:D,9287
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:Q,9365
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:D,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:E,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:B,9552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:C,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:Y,9552
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:A,3032
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:B,996011
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:C,995921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:D,2637
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCO,2569
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3_1:A,10672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3_1:B,10688
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3_1:C,10565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3_1:Y,10565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:CLK,751
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:Q,751
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:C,9292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:D,8176
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:Y,8176
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_7L13:A,3884
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_7L13:B,2784
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_7L13:C,7412
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_7L13:D,4114
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_7_N_7L13:Y,2784
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:A,10658
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:B,10682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:Y,10658
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_sx[4]:A,9708
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_sx[4]:B,9652
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_sx[4]:C,3680
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_sx[4]:D,3567
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_sx[4]:Y,3567
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:B,996356
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:S,996215
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:C,13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPC,13133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:D,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:A,6877
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,6877
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:CLK,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:Q,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:CLK,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:D,8863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:Q,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[5]:B,3591
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[5]:Y,3591
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:A,2932
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:B,995819
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCO,2837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:A,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:B,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:C,3058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:D,2812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCO,2778
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3[2]:A,10761
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3[2]:B,10650
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3[2]:C,10519
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3[2]:D,8152
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_o3[2]:Y,8152
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15_1[1]:A,3732
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15_1[1]:B,9656
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15_1[1]:C,2315
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15_1[1]:D,2543
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_15_1[1]:Y,2315
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:B,10957
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:C,11071
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPB,10957
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPC,11071
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:CLK,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:D,11631
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:Q,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:C,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:Y,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:CLK,10823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:D,11201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:EN,6837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:Q,10823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:SLn,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[11]:A,7714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[11]:B,7623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[11]:C,10449
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[11]:D,10291
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0[11]:Y,7623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_2:EN,
DEVRST_N,
SCL<0>,
SDA<0>,
GPIO_IN<0>,
GPIO_IN<1>,
GPIO_IN<2>,
GPIO_IN<3>,
GPIO_IN<4>,
GPIO_IN<5>,
GPIO_IN<6>,
GPIO_IN<7>,
GPIO_IN<8>,
GPIO_IN<9>,
GPIO_IN<10>,
GPIO_IN<11>,
RX,
SPISDI0,
SPISDI1,
SPI_0_CLK_F2M,
SPI_0_DI_F2M,
SPI_0_SS0_F2M,
ADC_CLK,
ADC_RST,
GPIO_OUT<0>,
GPIO_OUT<1>,
GPIO_OUT<2>,
GPIO_OUT<3>,
GPIO_OUT<4>,
GPIO_OUT<5>,
GPIO_OUT<6>,
GPIO_OUT<7>,
GPIO_OUT<8>,
GPIO_OUT<9>,
GPIO_OUT<10>,
GPIO_OUT<11>,
PWM<0>,
PWM<1>,
PWM<2>,
SPISCLK0,
SPISCLK1,
SPISDO0,
SPISDO1,
SPISS0,
SPISS1,
SPI_0_CLK_M2F,
SPI_0_DO_M2F,
SPI_0_SS0_M2F,
SPI_0_SS0_M2F_OE,
SPI_0_SS1_M2F,
SPI_0_SS2_M2F,
SPI_0_SS3_M2F,
SPI_0_SS4_M2F,
TX,
