{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 31 01:01:43 2018 " "Info: Processing started: Mon Dec 31 01:01:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[8\] " "Warning: Node \"ALU:inst19\|ZZ\[8\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[0\]_264 " "Warning: Node \"ALU:inst19\|ZZ\[0\]_264\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[3\] " "Warning: Node \"ALU:inst19\|ZZ\[3\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[0\] " "Warning: Node \"XZQ:inst2\|OUT1\[0\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[1\] " "Warning: Node \"XZQ:inst2\|OUT1\[1\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[2\] " "Warning: Node \"XZQ:inst2\|OUT1\[2\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[3\] " "Warning: Node \"XZQ:inst2\|OUT1\[3\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[4\] " "Warning: Node \"XZQ:inst2\|OUT1\[4\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[5\] " "Warning: Node \"XZQ:inst2\|OUT1\[5\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[6\] " "Warning: Node \"XZQ:inst2\|OUT1\[6\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "XZQ:inst2\|OUT1\[7\] " "Warning: Node \"XZQ:inst2\|OUT1\[7\]\" is a latch" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[1\] " "Warning: Node \"ALU:inst19\|ZZ\[1\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[0\] " "Warning: Node \"ALU:inst19\|ZZ\[0\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[2\] " "Warning: Node \"ALU:inst19\|ZZ\[2\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[7\] " "Warning: Node \"ALU:inst19\|ZZ\[7\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[6\] " "Warning: Node \"ALU:inst19\|ZZ\[6\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[5\] " "Warning: Node \"ALU:inst19\|ZZ\[5\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst19\|ZZ\[4\] " "Warning: Node \"ALU:inst19\|ZZ\[4\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst13\|MADD\[1\] " "Warning: Node \"KZQ:inst13\|MADD\[1\]\" is a latch" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KZQ:inst13\|MADD\[0\] " "Warning: Node \"KZQ:inst13\|MADD\[0\]\" is a latch" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst13\|MADD\[0\] " "Info: Detected ripple clock \"KZQ:inst13\|MADD\[0\]\" as buffer" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst13\|MADD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KZQ:inst13\|MADD\[1\] " "Info: Detected ripple clock \"KZQ:inst13\|MADD\[1\]\" as buffer" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 34 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst13\|MADD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~10 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~10\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst13\|FBUS~7 " "Info: Detected gated clock \"KZQ:inst13\|FBUS~7\" as buffer" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst13\|FBUS~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst19\|ZZ\[8\]~107 " "Info: Detected gated clock \"ALU:inst19\|ZZ\[8\]~107\" as buffer" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst19\|ZZ\[8\]~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|RSR~8 " "Info: Detected gated clock \"ZLYMQ:inst9\|RSR~8\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 7 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|RSR~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~9 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~9\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst19\|ZZ\[5\]~100 " "Info: Detected gated clock \"ALU:inst19\|ZZ\[5\]~100\" as buffer" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst19\|ZZ\[5\]~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~8 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~8\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~7 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~7\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~6 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~6\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~5 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~5\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "XZQ:inst2\|OUT1\[7\]~17 " "Info: Detected gated clock \"XZQ:inst2\|OUT1\[7\]~17\" as buffer" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "XZQ:inst2\|OUT1\[7\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|MOVC~3 " "Info: Detected gated clock \"ZLYMQ:inst9\|MOVC~3\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 7 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|MOVC~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~1 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~1\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[4\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[4\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[5\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[5\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[6\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[6\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[7\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[7\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ZLYMQ:inst9\|Equal9~2 " "Info: Detected gated clock \"ZLYMQ:inst9\|Equal9~2\" as buffer" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLYMQ:inst9\|Equal9~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[2\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[2\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[3\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[3\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst13\|FBUS~9 " "Info: Detected gated clock \"KZQ:inst13\|FBUS~9\" as buffer" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst13\|FBUS~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KZQ:inst13\|M~3 " "Info: Detected gated clock \"KZQ:inst13\|M~3\" as buffer" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KZQ:inst13\|M~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst19\|ZZ\[8\]~106 " "Info: Detected gated clock \"ALU:inst19\|ZZ\[8\]~106\" as buffer" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst19\|ZZ\[8\]~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst19\|ZZ\[8\]~108 " "Info: Detected gated clock \"ALU:inst19\|ZZ\[8\]~108\" as buffer" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst19\|ZZ\[8\]~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[1\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[1\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ZLJCQ:inst5\|Q\[0\] " "Info: Detected ripple clock \"ZLJCQ:inst5\|Q\[0\]\" as buffer" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ZLJCQ:inst5\|Q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "csq:inst12\|Q1 " "Info: Detected ripple clock \"csq:inst12\|Q1\" as buffer" {  } { { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "csq:inst12\|Q1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "csq:inst14\|Q1 " "Info: Detected ripple clock \"csq:inst14\|Q1\" as buffer" {  } { { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "csq:inst14\|Q1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst19\|ZZ\[0\]_264 memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg4 24.4 MHz 40.976 ns Internal " "Info: Clock \"clk\" has Internal fmax of 24.4 MHz between source register \"ALU:inst19\|ZZ\[0\]_264\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg4\" (period= 40.976 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.897 ns + Longest register memory " "Info: + Longest register to memory delay is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst19\|ZZ\[0\]_264 1 REG LC_X16_Y7_N6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N6; Fanout = 18; REG Node = 'ALU:inst19\|ZZ\[0\]_264'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.590 ns) 1.094 ns lpm_ram_io:inst\|datatri\[7\]~15 2 COMB LC_X16_Y7_N1 6 " "Info: 2: + IC(0.504 ns) + CELL(0.590 ns) = 1.094 ns; Loc. = LC_X16_Y7_N1; Fanout = 6; COMB Node = 'lpm_ram_io:inst\|datatri\[7\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { ALU:inst19|ZZ[0]_264 lpm_ram_io:inst|datatri[7]~15 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.447 ns) + CELL(0.356 ns) 3.897 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg4 3 MEM M4K_X13_Y7 1 " "Info: 3: + IC(2.447 ns) + CELL(0.356 ns) = 3.897 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { lpm_ram_io:inst|datatri[7]~15 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/cpu/db/altsyncram_c591.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.946 ns ( 24.28 % ) " "Info: Total cell delay = 0.946 ns ( 24.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.951 ns ( 75.72 % ) " "Info: Total interconnect delay = 2.951 ns ( 75.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { ALU:inst19|ZZ[0]_264 lpm_ram_io:inst|datatri[7]~15 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { ALU:inst19|ZZ[0]_264 {} lpm_ram_io:inst|datatri[7]~15 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 {} } { 0.000ns 0.504ns 2.447ns } { 0.000ns 0.590ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-16.498 ns - Smallest " "Info: - Smallest clock skew is -16.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg4 2 MEM M4K_X13_Y7 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y7; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a3~porta_datain_reg4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/cpu/db/altsyncram_c591.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.291 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 19.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.502 ns) + CELL(0.935 ns) 7.401 ns ZLJCQ:inst5\|Q\[5\] 3 REG LC_X16_Y9_N2 15 " "Info: 3: + IC(3.502 ns) + CELL(0.935 ns) = 7.401 ns; Loc. = LC_X16_Y9_N2; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.437 ns" { csq:inst14|Q1 ZLJCQ:inst5|Q[5] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.442 ns) 9.075 ns ZLYMQ:inst9\|Equal9~6 4 COMB LC_X16_Y9_N5 3 " "Info: 4: + IC(1.232 ns) + CELL(0.442 ns) = 9.075 ns; Loc. = LC_X16_Y9_N5; Fanout = 3; COMB Node = 'ZLYMQ:inst9\|Equal9~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 } "NODE_NAME" } } { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.292 ns) 10.571 ns KZQ:inst13\|FBUS~7 5 COMB LC_X16_Y9_N0 1 " "Info: 5: + IC(1.204 ns) + CELL(0.292 ns) = 10.571 ns; Loc. = LC_X16_Y9_N0; Fanout = 1; COMB Node = 'KZQ:inst13\|FBUS~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.442 ns) 11.450 ns KZQ:inst13\|FBUS~8 6 COMB LC_X16_Y9_N7 1 " "Info: 6: + IC(0.437 ns) + CELL(0.442 ns) = 11.450 ns; Loc. = LC_X16_Y9_N7; Fanout = 1; COMB Node = 'KZQ:inst13\|FBUS~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.442 ns) 12.568 ns KZQ:inst13\|FBUS~9 7 COMB LC_X17_Y9_N8 3 " "Info: 7: + IC(0.676 ns) + CELL(0.442 ns) = 12.568 ns; Loc. = LC_X17_Y9_N8; Fanout = 3; COMB Node = 'KZQ:inst13\|FBUS~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.114 ns) 13.933 ns ALU:inst19\|ZZ\[8\]~109 8 COMB LC_X16_Y6_N3 10 " "Info: 8: + IC(1.251 ns) + CELL(0.114 ns) = 13.933 ns; Loc. = LC_X16_Y6_N3; Fanout = 10; COMB Node = 'ALU:inst19\|ZZ\[8\]~109'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.244 ns) + CELL(0.114 ns) 19.291 ns ALU:inst19\|ZZ\[0\]_264 9 REG LC_X16_Y7_N6 18 " "Info: 9: + IC(5.244 ns) + CELL(0.114 ns) = 19.291 ns; Loc. = LC_X16_Y7_N6; Fanout = 18; REG Node = 'ALU:inst19\|ZZ\[0\]_264'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.358 ns" { ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.185 ns ( 26.88 % ) " "Info: Total cell delay = 5.185 ns ( 26.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.106 ns ( 73.12 % ) " "Info: Total interconnect delay = 14.106 ns ( 73.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.291 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.291 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ZLYMQ:inst9|Equal9~6 {} KZQ:inst13|FBUS~7 {} KZQ:inst13|FBUS~8 {} KZQ:inst13|FBUS~9 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[0]_264 {} } { 0.000ns 0.000ns 0.560ns 3.502ns 1.232ns 1.204ns 0.437ns 0.676ns 1.251ns 5.244ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.292ns 0.442ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.291 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.291 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ZLYMQ:inst9|Equal9~6 {} KZQ:inst13|FBUS~7 {} KZQ:inst13|FBUS~8 {} KZQ:inst13|FBUS~9 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[0]_264 {} } { 0.000ns 0.000ns 0.560ns 3.502ns 1.232ns 1.204ns 0.437ns 0.676ns 1.251ns 5.244ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.292ns 0.442ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_c591.tdf" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/cpu/db/altsyncram_c591.tdf" 99 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/cpu/db/altsyncram_c591.tdf" 99 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { ALU:inst19|ZZ[0]_264 lpm_ram_io:inst|datatri[7]~15 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { ALU:inst19|ZZ[0]_264 {} lpm_ram_io:inst|datatri[7]~15 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 {} } { 0.000ns 0.504ns 2.447ns } { 0.000ns 0.590ns 0.356ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a3~porta_datain_reg4 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.291 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.291 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ZLYMQ:inst9|Equal9~6 {} KZQ:inst13|FBUS~7 {} KZQ:inst13|FBUS~8 {} KZQ:inst13|FBUS~9 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[0]_264 {} } { 0.000ns 0.000ns 0.560ns 3.502ns 1.232ns 1.204ns 0.437ns 0.676ns 1.251ns 5.244ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.292ns 0.442ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "TJ:inst3\|C\[3\] ALU:inst19\|ZZ\[3\] clk 8.699 ns " "Info: Found hold time violation between source  pin or register \"TJ:inst3\|C\[3\]\" and destination pin or register \"ALU:inst19\|ZZ\[3\]\" for clock \"clk\" (Hold time is 8.699 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.229 ns + Largest " "Info: + Largest clock skew is 12.229 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.406 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 19.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.502 ns) + CELL(0.935 ns) 7.401 ns ZLJCQ:inst5\|Q\[5\] 3 REG LC_X16_Y9_N2 15 " "Info: 3: + IC(3.502 ns) + CELL(0.935 ns) = 7.401 ns; Loc. = LC_X16_Y9_N2; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.437 ns" { csq:inst14|Q1 ZLJCQ:inst5|Q[5] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.442 ns) 9.075 ns ZLYMQ:inst9\|Equal9~6 4 COMB LC_X16_Y9_N5 3 " "Info: 4: + IC(1.232 ns) + CELL(0.442 ns) = 9.075 ns; Loc. = LC_X16_Y9_N5; Fanout = 3; COMB Node = 'ZLYMQ:inst9\|Equal9~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 } "NODE_NAME" } } { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.292 ns) 10.571 ns KZQ:inst13\|FBUS~7 5 COMB LC_X16_Y9_N0 1 " "Info: 5: + IC(1.204 ns) + CELL(0.292 ns) = 10.571 ns; Loc. = LC_X16_Y9_N0; Fanout = 1; COMB Node = 'KZQ:inst13\|FBUS~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.442 ns) 11.450 ns KZQ:inst13\|FBUS~8 6 COMB LC_X16_Y9_N7 1 " "Info: 6: + IC(0.437 ns) + CELL(0.442 ns) = 11.450 ns; Loc. = LC_X16_Y9_N7; Fanout = 1; COMB Node = 'KZQ:inst13\|FBUS~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.442 ns) 12.568 ns KZQ:inst13\|FBUS~9 7 COMB LC_X17_Y9_N8 3 " "Info: 7: + IC(0.676 ns) + CELL(0.442 ns) = 12.568 ns; Loc. = LC_X17_Y9_N8; Fanout = 3; COMB Node = 'KZQ:inst13\|FBUS~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.114 ns) 13.933 ns ALU:inst19\|ZZ\[8\]~109 8 COMB LC_X16_Y6_N3 10 " "Info: 8: + IC(1.251 ns) + CELL(0.114 ns) = 13.933 ns; Loc. = LC_X16_Y6_N3; Fanout = 10; COMB Node = 'ALU:inst19\|ZZ\[8\]~109'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.181 ns) + CELL(0.292 ns) 19.406 ns ALU:inst19\|ZZ\[3\] 9 REG LC_X16_Y6_N9 3 " "Info: 9: + IC(5.181 ns) + CELL(0.292 ns) = 19.406 ns; Loc. = LC_X16_Y6_N9; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.473 ns" { ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.363 ns ( 27.64 % ) " "Info: Total cell delay = 5.363 ns ( 27.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.043 ns ( 72.36 % ) " "Info: Total interconnect delay = 14.043 ns ( 72.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.406 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.406 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ZLYMQ:inst9|Equal9~6 {} KZQ:inst13|FBUS~7 {} KZQ:inst13|FBUS~8 {} KZQ:inst13|FBUS~9 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[3] {} } { 0.000ns 0.000ns 0.560ns 3.502ns 1.232ns 1.204ns 0.437ns 0.676ns 1.251ns 5.181ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.292ns 0.442ns 0.442ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.177 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.502 ns) + CELL(0.711 ns) 7.177 ns TJ:inst3\|C\[3\] 3 REG LC_X17_Y7_N6 2 " "Info: 3: + IC(3.502 ns) + CELL(0.711 ns) = 7.177 ns; Loc. = LC_X17_Y7_N6; Fanout = 2; REG Node = 'TJ:inst3\|C\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { csq:inst14|Q1 TJ:inst3|C[3] } "NODE_NAME" } } { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 43.40 % ) " "Info: Total cell delay = 3.115 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.062 ns ( 56.60 % ) " "Info: Total interconnect delay = 4.062 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { clk csq:inst14|Q1 TJ:inst3|C[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} TJ:inst3|C[3] {} } { 0.000ns 0.000ns 0.560ns 3.502ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.406 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.406 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ZLYMQ:inst9|Equal9~6 {} KZQ:inst13|FBUS~7 {} KZQ:inst13|FBUS~8 {} KZQ:inst13|FBUS~9 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[3] {} } { 0.000ns 0.000ns 0.560ns 3.502ns 1.232ns 1.204ns 0.437ns 0.676ns 1.251ns 5.181ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.292ns 0.442ns 0.442ns 0.114ns 0.292ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { clk csq:inst14|Q1 TJ:inst3|C[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} TJ:inst3|C[3] {} } { 0.000ns 0.000ns 0.560ns 3.502ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.306 ns - Shortest register register " "Info: - Shortest register to register delay is 3.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TJ:inst3\|C\[3\] 1 REG LC_X17_Y7_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y7_N6; Fanout = 2; REG Node = 'TJ:inst3\|C\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TJ:inst3|C[3] } "NODE_NAME" } } { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns TJ:inst3\|BUSB\[3\]~28 2 COMB LC_X17_Y7_N6 12 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X17_Y7_N6; Fanout = 12; COMB Node = 'TJ:inst3\|BUSB\[3\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { TJ:inst3|C[3] TJ:inst3|BUSB[3]~28 } "NODE_NAME" } } { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.114 ns) 0.952 ns ALU:inst19\|ZZ\[3\]~104 3 COMB LC_X17_Y7_N3 1 " "Info: 3: + IC(0.460 ns) + CELL(0.114 ns) = 0.952 ns; Loc. = LC_X17_Y7_N3; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[3\]~104'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { TJ:inst3|BUSB[3]~28 ALU:inst19|ZZ[3]~104 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.590 ns) 2.770 ns ALU:inst19\|ZZ\[3\]~105 4 COMB LC_X16_Y6_N0 1 " "Info: 4: + IC(1.228 ns) + CELL(0.590 ns) = 2.770 ns; Loc. = LC_X16_Y6_N0; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[3\]~105'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { ALU:inst19|ZZ[3]~104 ALU:inst19|ZZ[3]~105 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.114 ns) 3.306 ns ALU:inst19\|ZZ\[3\] 5 REG LC_X16_Y6_N9 3 " "Info: 5: + IC(0.422 ns) + CELL(0.114 ns) = 3.306 ns; Loc. = LC_X16_Y6_N9; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { ALU:inst19|ZZ[3]~105 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.196 ns ( 36.18 % ) " "Info: Total cell delay = 1.196 ns ( 36.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 63.82 % ) " "Info: Total interconnect delay = 2.110 ns ( 63.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { TJ:inst3|C[3] TJ:inst3|BUSB[3]~28 ALU:inst19|ZZ[3]~104 ALU:inst19|ZZ[3]~105 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { TJ:inst3|C[3] {} TJ:inst3|BUSB[3]~28 {} ALU:inst19|ZZ[3]~104 {} ALU:inst19|ZZ[3]~105 {} ALU:inst19|ZZ[3] {} } { 0.000ns 0.000ns 0.460ns 1.228ns 0.422ns } { 0.000ns 0.378ns 0.114ns 0.590ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 10 -1 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.406 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.406 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ZLYMQ:inst9|Equal9~6 {} KZQ:inst13|FBUS~7 {} KZQ:inst13|FBUS~8 {} KZQ:inst13|FBUS~9 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[3] {} } { 0.000ns 0.000ns 0.560ns 3.502ns 1.232ns 1.204ns 0.437ns 0.676ns 1.251ns 5.181ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.292ns 0.442ns 0.442ns 0.114ns 0.292ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { clk csq:inst14|Q1 TJ:inst3|C[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} TJ:inst3|C[3] {} } { 0.000ns 0.000ns 0.560ns 3.502ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { TJ:inst3|C[3] TJ:inst3|BUSB[3]~28 ALU:inst19|ZZ[3]~104 ALU:inst19|ZZ[3]~105 ALU:inst19|ZZ[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.306 ns" { TJ:inst3|C[3] {} TJ:inst3|BUSB[3]~28 {} ALU:inst19|ZZ[3]~104 {} ALU:inst19|ZZ[3]~105 {} ALU:inst19|ZZ[3] {} } { 0.000ns 0.000ns 0.460ns 1.228ns 0.422ns } { 0.000ns 0.378ns 0.114ns 0.590ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ALU:inst19\|ZZ\[6\] IN0\[6\] clk -2.464 ns register " "Info: tsu for register \"ALU:inst19\|ZZ\[6\]\" (data pin = \"IN0\[6\]\", clock pin = \"clk\") is -2.464 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.090 ns + Longest pin register " "Info: + Longest pin to register delay is 12.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN0\[6\] 1 PIN PIN_103 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_103; Fanout = 1; PIN Node = 'IN0\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN0[6] } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 264 216 384 280 "IN0\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.064 ns) + CELL(0.590 ns) 8.123 ns ALU:inst19\|ZZ\[6\]~137 2 COMB LC_X17_Y8_N7 1 " "Info: 2: + IC(6.064 ns) + CELL(0.590 ns) = 8.123 ns; Loc. = LC_X17_Y8_N7; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[6\]~137'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.654 ns" { IN0[6] ALU:inst19|ZZ[6]~137 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.590 ns) 9.134 ns ALU:inst19\|ZZ\[6\]~138 3 COMB LC_X17_Y8_N6 1 " "Info: 3: + IC(0.421 ns) + CELL(0.590 ns) = 9.134 ns; Loc. = LC_X17_Y8_N6; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[6\]~138'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { ALU:inst19|ZZ[6]~137 ALU:inst19|ZZ[6]~138 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.590 ns) 10.154 ns ALU:inst19\|ZZ\[6\]~139 4 COMB LC_X17_Y8_N9 1 " "Info: 4: + IC(0.430 ns) + CELL(0.590 ns) = 10.154 ns; Loc. = LC_X17_Y8_N9; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[6\]~139'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { ALU:inst19|ZZ[6]~138 ALU:inst19|ZZ[6]~139 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.292 ns) 12.090 ns ALU:inst19\|ZZ\[6\] 5 REG LC_X15_Y7_N1 3 " "Info: 5: + IC(1.644 ns) + CELL(0.292 ns) = 12.090 ns; Loc. = LC_X15_Y7_N1; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { ALU:inst19|ZZ[6]~139 ALU:inst19|ZZ[6] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.531 ns ( 29.21 % ) " "Info: Total cell delay = 3.531 ns ( 29.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.559 ns ( 70.79 % ) " "Info: Total interconnect delay = 8.559 ns ( 70.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.090 ns" { IN0[6] ALU:inst19|ZZ[6]~137 ALU:inst19|ZZ[6]~138 ALU:inst19|ZZ[6]~139 ALU:inst19|ZZ[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.090 ns" { IN0[6] {} IN0[6]~out0 {} ALU:inst19|ZZ[6]~137 {} ALU:inst19|ZZ[6]~138 {} ALU:inst19|ZZ[6]~139 {} ALU:inst19|ZZ[6] {} } { 0.000ns 0.000ns 6.064ns 0.421ns 0.430ns 1.644ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.590ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.146 ns + " "Info: + Micro setup delay of destination is 1.146 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 15.700 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 15.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.502 ns) + CELL(0.935 ns) 7.401 ns ZLJCQ:inst5\|Q\[5\] 3 REG LC_X16_Y9_N2 15 " "Info: 3: + IC(3.502 ns) + CELL(0.935 ns) = 7.401 ns; Loc. = LC_X16_Y9_N2; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.437 ns" { csq:inst14|Q1 ZLJCQ:inst5|Q[5] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.442 ns) 8.724 ns ALU:inst19\|ZZ\[8\]~106 4 COMB LC_X17_Y9_N0 1 " "Info: 4: + IC(0.881 ns) + CELL(0.442 ns) = 8.724 ns; Loc. = LC_X17_Y9_N0; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[8\]~106'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { ZLJCQ:inst5|Q[5] ALU:inst19|ZZ[8]~106 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.442 ns) 10.373 ns ALU:inst19\|ZZ\[8\]~109 5 COMB LC_X16_Y6_N3 10 " "Info: 5: + IC(1.207 ns) + CELL(0.442 ns) = 10.373 ns; Loc. = LC_X16_Y6_N3; Fanout = 10; COMB Node = 'ALU:inst19\|ZZ\[8\]~109'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { ALU:inst19|ZZ[8]~106 ALU:inst19|ZZ[8]~109 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.213 ns) + CELL(0.114 ns) 15.700 ns ALU:inst19\|ZZ\[6\] 6 REG LC_X15_Y7_N1 3 " "Info: 6: + IC(5.213 ns) + CELL(0.114 ns) = 15.700 ns; Loc. = LC_X15_Y7_N1; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.327 ns" { ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[6] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.337 ns ( 27.62 % ) " "Info: Total cell delay = 4.337 ns ( 27.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.363 ns ( 72.38 % ) " "Info: Total interconnect delay = 11.363 ns ( 72.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ALU:inst19|ZZ[8]~106 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ALU:inst19|ZZ[8]~106 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[6] {} } { 0.000ns 0.000ns 0.560ns 3.502ns 0.881ns 1.207ns 5.213ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.090 ns" { IN0[6] ALU:inst19|ZZ[6]~137 ALU:inst19|ZZ[6]~138 ALU:inst19|ZZ[6]~139 ALU:inst19|ZZ[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.090 ns" { IN0[6] {} IN0[6]~out0 {} ALU:inst19|ZZ[6]~137 {} ALU:inst19|ZZ[6]~138 {} ALU:inst19|ZZ[6]~139 {} ALU:inst19|ZZ[6] {} } { 0.000ns 0.000ns 6.064ns 0.421ns 0.430ns 1.644ns } { 0.000ns 1.469ns 0.590ns 0.590ns 0.590ns 0.292ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.700 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ALU:inst19|ZZ[8]~106 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.700 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ALU:inst19|ZZ[8]~106 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[6] {} } { 0.000ns 0.000ns 0.560ns 3.502ns 0.881ns 1.207ns 5.213ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.442ns 0.114ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk BUS\[4\] ALU:inst19\|ZZ\[0\]_264 26.854 ns register " "Info: tco from clock \"clk\" to destination pin \"BUS\[4\]\" through register \"ALU:inst19\|ZZ\[0\]_264\" is 26.854 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.291 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 19.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.502 ns) + CELL(0.935 ns) 7.401 ns ZLJCQ:inst5\|Q\[5\] 3 REG LC_X16_Y9_N2 15 " "Info: 3: + IC(3.502 ns) + CELL(0.935 ns) = 7.401 ns; Loc. = LC_X16_Y9_N2; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.437 ns" { csq:inst14|Q1 ZLJCQ:inst5|Q[5] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.442 ns) 9.075 ns ZLYMQ:inst9\|Equal9~6 4 COMB LC_X16_Y9_N5 3 " "Info: 4: + IC(1.232 ns) + CELL(0.442 ns) = 9.075 ns; Loc. = LC_X16_Y9_N5; Fanout = 3; COMB Node = 'ZLYMQ:inst9\|Equal9~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 } "NODE_NAME" } } { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.292 ns) 10.571 ns KZQ:inst13\|FBUS~7 5 COMB LC_X16_Y9_N0 1 " "Info: 5: + IC(1.204 ns) + CELL(0.292 ns) = 10.571 ns; Loc. = LC_X16_Y9_N0; Fanout = 1; COMB Node = 'KZQ:inst13\|FBUS~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.442 ns) 11.450 ns KZQ:inst13\|FBUS~8 6 COMB LC_X16_Y9_N7 1 " "Info: 6: + IC(0.437 ns) + CELL(0.442 ns) = 11.450 ns; Loc. = LC_X16_Y9_N7; Fanout = 1; COMB Node = 'KZQ:inst13\|FBUS~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.442 ns) 12.568 ns KZQ:inst13\|FBUS~9 7 COMB LC_X17_Y9_N8 3 " "Info: 7: + IC(0.676 ns) + CELL(0.442 ns) = 12.568 ns; Loc. = LC_X17_Y9_N8; Fanout = 3; COMB Node = 'KZQ:inst13\|FBUS~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.114 ns) 13.933 ns ALU:inst19\|ZZ\[8\]~109 8 COMB LC_X16_Y6_N3 10 " "Info: 8: + IC(1.251 ns) + CELL(0.114 ns) = 13.933 ns; Loc. = LC_X16_Y6_N3; Fanout = 10; COMB Node = 'ALU:inst19\|ZZ\[8\]~109'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.244 ns) + CELL(0.114 ns) 19.291 ns ALU:inst19\|ZZ\[0\]_264 9 REG LC_X16_Y7_N6 18 " "Info: 9: + IC(5.244 ns) + CELL(0.114 ns) = 19.291 ns; Loc. = LC_X16_Y7_N6; Fanout = 18; REG Node = 'ALU:inst19\|ZZ\[0\]_264'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.358 ns" { ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.185 ns ( 26.88 % ) " "Info: Total cell delay = 5.185 ns ( 26.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.106 ns ( 73.12 % ) " "Info: Total interconnect delay = 14.106 ns ( 73.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.291 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.291 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ZLYMQ:inst9|Equal9~6 {} KZQ:inst13|FBUS~7 {} KZQ:inst13|FBUS~8 {} KZQ:inst13|FBUS~9 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[0]_264 {} } { 0.000ns 0.000ns 0.560ns 3.502ns 1.232ns 1.204ns 0.437ns 0.676ns 1.251ns 5.244ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.292ns 0.442ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.563 ns + Longest register pin " "Info: + Longest register to pin delay is 7.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst19\|ZZ\[0\]_264 1 REG LC_X16_Y7_N6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N6; Fanout = 18; REG Node = 'ALU:inst19\|ZZ\[0\]_264'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.590 ns) 1.887 ns lpm_ram_io:inst\|datatri\[4\]~19 2 COMB LC_X12_Y7_N0 6 " "Info: 2: + IC(1.297 ns) + CELL(0.590 ns) = 1.887 ns; Loc. = LC_X12_Y7_N0; Fanout = 6; COMB Node = 'lpm_ram_io:inst\|datatri\[4\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { ALU:inst19|ZZ[0]_264 lpm_ram_io:inst|datatri[4]~19 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.552 ns) + CELL(2.124 ns) 7.563 ns BUS\[4\] 3 PIN PIN_83 0 " "Info: 3: + IC(3.552 ns) + CELL(2.124 ns) = 7.563 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'BUS\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.676 ns" { lpm_ram_io:inst|datatri[4]~19 BUS[4] } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 64 744 920 80 "BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.714 ns ( 35.89 % ) " "Info: Total cell delay = 2.714 ns ( 35.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.849 ns ( 64.11 % ) " "Info: Total interconnect delay = 4.849 ns ( 64.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.563 ns" { ALU:inst19|ZZ[0]_264 lpm_ram_io:inst|datatri[4]~19 BUS[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.563 ns" { ALU:inst19|ZZ[0]_264 {} lpm_ram_io:inst|datatri[4]~19 {} BUS[4] {} } { 0.000ns 1.297ns 3.552ns } { 0.000ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.291 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[0]_264 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.291 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ZLYMQ:inst9|Equal9~6 {} KZQ:inst13|FBUS~7 {} KZQ:inst13|FBUS~8 {} KZQ:inst13|FBUS~9 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[0]_264 {} } { 0.000ns 0.000ns 0.560ns 3.502ns 1.232ns 1.204ns 0.437ns 0.676ns 1.251ns 5.244ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.292ns 0.442ns 0.442ns 0.114ns 0.114ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.563 ns" { ALU:inst19|ZZ[0]_264 lpm_ram_io:inst|datatri[4]~19 BUS[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.563 ns" { ALU:inst19|ZZ[0]_264 {} lpm_ram_io:inst|datatri[4]~19 {} BUS[4] {} } { 0.000ns 1.297ns 3.552ns } { 0.000ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALU:inst19\|ZZ\[7\] IN0\[7\] clk 8.813 ns register " "Info: th for register \"ALU:inst19\|ZZ\[7\]\" (data pin = \"IN0\[7\]\", clock pin = \"clk\") is 8.813 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.294 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 19.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 26 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -48 -8 160 -32 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns csq:inst14\|Q1 2 REG LC_X8_Y6_N0 45 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N0; Fanout = 45; REG Node = 'csq:inst14\|Q1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk csq:inst14|Q1 } "NODE_NAME" } } { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.502 ns) + CELL(0.935 ns) 7.401 ns ZLJCQ:inst5\|Q\[5\] 3 REG LC_X16_Y9_N2 15 " "Info: 3: + IC(3.502 ns) + CELL(0.935 ns) = 7.401 ns; Loc. = LC_X16_Y9_N2; Fanout = 15; REG Node = 'ZLJCQ:inst5\|Q\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.437 ns" { csq:inst14|Q1 ZLJCQ:inst5|Q[5] } "NODE_NAME" } } { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.442 ns) 9.075 ns ZLYMQ:inst9\|Equal9~6 4 COMB LC_X16_Y9_N5 3 " "Info: 4: + IC(1.232 ns) + CELL(0.442 ns) = 9.075 ns; Loc. = LC_X16_Y9_N5; Fanout = 3; COMB Node = 'ZLYMQ:inst9\|Equal9~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 } "NODE_NAME" } } { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.292 ns) 10.571 ns KZQ:inst13\|FBUS~7 5 COMB LC_X16_Y9_N0 1 " "Info: 5: + IC(1.204 ns) + CELL(0.292 ns) = 10.571 ns; Loc. = LC_X16_Y9_N0; Fanout = 1; COMB Node = 'KZQ:inst13\|FBUS~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.442 ns) 11.450 ns KZQ:inst13\|FBUS~8 6 COMB LC_X16_Y9_N7 1 " "Info: 6: + IC(0.437 ns) + CELL(0.442 ns) = 11.450 ns; Loc. = LC_X16_Y9_N7; Fanout = 1; COMB Node = 'KZQ:inst13\|FBUS~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.442 ns) 12.568 ns KZQ:inst13\|FBUS~9 7 COMB LC_X17_Y9_N8 3 " "Info: 7: + IC(0.676 ns) + CELL(0.442 ns) = 12.568 ns; Loc. = LC_X17_Y9_N8; Fanout = 3; COMB Node = 'KZQ:inst13\|FBUS~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 } "NODE_NAME" } } { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.114 ns) 13.933 ns ALU:inst19\|ZZ\[8\]~109 8 COMB LC_X16_Y6_N3 10 " "Info: 8: + IC(1.251 ns) + CELL(0.114 ns) = 13.933 ns; Loc. = LC_X16_Y6_N3; Fanout = 10; COMB Node = 'ALU:inst19\|ZZ\[8\]~109'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.247 ns) + CELL(0.114 ns) 19.294 ns ALU:inst19\|ZZ\[7\] 9 REG LC_X16_Y7_N0 3 " "Info: 9: + IC(5.247 ns) + CELL(0.114 ns) = 19.294 ns; Loc. = LC_X16_Y7_N0; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[7] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.185 ns ( 26.87 % ) " "Info: Total cell delay = 5.185 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.109 ns ( 73.13 % ) " "Info: Total interconnect delay = 14.109 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.294 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.294 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ZLYMQ:inst9|Equal9~6 {} KZQ:inst13|FBUS~7 {} KZQ:inst13|FBUS~8 {} KZQ:inst13|FBUS~9 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[7] {} } { 0.000ns 0.000ns 0.560ns 3.502ns 1.232ns 1.204ns 0.437ns 0.676ns 1.251ns 5.247ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.292ns 0.442ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.481 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN0\[7\] 1 PIN PIN_104 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_104; Fanout = 1; PIN Node = 'IN0\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN0[7] } "NODE_NAME" } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 264 216 384 280 "IN0\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.746 ns) + CELL(0.114 ns) 7.329 ns ALU:inst19\|ZZ\[7\]~131 2 COMB LC_X18_Y10_N6 1 " "Info: 2: + IC(5.746 ns) + CELL(0.114 ns) = 7.329 ns; Loc. = LC_X18_Y10_N6; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[7\]~131'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.860 ns" { IN0[7] ALU:inst19|ZZ[7]~131 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.625 ns ALU:inst19\|ZZ\[7\]~132 3 COMB LC_X18_Y10_N7 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 7.625 ns; Loc. = LC_X18_Y10_N7; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[7\]~132'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst19|ZZ[7]~131 ALU:inst19|ZZ[7]~132 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 8.355 ns ALU:inst19\|ZZ\[7\]~133 4 COMB LC_X18_Y10_N2 1 " "Info: 4: + IC(0.438 ns) + CELL(0.292 ns) = 8.355 ns; Loc. = LC_X18_Y10_N2; Fanout = 1; COMB Node = 'ALU:inst19\|ZZ\[7\]~133'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { ALU:inst19|ZZ[7]~132 ALU:inst19|ZZ[7]~133 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.590 ns) 10.481 ns ALU:inst19\|ZZ\[7\] 5 REG LC_X16_Y7_N0 3 " "Info: 5: + IC(1.536 ns) + CELL(0.590 ns) = 10.481 ns; Loc. = LC_X16_Y7_N0; Fanout = 3; REG Node = 'ALU:inst19\|ZZ\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.126 ns" { ALU:inst19|ZZ[7]~133 ALU:inst19|ZZ[7] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.579 ns ( 24.61 % ) " "Info: Total cell delay = 2.579 ns ( 24.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.902 ns ( 75.39 % ) " "Info: Total interconnect delay = 7.902 ns ( 75.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.481 ns" { IN0[7] ALU:inst19|ZZ[7]~131 ALU:inst19|ZZ[7]~132 ALU:inst19|ZZ[7]~133 ALU:inst19|ZZ[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.481 ns" { IN0[7] {} IN0[7]~out0 {} ALU:inst19|ZZ[7]~131 {} ALU:inst19|ZZ[7]~132 {} ALU:inst19|ZZ[7]~133 {} ALU:inst19|ZZ[7] {} } { 0.000ns 0.000ns 5.746ns 0.182ns 0.438ns 1.536ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.292ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.294 ns" { clk csq:inst14|Q1 ZLJCQ:inst5|Q[5] ZLYMQ:inst9|Equal9~6 KZQ:inst13|FBUS~7 KZQ:inst13|FBUS~8 KZQ:inst13|FBUS~9 ALU:inst19|ZZ[8]~109 ALU:inst19|ZZ[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.294 ns" { clk {} clk~out0 {} csq:inst14|Q1 {} ZLJCQ:inst5|Q[5] {} ZLYMQ:inst9|Equal9~6 {} KZQ:inst13|FBUS~7 {} KZQ:inst13|FBUS~8 {} KZQ:inst13|FBUS~9 {} ALU:inst19|ZZ[8]~109 {} ALU:inst19|ZZ[7] {} } { 0.000ns 0.000ns 0.560ns 3.502ns 1.232ns 1.204ns 0.437ns 0.676ns 1.251ns 5.247ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.442ns 0.292ns 0.442ns 0.442ns 0.114ns 0.114ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.481 ns" { IN0[7] ALU:inst19|ZZ[7]~131 ALU:inst19|ZZ[7]~132 ALU:inst19|ZZ[7]~133 ALU:inst19|ZZ[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.481 ns" { IN0[7] {} IN0[7]~out0 {} ALU:inst19|ZZ[7]~131 {} ALU:inst19|ZZ[7]~132 {} ALU:inst19|ZZ[7]~133 {} ALU:inst19|ZZ[7] {} } { 0.000ns 0.000ns 5.746ns 0.182ns 0.438ns 1.536ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.292ns 0.590ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 31 01:01:45 2018 " "Info: Processing ended: Mon Dec 31 01:01:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
