// Seed: 2220984780
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd59
) (
    output tri1 id_0,
    output wand id_1,
    input  wor  _id_2
);
  id_4 :
  assert property (@(~-1 or -1) id_4)
  else;
  logic [id_2 : ~  1  ?  id_2 : ~  1] id_5 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd50
) (
    output supply1 id_0,
    input wand _id_1
);
  parameter id_3 = 1;
  wire [id_1 : ""] id_4;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
