Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2878
design__instance__area,25565.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,27
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00122452259529382
power__switching__total,0.00042800820665434003
power__leakage__total,2.594913794951026E-8
power__total,0.0016525568207725883
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2871335750436956
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.28733691239640646
timing__hold__ws__corner:nom_tt_025C_1v80,0.31295855681660856
timing__setup__ws__corner:nom_tt_025C_1v80,13.406200973243735
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312959
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.961349
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,34
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,27
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3015434376436004
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3017371715668767
timing__hold__ws__corner:nom_ss_100C_1v60,0.8725411751200346
timing__setup__ws__corner:nom_ss_100C_1v60,8.336418014079626
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.872541
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,8.336418
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,27
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.27855812889223386
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2787645748695016
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11465129170566787
timing__setup__ws__corner:nom_ff_n40C_1v95,14.31208347900385
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114651
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.769352
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,67
design__max_fanout_violation__count,27
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27733871539864946
clock__skew__worst_setup,0.27750752481431795
timing__hold__ws,0.11192774801578159
timing__setup__ws,8.073328900582744
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111928
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.073329
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2878
design__instance__area__stdcell,25565.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.746329
design__instance__utilization__stdcell,0.746329
design__instance__count__class:buffer,2
design__instance__count__class:inverter,46
design__instance__count__class:sequential_cell,381
design__instance__count__class:multi_input_combinational_cell,1547
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1617
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,60374.2
design__violations,0
design__instance__count__class:timing_repair_buffer,375
design__instance__count__class:clock_buffer,42
design__instance__count__class:clock_inverter,20
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,198
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,9
design__instance__count__class:antenna_cell,9
route__net,2405
route__net__special,2
route__drc_errors__iter:1,1864
route__wirelength__iter:1,77225
route__drc_errors__iter:2,1161
route__wirelength__iter:2,76021
route__drc_errors__iter:3,973
route__wirelength__iter:3,75717
route__drc_errors__iter:4,198
route__wirelength__iter:4,75464
route__drc_errors__iter:5,35
route__wirelength__iter:5,75455
route__drc_errors__iter:6,0
route__wirelength__iter:6,75482
route__drc_errors,0
route__wirelength,75482
route__vias,19682
route__vias__singlecut,19682
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,401.69
timing__unannotated_net__count__corner:nom_tt_025C_1v80,59
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,59
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,59
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,27
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.28573186292431196
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.28589773024888204
timing__hold__ws__corner:min_tt_025C_1v80,0.3094062871265529
timing__setup__ws__corner:min_tt_025C_1v80,13.457921380442466
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309406
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,14.117366
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,59
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,34
design__max_fanout_violation__count__corner:min_ss_100C_1v60,27
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.299723893077082
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.29988132270642626
timing__hold__ws__corner:min_ss_100C_1v60,0.8653061845308403
timing__setup__ws__corner:min_ss_100C_1v60,8.580611131162973
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.865306
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,8.580611
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,59
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,27
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.27733871539864946
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.27750752481431795
timing__hold__ws__corner:min_ff_n40C_1v95,0.11192774801578159
timing__setup__ws__corner:min_ff_n40C_1v95,14.343763915952119
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111928
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.789356
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,59
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,27
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.28844685789666685
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.28867778429231994
timing__hold__ws__corner:max_tt_025C_1v80,0.3157970641039462
timing__setup__ws__corner:max_tt_025C_1v80,13.349318472923713
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.315797
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,13.799659
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,59
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,67
design__max_fanout_violation__count__corner:max_ss_100C_1v60,27
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.30316325308234005
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3033850756489337
timing__hold__ws__corner:max_ss_100C_1v60,0.8814085266685014
timing__setup__ws__corner:max_ss_100C_1v60,8.073328900582744
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.881409
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,8.073329
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,59
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,27
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2800369737584348
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.28003886113763005
timing__hold__ws__corner:max_ff_n40C_1v95,0.11831447267902041
timing__setup__ws__corner:max_ff_n40C_1v95,14.27593905719192
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118314
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.749170
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,59
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,59
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000622368
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000718818
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000135137
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000718818
design_powergrid__voltage__worst,0.0000718818
design_powergrid__voltage__worst__net:VPWR,1.79994
design_powergrid__drop__worst,0.0000718818
design_powergrid__drop__worst__net:VPWR,0.0000622368
design_powergrid__voltage__worst__net:VGND,0.0000718818
design_powergrid__drop__worst__net:VGND,0.0000718818
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001410000000000000052661867921965921368609997443854808807373046875
ir__drop__worst,0.000062199999999999994008959003366499018738977611064910888671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
