<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>libcox/xhw_pwm.h File Reference</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_89c3d25e772b6d2dad54d628300edb58.html">libcox</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xhw_pwm.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros used when accessing the PWM hardware.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="xhw__types_8h_source.html">xhw_types.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__ints_8h_source.html">xhw_ints.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xcore_8h_source.html">xcore.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__memmap_8h_source.html">xhw_memmap.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__nvic_8h_source.html">xhw_nvic.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xhw__sysctl_8h_source.html">xhw_sysctl.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xdebug_8h_source.html">xdebug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>&quot;</code><br/>
</div>
<p><a href="xhw__pwm_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8af52eb7a79ac4c9f8f188574d3a5562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga8af52eb7a79ac4c9f8f188574d3a5562">PWM_IR</a>&#160;&#160;&#160;((unsigned long) 0x00000000)</td></tr>
<tr class="separator:ga8af52eb7a79ac4c9f8f188574d3a5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dec03836948c7b0889594c1ef7414d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga48dec03836948c7b0889594c1ef7414d">PWM_TCR</a>&#160;&#160;&#160;((unsigned long) 0x00000004)</td></tr>
<tr class="separator:ga48dec03836948c7b0889594c1ef7414d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a39fb559342701458c1428d04bae00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gad9a39fb559342701458c1428d04bae00">PWM_TC</a>&#160;&#160;&#160;((unsigned long) 0x00000008)</td></tr>
<tr class="separator:gad9a39fb559342701458c1428d04bae00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec8e6666504287fd135fe7f0f6c43cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga7ec8e6666504287fd135fe7f0f6c43cf">PWM_PR</a>&#160;&#160;&#160;((unsigned long) 0x0000000C)</td></tr>
<tr class="separator:ga7ec8e6666504287fd135fe7f0f6c43cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58beac55076070d615486672643b5d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga58beac55076070d615486672643b5d8c">PWM_PC</a>&#160;&#160;&#160;((unsigned long) 0x00000010)</td></tr>
<tr class="separator:ga58beac55076070d615486672643b5d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8453136ef545044c5dbf6cdea4c68c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gad8453136ef545044c5dbf6cdea4c68c8">PWM_MCR</a>&#160;&#160;&#160;((unsigned long) 0x00000014)</td></tr>
<tr class="separator:gad8453136ef545044c5dbf6cdea4c68c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d4163eeb676513f51da0bb715f9e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga34d4163eeb676513f51da0bb715f9e6f">PWM_MR0</a>&#160;&#160;&#160;((unsigned long) 0x00000018)</td></tr>
<tr class="separator:ga34d4163eeb676513f51da0bb715f9e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae076614dc1e98138c4812d3c5a48dfdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gae076614dc1e98138c4812d3c5a48dfdd">PWM_MR1</a>&#160;&#160;&#160;((unsigned long) 0x0000001C)</td></tr>
<tr class="separator:gae076614dc1e98138c4812d3c5a48dfdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866fb17eecbdd4eba7aca8ee0d0bf790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga866fb17eecbdd4eba7aca8ee0d0bf790">PWM_MR2</a>&#160;&#160;&#160;((unsigned long) 0x00000020)</td></tr>
<tr class="separator:ga866fb17eecbdd4eba7aca8ee0d0bf790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe00ea0d07b667ee8cff4491cb877031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gabe00ea0d07b667ee8cff4491cb877031">PWM_MR3</a>&#160;&#160;&#160;((unsigned long) 0x00000024)</td></tr>
<tr class="separator:gabe00ea0d07b667ee8cff4491cb877031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537e06b92cf143080e1632a417391a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga537e06b92cf143080e1632a417391a61">PWM_CCR</a>&#160;&#160;&#160;((unsigned long) 0x00000028)</td></tr>
<tr class="separator:ga537e06b92cf143080e1632a417391a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc4cab14ad67156f46c49ee4a4c3099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga2dc4cab14ad67156f46c49ee4a4c3099">PWM_CR0</a>&#160;&#160;&#160;((unsigned long) 0x0000002C)</td></tr>
<tr class="separator:ga2dc4cab14ad67156f46c49ee4a4c3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951badb079fd7bd6c2f0556a268efe93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga951badb079fd7bd6c2f0556a268efe93">PWM_CR1</a>&#160;&#160;&#160;((unsigned long) 0x00000030)</td></tr>
<tr class="memdesc:ga951badb079fd7bd6c2f0556a268efe93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture Register 1.  <a href="group___l_p_c17xx___p_w_m___register___offsets.html#ga951badb079fd7bd6c2f0556a268efe93">More...</a><br/></td></tr>
<tr class="separator:ga951badb079fd7bd6c2f0556a268efe93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402eae5ca3d19d84548f0198920d34ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga402eae5ca3d19d84548f0198920d34ea">PWM_CR2</a>&#160;&#160;&#160;((unsigned long) 0x00000034)</td></tr>
<tr class="memdesc:ga402eae5ca3d19d84548f0198920d34ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture Register 2.  <a href="group___l_p_c17xx___p_w_m___register___offsets.html#ga402eae5ca3d19d84548f0198920d34ea">More...</a><br/></td></tr>
<tr class="separator:ga402eae5ca3d19d84548f0198920d34ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd4942b7b2a3f137de7e678a5964cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gaebd4942b7b2a3f137de7e678a5964cb8">PWM_CR3</a>&#160;&#160;&#160;((unsigned long) 0x00000038)</td></tr>
<tr class="memdesc:gaebd4942b7b2a3f137de7e678a5964cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture Register 3.  <a href="group___l_p_c17xx___p_w_m___register___offsets.html#gaebd4942b7b2a3f137de7e678a5964cb8">More...</a><br/></td></tr>
<tr class="separator:gaebd4942b7b2a3f137de7e678a5964cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab708dc28c24ba92c98e3c7d29e2a699b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gab708dc28c24ba92c98e3c7d29e2a699b">PWM_MR4</a>&#160;&#160;&#160;((unsigned long) 0x00000040)</td></tr>
<tr class="separator:gab708dc28c24ba92c98e3c7d29e2a699b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2c2fab2b7c66bf8ffdb0bbc676d780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga8e2c2fab2b7c66bf8ffdb0bbc676d780">PWM_MR5</a>&#160;&#160;&#160;((unsigned long) 0x00000044)</td></tr>
<tr class="separator:ga8e2c2fab2b7c66bf8ffdb0bbc676d780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4e09dd7bded5696e195e0db8335d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga5d4e09dd7bded5696e195e0db8335d86">PWM_MR6</a>&#160;&#160;&#160;((unsigned long) 0x00000048)</td></tr>
<tr class="separator:ga5d4e09dd7bded5696e195e0db8335d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7329dc17aa1a6ac595ada8b10da4952a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga7329dc17aa1a6ac595ada8b10da4952a">PWM_PCR</a>&#160;&#160;&#160;((unsigned long) 0x0000004C)</td></tr>
<tr class="separator:ga7329dc17aa1a6ac595ada8b10da4952a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21dc47150b31957dba9f641ecb40df95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#ga21dc47150b31957dba9f641ecb40df95">PWM_LER</a>&#160;&#160;&#160;((unsigned long) 0x00000050)</td></tr>
<tr class="separator:ga21dc47150b31957dba9f641ecb40df95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7162ead5919b2b4d1b38a51e5b756c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___offsets.html#gae7162ead5919b2b4d1b38a51e5b756c9">PWM_CTCR</a>&#160;&#160;&#160;((unsigned long) 0x00000070)</td></tr>
<tr class="separator:gae7162ead5919b2b4d1b38a51e5b756c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5ab8fdb5046ebbdef573bc29c93df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___i_r.html#ga8d5ab8fdb5046ebbdef573bc29c93df1">IR_MR_0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga8d5ab8fdb5046ebbdef573bc29c93df1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Match interrupt channel 0.  <a href="group___l_p_c17xx___p_w_m___register___i_r.html#ga8d5ab8fdb5046ebbdef573bc29c93df1">More...</a><br/></td></tr>
<tr class="separator:ga8d5ab8fdb5046ebbdef573bc29c93df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253b1d8182023edf13a171db1bd16533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___i_r.html#ga253b1d8182023edf13a171db1bd16533">IR_MR_1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga253b1d8182023edf13a171db1bd16533"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Match interrupt channel 1.  <a href="group___l_p_c17xx___p_w_m___register___i_r.html#ga253b1d8182023edf13a171db1bd16533">More...</a><br/></td></tr>
<tr class="separator:ga253b1d8182023edf13a171db1bd16533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcaac363bdb45ff7aec6ccabd1bf8914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___i_r.html#gadcaac363bdb45ff7aec6ccabd1bf8914">IR_MR_2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gadcaac363bdb45ff7aec6ccabd1bf8914"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Match interrupt channel 2.  <a href="group___l_p_c17xx___p_w_m___register___i_r.html#gadcaac363bdb45ff7aec6ccabd1bf8914">More...</a><br/></td></tr>
<tr class="separator:gadcaac363bdb45ff7aec6ccabd1bf8914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf009527caa0452cce1fde9915058f51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___i_r.html#gaf009527caa0452cce1fde9915058f51c">IR_MR_3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gaf009527caa0452cce1fde9915058f51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Match interrupt channel 3.  <a href="group___l_p_c17xx___p_w_m___register___i_r.html#gaf009527caa0452cce1fde9915058f51c">More...</a><br/></td></tr>
<tr class="separator:gaf009527caa0452cce1fde9915058f51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a520d7d651d680547a2b74f8541886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___i_r.html#ga58a520d7d651d680547a2b74f8541886">IR_CAP0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga58a520d7d651d680547a2b74f8541886"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Capture input interrupt 0.  <a href="group___l_p_c17xx___p_w_m___register___i_r.html#ga58a520d7d651d680547a2b74f8541886">More...</a><br/></td></tr>
<tr class="separator:ga58a520d7d651d680547a2b74f8541886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa058d4abf20695999a23b14b6439c4bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___i_r.html#gaa058d4abf20695999a23b14b6439c4bf">IR_CAP1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gaa058d4abf20695999a23b14b6439c4bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Capture input interrupt 1.  <a href="group___l_p_c17xx___p_w_m___register___i_r.html#gaa058d4abf20695999a23b14b6439c4bf">More...</a><br/></td></tr>
<tr class="separator:gaa058d4abf20695999a23b14b6439c4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d97ebc7dfd91bbba4993371592ad7e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___i_r.html#ga8d97ebc7dfd91bbba4993371592ad7e7">IR_MR_4</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga8d97ebc7dfd91bbba4993371592ad7e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Match interrupt channel 4.  <a href="group___l_p_c17xx___p_w_m___register___i_r.html#ga8d97ebc7dfd91bbba4993371592ad7e7">More...</a><br/></td></tr>
<tr class="separator:ga8d97ebc7dfd91bbba4993371592ad7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da2ae75b5232f4bdb35fe96465610b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___i_r.html#ga1da2ae75b5232f4bdb35fe96465610b5">IR_MR_5</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:ga1da2ae75b5232f4bdb35fe96465610b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Match interrupt channel 5.  <a href="group___l_p_c17xx___p_w_m___register___i_r.html#ga1da2ae75b5232f4bdb35fe96465610b5">More...</a><br/></td></tr>
<tr class="separator:ga1da2ae75b5232f4bdb35fe96465610b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f465c83954be171dd77dba07997e0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___i_r.html#ga1f465c83954be171dd77dba07997e0a7">IR_MR_6</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:ga1f465c83954be171dd77dba07997e0a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Match interrupt channel 6.  <a href="group___l_p_c17xx___p_w_m___register___i_r.html#ga1f465c83954be171dd77dba07997e0a7">More...</a><br/></td></tr>
<tr class="separator:ga1f465c83954be171dd77dba07997e0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c587209e61c78084347c92964202cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___t_c_r.html#ga5c587209e61c78084347c92964202cc9">TCR_CNT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga5c587209e61c78084347c92964202cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM Timer counter and prescale counter.  <a href="group___l_p_c17xx___p_w_m___register___t_c_r.html#ga5c587209e61c78084347c92964202cc9">More...</a><br/></td></tr>
<tr class="separator:ga5c587209e61c78084347c92964202cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e6d000c92617f5effd159a0c6a4d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___t_c_r.html#ga51e6d000c92617f5effd159a0c6a4d39">TCR_CNT_RST</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga51e6d000c92617f5effd159a0c6a4d39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset PWM Timer counter and prescale counter.  <a href="group___l_p_c17xx___p_w_m___register___t_c_r.html#ga51e6d000c92617f5effd159a0c6a4d39">More...</a><br/></td></tr>
<tr class="separator:ga51e6d000c92617f5effd159a0c6a4d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga685a87352b7e839195cd88073ff2ac0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___t_c_r.html#ga685a87352b7e839195cd88073ff2ac0a">TCR_PWM_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga685a87352b7e839195cd88073ff2ac0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM Mode.  <a href="group___l_p_c17xx___p_w_m___register___t_c_r.html#ga685a87352b7e839195cd88073ff2ac0a">More...</a><br/></td></tr>
<tr class="separator:ga685a87352b7e839195cd88073ff2ac0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9e412f8d04f20f08fe57a06e20b485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___c_t_c_r.html#ga7b9e412f8d04f20f08fe57a06e20b485">CTCR_MODE_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 1, 0)</td></tr>
<tr class="memdesc:ga7b9e412f8d04f20f08fe57a06e20b485"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode Configure.  <a href="group___l_p_c17xx___p_w_m___register___c_t_c_r.html#ga7b9e412f8d04f20f08fe57a06e20b485">More...</a><br/></td></tr>
<tr class="separator:ga7b9e412f8d04f20f08fe57a06e20b485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980fdebe699c2bbfd6a5fd723e39441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___c_t_c_r.html#gaa980fdebe699c2bbfd6a5fd723e39441">CTCR_MODE_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa980fdebe699c2bbfd6a5fd723e39441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa5cca70d921e79171e45c7fd57bd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___c_t_c_r.html#ga7fa5cca70d921e79171e45c7fd57bd5c">CTCR_CIS_M</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 3, 2)</td></tr>
<tr class="memdesc:ga7fa5cca70d921e79171e45c7fd57bd5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Count input select.  <a href="group___l_p_c17xx___p_w_m___register___c_t_c_r.html#ga7fa5cca70d921e79171e45c7fd57bd5c">More...</a><br/></td></tr>
<tr class="separator:ga7fa5cca70d921e79171e45c7fd57bd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ea5dd30307c73db6d21d9bff6d61d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___c_t_c_r.html#ga21ea5dd30307c73db6d21d9bff6d61d3">CTCR_CIS_S</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga21ea5dd30307c73db6d21d9bff6d61d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19556010fa50243fcc0f7fd32f687032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#ga19556010fa50243fcc0f7fd32f687032">MCR_PWMMR0I</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga19556010fa50243fcc0f7fd32f687032"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on PWMMR0.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#ga19556010fa50243fcc0f7fd32f687032">More...</a><br/></td></tr>
<tr class="separator:ga19556010fa50243fcc0f7fd32f687032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace90adfd4035f0225dae2066e79f845e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gace90adfd4035f0225dae2066e79f845e">MCR_PWMMR0R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gace90adfd4035f0225dae2066e79f845e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset on PWMMR0.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gace90adfd4035f0225dae2066e79f845e">More...</a><br/></td></tr>
<tr class="separator:gace90adfd4035f0225dae2066e79f845e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71655e801068fead1cf2819f3e9cb9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gac71655e801068fead1cf2819f3e9cb9b">MCR_PWMMR0S</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gac71655e801068fead1cf2819f3e9cb9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop on PWMMR0.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gac71655e801068fead1cf2819f3e9cb9b">More...</a><br/></td></tr>
<tr class="separator:gac71655e801068fead1cf2819f3e9cb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadddd44a4fa1605ce54916e3981ee65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gacadddd44a4fa1605ce54916e3981ee65">MCR_PWMMR1I</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:gacadddd44a4fa1605ce54916e3981ee65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on PWMMR1.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gacadddd44a4fa1605ce54916e3981ee65">More...</a><br/></td></tr>
<tr class="separator:gacadddd44a4fa1605ce54916e3981ee65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf86d00d7ba07d126729781bb347e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gaacf86d00d7ba07d126729781bb347e98">MCR_PWMMR1R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:gaacf86d00d7ba07d126729781bb347e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset on PWMMR1.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gaacf86d00d7ba07d126729781bb347e98">More...</a><br/></td></tr>
<tr class="separator:gaacf86d00d7ba07d126729781bb347e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec249d0f074c979cec9ce59890293c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gadec249d0f074c979cec9ce59890293c3">MCR_PWMMR1S</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:gadec249d0f074c979cec9ce59890293c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop on PWMMR1.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gadec249d0f074c979cec9ce59890293c3">More...</a><br/></td></tr>
<tr class="separator:gadec249d0f074c979cec9ce59890293c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf51c55ee063aba25d9f257cd63b3965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gaaf51c55ee063aba25d9f257cd63b3965">MCR_PWMMR2I</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gaaf51c55ee063aba25d9f257cd63b3965"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on PWMMR2.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gaaf51c55ee063aba25d9f257cd63b3965">More...</a><br/></td></tr>
<tr class="separator:gaaf51c55ee063aba25d9f257cd63b3965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb1b53ed223ba76e1b76ea85988f67c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gabcb1b53ed223ba76e1b76ea85988f67c">MCR_PWMMR2R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gabcb1b53ed223ba76e1b76ea85988f67c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset on PWMMR2.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gabcb1b53ed223ba76e1b76ea85988f67c">More...</a><br/></td></tr>
<tr class="separator:gabcb1b53ed223ba76e1b76ea85988f67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8755573d0f08277fc3f3fcd7189e873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gaa8755573d0f08277fc3f3fcd7189e873">MCR_PWMMR2S</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gaa8755573d0f08277fc3f3fcd7189e873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop on PWMMR2.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gaa8755573d0f08277fc3f3fcd7189e873">More...</a><br/></td></tr>
<tr class="separator:gaa8755573d0f08277fc3f3fcd7189e873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3fd2d3a38d21aff7d9df8aab45ccad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gaa3fd2d3a38d21aff7d9df8aab45ccad2">MCR_PWMMR3I</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:gaa3fd2d3a38d21aff7d9df8aab45ccad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on PWMMR3.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gaa3fd2d3a38d21aff7d9df8aab45ccad2">More...</a><br/></td></tr>
<tr class="separator:gaa3fd2d3a38d21aff7d9df8aab45ccad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e0c6a15c00a989fff4f938cad5b8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#ga06e0c6a15c00a989fff4f938cad5b8f7">MCR_PWMMR3R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:ga06e0c6a15c00a989fff4f938cad5b8f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset on PWMMR3.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#ga06e0c6a15c00a989fff4f938cad5b8f7">More...</a><br/></td></tr>
<tr class="separator:ga06e0c6a15c00a989fff4f938cad5b8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f63a08b520706a82eb9af2e6798c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gac4f63a08b520706a82eb9af2e6798c10">MCR_PWMMR3S</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="memdesc:gac4f63a08b520706a82eb9af2e6798c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop on PWMMR3.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gac4f63a08b520706a82eb9af2e6798c10">More...</a><br/></td></tr>
<tr class="separator:gac4f63a08b520706a82eb9af2e6798c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga676bd345120a770a889ccc235473731f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#ga676bd345120a770a889ccc235473731f">MCR_PWMMR4I</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="memdesc:ga676bd345120a770a889ccc235473731f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on PWMMR4.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#ga676bd345120a770a889ccc235473731f">More...</a><br/></td></tr>
<tr class="separator:ga676bd345120a770a889ccc235473731f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4790db0df39db4dcdaad3411b4c7debf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#ga4790db0df39db4dcdaad3411b4c7debf">MCR_PWMMR4R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="memdesc:ga4790db0df39db4dcdaad3411b4c7debf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset on PWMMR4.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#ga4790db0df39db4dcdaad3411b4c7debf">More...</a><br/></td></tr>
<tr class="separator:ga4790db0df39db4dcdaad3411b4c7debf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20c521b72a524495855143ffd5d44d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gaf20c521b72a524495855143ffd5d44d0">MCR_PWMMR4S</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="memdesc:gaf20c521b72a524495855143ffd5d44d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop on PWMMR4.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gaf20c521b72a524495855143ffd5d44d0">More...</a><br/></td></tr>
<tr class="separator:gaf20c521b72a524495855143ffd5d44d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4006db380e8ef6fef9d69ba6421a71c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#ga4006db380e8ef6fef9d69ba6421a71c6">MCR_PWMMR5I</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga887df1fcaf3cb30e05d063ac1068d9e1">BIT_32_15</a></td></tr>
<tr class="memdesc:ga4006db380e8ef6fef9d69ba6421a71c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on PWMMR5.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#ga4006db380e8ef6fef9d69ba6421a71c6">More...</a><br/></td></tr>
<tr class="separator:ga4006db380e8ef6fef9d69ba6421a71c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3730ec42f41136d8d901206144d16fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gae3730ec42f41136d8d901206144d16fc">MCR_PWMMR5R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td></tr>
<tr class="memdesc:gae3730ec42f41136d8d901206144d16fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset on PWMMR5.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gae3730ec42f41136d8d901206144d16fc">More...</a><br/></td></tr>
<tr class="separator:gae3730ec42f41136d8d901206144d16fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ece935be9a934686d3c6e7cab571a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gad7ece935be9a934686d3c6e7cab571a5">MCR_PWMMR5S</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a></td></tr>
<tr class="memdesc:gad7ece935be9a934686d3c6e7cab571a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop on PWMMR5.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gad7ece935be9a934686d3c6e7cab571a5">More...</a><br/></td></tr>
<tr class="separator:gad7ece935be9a934686d3c6e7cab571a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38333c8e5abb979dd3d1f5689a2c014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gad38333c8e5abb979dd3d1f5689a2c014">MCR_PWMMR6I</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td></tr>
<tr class="memdesc:gad38333c8e5abb979dd3d1f5689a2c014"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on PWMMR6.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gad38333c8e5abb979dd3d1f5689a2c014">More...</a><br/></td></tr>
<tr class="separator:gad38333c8e5abb979dd3d1f5689a2c014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcd75d8ff593a91935ba8a36f382cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gadfcd75d8ff593a91935ba8a36f382cd4">MCR_PWMMR6R</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td></tr>
<tr class="memdesc:gadfcd75d8ff593a91935ba8a36f382cd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset on PWMMR6.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gadfcd75d8ff593a91935ba8a36f382cd4">More...</a><br/></td></tr>
<tr class="separator:gadfcd75d8ff593a91935ba8a36f382cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb50ed5e6383fb0ddb16bf477f04924c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gadb50ed5e6383fb0ddb16bf477f04924c">MCR_PWMMR6S</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td></tr>
<tr class="memdesc:gadb50ed5e6383fb0ddb16bf477f04924c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop on PWMMR6.  <a href="group___l_p_c17xx___p_w_m___register___m_c_r.html#gadb50ed5e6383fb0ddb16bf477f04924c">More...</a><br/></td></tr>
<tr class="separator:gadb50ed5e6383fb0ddb16bf477f04924c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58170e4b8aec8abd926125f6dd9686c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___c_c_r.html#ga58170e4b8aec8abd926125f6dd9686c1">CCR_CAP0_RISING</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga58170e4b8aec8abd926125f6dd9686c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rising edge capture.  <a href="group___l_p_c17xx___p_w_m___register___c_c_r.html#ga58170e4b8aec8abd926125f6dd9686c1">More...</a><br/></td></tr>
<tr class="separator:ga58170e4b8aec8abd926125f6dd9686c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc808d4ac0cada9788b87f3fa653dae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___c_c_r.html#gafc808d4ac0cada9788b87f3fa653dae9">CCR_CAP0_FALLING</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gafc808d4ac0cada9788b87f3fa653dae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Falling edge capture.  <a href="group___l_p_c17xx___p_w_m___register___c_c_r.html#gafc808d4ac0cada9788b87f3fa653dae9">More...</a><br/></td></tr>
<tr class="separator:gafc808d4ac0cada9788b87f3fa653dae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c274038171c07a59e6a5a9de63a06a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___c_c_r.html#ga69c274038171c07a59e6a5a9de63a06a">CCR_CAP0_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga69c274038171c07a59e6a5a9de63a06a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on CAP 0 Event.  <a href="group___l_p_c17xx___p_w_m___register___c_c_r.html#ga69c274038171c07a59e6a5a9de63a06a">More...</a><br/></td></tr>
<tr class="separator:ga69c274038171c07a59e6a5a9de63a06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9560304f6c7b4975c843f146b837fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___c_c_r.html#ga1c9560304f6c7b4975c843f146b837fc">CCR_CAP1_RISING</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga1c9560304f6c7b4975c843f146b837fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rising edge capture.  <a href="group___l_p_c17xx___p_w_m___register___c_c_r.html#ga1c9560304f6c7b4975c843f146b837fc">More...</a><br/></td></tr>
<tr class="separator:ga1c9560304f6c7b4975c843f146b837fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1407611d3106c6fe92bd00a989609097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___c_c_r.html#ga1407611d3106c6fe92bd00a989609097">CCR_CAP1_FALLING</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga1407611d3106c6fe92bd00a989609097"><td class="mdescLeft">&#160;</td><td class="mdescRight">Falling edge capture.  <a href="group___l_p_c17xx___p_w_m___register___c_c_r.html#ga1407611d3106c6fe92bd00a989609097">More...</a><br/></td></tr>
<tr class="separator:ga1407611d3106c6fe92bd00a989609097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d24e6a2deb957b916e3902816c4712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___c_c_r.html#ga47d24e6a2deb957b916e3902816c4712">CCR_CAP1_INT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga47d24e6a2deb957b916e3902816c4712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on CAP Event.  <a href="group___l_p_c17xx___p_w_m___register___c_c_r.html#ga47d24e6a2deb957b916e3902816c4712">More...</a><br/></td></tr>
<tr class="separator:ga47d24e6a2deb957b916e3902816c4712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e29c4410b2c2f0da97ea64e64968c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga6e29c4410b2c2f0da97ea64e64968c71">PCR_SEL2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga6e29c4410b2c2f0da97ea64e64968c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Edge control mode select for PWM2.  <a href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga6e29c4410b2c2f0da97ea64e64968c71">More...</a><br/></td></tr>
<tr class="separator:ga6e29c4410b2c2f0da97ea64e64968c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dce5fc24bffb3a7dfaa1c26feb82f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga0dce5fc24bffb3a7dfaa1c26feb82f96">PCR_SEL3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga0dce5fc24bffb3a7dfaa1c26feb82f96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Edge control mode select for PWM3.  <a href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga0dce5fc24bffb3a7dfaa1c26feb82f96">More...</a><br/></td></tr>
<tr class="separator:ga0dce5fc24bffb3a7dfaa1c26feb82f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae12cffe06db6e62f330b1b4d6404e58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html#gae12cffe06db6e62f330b1b4d6404e58c">PCR_SEL4</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:gae12cffe06db6e62f330b1b4d6404e58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Edge control mode select for PWM4.  <a href="group___l_p_c17xx___p_w_m___register___p_c_r.html#gae12cffe06db6e62f330b1b4d6404e58c">More...</a><br/></td></tr>
<tr class="separator:gae12cffe06db6e62f330b1b4d6404e58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c79a691ea7c1564c572bef3324ce65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga98c79a691ea7c1564c572bef3324ce65">PCR_SEL5</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga98c79a691ea7c1564c572bef3324ce65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Edge control mode select for PWM5.  <a href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga98c79a691ea7c1564c572bef3324ce65">More...</a><br/></td></tr>
<tr class="separator:ga98c79a691ea7c1564c572bef3324ce65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6cdaf784bd353f5b6244d88a4758b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga2f6cdaf784bd353f5b6244d88a4758b4">PCR_SEL6</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga2f6cdaf784bd353f5b6244d88a4758b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Edge control mode select for PWM6.  <a href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga2f6cdaf784bd353f5b6244d88a4758b4">More...</a><br/></td></tr>
<tr class="separator:ga2f6cdaf784bd353f5b6244d88a4758b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c48e1a48997a89db33d218ff585eafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga3c48e1a48997a89db33d218ff585eafd">PCR_ENA1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:ga3c48e1a48997a89db33d218ff585eafd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 output Enable.  <a href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga3c48e1a48997a89db33d218ff585eafd">More...</a><br/></td></tr>
<tr class="separator:ga3c48e1a48997a89db33d218ff585eafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc298ebc516dd654633ad982bc78c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html#gacbc298ebc516dd654633ad982bc78c69">PCR_ENA2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga813e2a4b0d76ca591e555e5a5de6b9d3">BIT_32_10</a></td></tr>
<tr class="memdesc:gacbc298ebc516dd654633ad982bc78c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2 output Enable.  <a href="group___l_p_c17xx___p_w_m___register___p_c_r.html#gacbc298ebc516dd654633ad982bc78c69">More...</a><br/></td></tr>
<tr class="separator:gacbc298ebc516dd654633ad982bc78c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa918796fb9d4223e813921d3953a50f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html#gaa918796fb9d4223e813921d3953a50f3">PCR_ENA3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga2da0765a9013c418b99ce62ccb05d4ed">BIT_32_11</a></td></tr>
<tr class="memdesc:gaa918796fb9d4223e813921d3953a50f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM3 output Enable.  <a href="group___l_p_c17xx___p_w_m___register___p_c_r.html#gaa918796fb9d4223e813921d3953a50f3">More...</a><br/></td></tr>
<tr class="separator:gaa918796fb9d4223e813921d3953a50f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d75144bc76a5ea3e00966903115ba3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga4d75144bc76a5ea3e00966903115ba3c">PCR_ENA4</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga01d963c385b63a52a6bed9c5d07ffae8">BIT_32_12</a></td></tr>
<tr class="memdesc:ga4d75144bc76a5ea3e00966903115ba3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM4 output Enable.  <a href="group___l_p_c17xx___p_w_m___register___p_c_r.html#ga4d75144bc76a5ea3e00966903115ba3c">More...</a><br/></td></tr>
<tr class="separator:ga4d75144bc76a5ea3e00966903115ba3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b3e82533ff2878b50c8c10f40409c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html#gaf3b3e82533ff2878b50c8c10f40409c7">PCR_ENA5</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa9f54cd764e1de2fdab888712b32bf8a">BIT_32_13</a></td></tr>
<tr class="memdesc:gaf3b3e82533ff2878b50c8c10f40409c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM5 output Enable.  <a href="group___l_p_c17xx___p_w_m___register___p_c_r.html#gaf3b3e82533ff2878b50c8c10f40409c7">More...</a><br/></td></tr>
<tr class="separator:gaf3b3e82533ff2878b50c8c10f40409c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab19ff68dcaee965accc47cfcf431f42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___p_c_r.html#gab19ff68dcaee965accc47cfcf431f42b">PCR_ENA6</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabdd9c2a95047222fc96d8d7df5ed93be">BIT_32_14</a></td></tr>
<tr class="memdesc:gab19ff68dcaee965accc47cfcf431f42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM6 output Enable.  <a href="group___l_p_c17xx___p_w_m___register___p_c_r.html#gab19ff68dcaee965accc47cfcf431f42b">More...</a><br/></td></tr>
<tr class="separator:gab19ff68dcaee965accc47cfcf431f42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e37d7f60c7af8de0285829c655e8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___l_e_r.html#gac2e37d7f60c7af8de0285829c655e8ac">LER_MATCH0_LAT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gac2e37d7f60c7af8de0285829c655e8ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM0 Match Latch.  <a href="group___l_p_c17xx___p_w_m___register___l_e_r.html#gac2e37d7f60c7af8de0285829c655e8ac">More...</a><br/></td></tr>
<tr class="separator:gac2e37d7f60c7af8de0285829c655e8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72dbafbf56a8d0f186f6e6d8a758393d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___l_e_r.html#ga72dbafbf56a8d0f186f6e6d8a758393d">LER_MATCH1_LAT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga72dbafbf56a8d0f186f6e6d8a758393d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM1 Match Latch.  <a href="group___l_p_c17xx___p_w_m___register___l_e_r.html#ga72dbafbf56a8d0f186f6e6d8a758393d">More...</a><br/></td></tr>
<tr class="separator:ga72dbafbf56a8d0f186f6e6d8a758393d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1848d8f7e368814a0639a9c5dbe0bb85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___l_e_r.html#ga1848d8f7e368814a0639a9c5dbe0bb85">LER_MATCH2_LAT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga1848d8f7e368814a0639a9c5dbe0bb85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM2 Match Latch.  <a href="group___l_p_c17xx___p_w_m___register___l_e_r.html#ga1848d8f7e368814a0639a9c5dbe0bb85">More...</a><br/></td></tr>
<tr class="separator:ga1848d8f7e368814a0639a9c5dbe0bb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a1142bc442a81d94af9dc01da3604a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___l_e_r.html#ga11a1142bc442a81d94af9dc01da3604a">LER_MATCH3_LAT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga11a1142bc442a81d94af9dc01da3604a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM3 Match Latch.  <a href="group___l_p_c17xx___p_w_m___register___l_e_r.html#ga11a1142bc442a81d94af9dc01da3604a">More...</a><br/></td></tr>
<tr class="separator:ga11a1142bc442a81d94af9dc01da3604a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c368e6c3c7ca21f467b5e8af188e0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___l_e_r.html#ga0c368e6c3c7ca21f467b5e8af188e0a2">LER_MATCH4_LAT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga0c368e6c3c7ca21f467b5e8af188e0a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM4 Match Latch.  <a href="group___l_p_c17xx___p_w_m___register___l_e_r.html#ga0c368e6c3c7ca21f467b5e8af188e0a2">More...</a><br/></td></tr>
<tr class="separator:ga0c368e6c3c7ca21f467b5e8af188e0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d7c3b990fc2e58d80fc5711c380ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___l_e_r.html#ga63d7c3b990fc2e58d80fc5711c380ff7">LER_MATCH5_LAT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga63d7c3b990fc2e58d80fc5711c380ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM5 Match Latch.  <a href="group___l_p_c17xx___p_w_m___register___l_e_r.html#ga63d7c3b990fc2e58d80fc5711c380ff7">More...</a><br/></td></tr>
<tr class="separator:ga63d7c3b990fc2e58d80fc5711c380ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0850fc21cc3ae5ee9ea133e280ff198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___p_w_m___register___l_e_r.html#gaf0850fc21cc3ae5ee9ea133e280ff198">LER_MATCH6_LAT_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gaf0850fc21cc3ae5ee9ea133e280ff198"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PWM6 Match Latch.  <a href="group___l_p_c17xx___p_w_m___register___l_e_r.html#gaf0850fc21cc3ae5ee9ea133e280ff198">More...</a><br/></td></tr>
<tr class="separator:gaf0850fc21cc3ae5ee9ea133e280ff198"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Macros used when accessing the PWM hardware. </p>
<dl class="section version"><dt>Version</dt><dd>V2.2.1.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>$CURRENTTIME$ </dd></dl>
<dl class="section author"><dt>Author</dt><dd>CooCox </dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd></dd></dl>
<p>Copyright (c) 2011, CooCox All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of the &lt;ORGANIZATION&gt; nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p>Definition in file <a class="el" href="xhw__pwm_8h_source.html">xhw_pwm.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
