INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2023.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling core.cpp_pre.cpp.tb.cpp
   Compiling test_bench.cpp_pre.cpp.tb.cpp
   Compiling apatb_alv_MIMD.cpp
   Compiling apatb_alv_MIMD_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...


A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 


A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 


A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 


ERROR [HLS SIM]: an hls::stream is read while empty, which may result in RTL simulation hanging.
If this is not expected, execute C simulation in debug mode in the GUI and examine the source code location of the blocked hls::stream::read() call to debug.
If this is expected, add -DALLOW_EMPTY_HLS_STREAM_READS to -cflags to turn this error into a warning and allow empty hls::stream reads to return the default value for the data type.


A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 


A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 


A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 


A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 


INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 50

C:\Users\lotto\Desktop\Alveare\M_AXI_ALU_new\alv_MIMD\HLS\solution1\sim\vhdl>set PATH= 

C:\Users\lotto\Desktop\Alveare\M_AXI_ALU_new\alv_MIMD\HLS\solution1\sim\vhdl>call C:/Xilinx/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_alv_MIMD_top glbl -Oenable_linking_all_libraries  -prj alv_MIMD.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s alv_MIMD  
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_alv_MIMD_top glbl -Oenable_linking_all_libraries -prj alv_MIMD.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s alv_MIMD 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/AESL_axi_master_gmem0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/AESL_axi_master_gmem1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/AESL_axi_master_gmem2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/AESL_axi_master_gmem3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/AESL_axi_slave_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_alv_MIMD_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_Block_entry2_proc1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_Block_entry2_proc1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_control_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_control_s_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_data_exe_wb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_data_exe_wb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_data_exe_wb_Pipeline_exe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_data_exe_wb_Pipeline_exe'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_data_exe_wb_Pipeline_l_data_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_data_exe_wb_Pipeline_l_data_a'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_data_exe_wb_Pipeline_l_data_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_data_exe_wb_Pipeline_l_data_b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_data_exe_wb_Pipeline_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_data_exe_wb_Pipeline_write_back'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_fifo_w32_d50_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_fifo_w32_d50_A'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_fifo_w32_d50_A_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_flow_control_loop_pipe_sequential_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_flow_control_loop_pipe_sequential_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_gmem0_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem0_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem0_m_axi_load'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem0_m_axi_store'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem0_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem0_m_axi_write'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem0_m_axi_burst_converter'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem0_m_axi_throttle'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem0_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem0_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem0_m_axi_srl'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem0_m_axi_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_gmem1_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem1_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem1_m_axi_load'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem1_m_axi_store'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem1_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem1_m_axi_write'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem1_m_axi_burst_converter'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem1_m_axi_throttle'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem1_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem1_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem1_m_axi_srl'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem1_m_axi_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_gmem2_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem2_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem2_m_axi_load'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem2_m_axi_store'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem2_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem2_m_axi_write'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem2_m_axi_burst_converter'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem2_m_axi_throttle'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem2_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem2_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem2_m_axi_srl'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem2_m_axi_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_gmem3_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem3_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem3_m_axi_load'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem3_m_axi_store'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem3_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem3_m_axi_write'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem3_m_axi_burst_converter'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem3_m_axi_throttle'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem3_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem3_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem3_m_axi_srl'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_gmem3_m_axi_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_mul_32s_32s_32_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_mul_32s_32s_32_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_operation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_operation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_operation_Pipeline_l_operation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_operation_Pipeline_l_operation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_operation_Pipeline_s_operation_data_op.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_operation_Pipeline_s_operation_data_op'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_op_data_exe_wb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_exe'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_op_data_exe_wb_Pipeline_l_data_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_l_data_a'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_op_data_exe_wb_Pipeline_l_data_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_l_data_b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_op_data_exe_wb_Pipeline_l_operation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_l_operation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_op_data_exe_wb_Pipeline_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_op_data_exe_wb_Pipeline_write_back'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD_sdiv_32s_32s_32_36_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_sdiv_32s_32s_32_36_1_divider'
INFO: [VRFC 10-3107] analyzing entity 'alv_MIMD_sdiv_32s_32s_32_36_1'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_control_s_axi [alv_mimd_control_s_axi_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_srl [\alv_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_fifo [\alv_MIMD_gmem0_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_mem [\alv_MIMD_gmem0_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_fifo [\alv_MIMD_gmem0_m_axi_fifo(mem_s...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_load [\alv_MIMD_gmem0_m_axi_load(num_r...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_mem [\alv_MIMD_gmem0_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_fifo [\alv_MIMD_gmem0_m_axi_fifo(mem_s...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_srl [\alv_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_fifo [\alv_MIMD_gmem0_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_srl [\alv_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_fifo [\alv_MIMD_gmem0_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_store [\alv_MIMD_gmem0_m_axi_store(num_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_reg_slice [\alv_MIMD_gmem0_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_burst_converter [\alv_MIMD_gmem0_m_axi_burst_conv...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_reg_slice [\alv_MIMD_gmem0_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_read [\alv_MIMD_gmem0_m_axi_read(bus_a...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_srl [\alv_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_fifo [\alv_MIMD_gmem0_m_axi_fifo(1,8)\]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_srl [\alv_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_fifo [\alv_MIMD_gmem0_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_reg_slice [\alv_MIMD_gmem0_m_axi_reg_slice(...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_srl [\alv_MIMD_gmem0_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_fifo [\alv_MIMD_gmem0_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_throttle [\alv_MIMD_gmem0_m_axi_throttle(c...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_reg_slice [\alv_MIMD_gmem0_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi_write [\alv_MIMD_gmem0_m_axi_write(cons...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem0_m_axi [\alv_MIMD_gmem0_m_axi(conservati...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_srl [\alv_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_fifo [\alv_MIMD_gmem1_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_mem [\alv_MIMD_gmem1_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_fifo [\alv_MIMD_gmem1_m_axi_fifo(mem_s...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_load [\alv_MIMD_gmem1_m_axi_load(num_r...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_mem [\alv_MIMD_gmem1_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_fifo [\alv_MIMD_gmem1_m_axi_fifo(mem_s...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_srl [\alv_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_fifo [\alv_MIMD_gmem1_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_srl [\alv_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_fifo [\alv_MIMD_gmem1_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_store [\alv_MIMD_gmem1_m_axi_store(num_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_reg_slice [\alv_MIMD_gmem1_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_burst_converter [\alv_MIMD_gmem1_m_axi_burst_conv...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_reg_slice [\alv_MIMD_gmem1_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_read [\alv_MIMD_gmem1_m_axi_read(bus_a...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_srl [\alv_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_fifo [\alv_MIMD_gmem1_m_axi_fifo(1,8)\]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_srl [\alv_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_fifo [\alv_MIMD_gmem1_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_reg_slice [\alv_MIMD_gmem1_m_axi_reg_slice(...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_srl [\alv_MIMD_gmem1_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_fifo [\alv_MIMD_gmem1_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_throttle [\alv_MIMD_gmem1_m_axi_throttle(c...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_reg_slice [\alv_MIMD_gmem1_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi_write [\alv_MIMD_gmem1_m_axi_write(cons...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem1_m_axi [\alv_MIMD_gmem1_m_axi(conservati...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_srl [\alv_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_fifo [\alv_MIMD_gmem2_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_mem [\alv_MIMD_gmem2_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_fifo [\alv_MIMD_gmem2_m_axi_fifo(mem_s...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_load [\alv_MIMD_gmem2_m_axi_load(num_r...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_mem [\alv_MIMD_gmem2_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_fifo [\alv_MIMD_gmem2_m_axi_fifo(mem_s...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_srl [\alv_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_fifo [\alv_MIMD_gmem2_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_srl [\alv_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_fifo [\alv_MIMD_gmem2_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_store [\alv_MIMD_gmem2_m_axi_store(num_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_reg_slice [\alv_MIMD_gmem2_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_burst_converter [\alv_MIMD_gmem2_m_axi_burst_conv...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_reg_slice [\alv_MIMD_gmem2_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_read [\alv_MIMD_gmem2_m_axi_read(bus_a...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_srl [\alv_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_fifo [\alv_MIMD_gmem2_m_axi_fifo(1,8)\]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_srl [\alv_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_fifo [\alv_MIMD_gmem2_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_reg_slice [\alv_MIMD_gmem2_m_axi_reg_slice(...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_srl [\alv_MIMD_gmem2_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_fifo [\alv_MIMD_gmem2_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_throttle [\alv_MIMD_gmem2_m_axi_throttle(c...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_reg_slice [\alv_MIMD_gmem2_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi_write [\alv_MIMD_gmem2_m_axi_write(cons...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem2_m_axi [\alv_MIMD_gmem2_m_axi(conservati...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_srl [\alv_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_fifo [\alv_MIMD_gmem3_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_mem [\alv_MIMD_gmem3_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_fifo [\alv_MIMD_gmem3_m_axi_fifo(mem_s...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_load [\alv_MIMD_gmem3_m_axi_load(num_r...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_mem [\alv_MIMD_gmem3_m_axi_mem(mem_st...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_fifo [\alv_MIMD_gmem3_m_axi_fifo(mem_s...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_srl [\alv_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_fifo [\alv_MIMD_gmem3_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_srl [\alv_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_fifo [\alv_MIMD_gmem3_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_store [\alv_MIMD_gmem3_m_axi_store(num_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_reg_slice [\alv_MIMD_gmem3_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_burst_converter [\alv_MIMD_gmem3_m_axi_burst_conv...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_reg_slice [\alv_MIMD_gmem3_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_read [\alv_MIMD_gmem3_m_axi_read(bus_a...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_srl [\alv_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_fifo [\alv_MIMD_gmem3_m_axi_fifo(1,8)\]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_srl [\alv_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_fifo [\alv_MIMD_gmem3_m_axi_fifo(data_...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_reg_slice [\alv_MIMD_gmem3_m_axi_reg_slice(...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_srl [\alv_MIMD_gmem3_m_axi_srl(data_w...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_fifo [\alv_MIMD_gmem3_m_axi_fifo(data_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_throttle [\alv_MIMD_gmem3_m_axi_throttle(c...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_reg_slice [\alv_MIMD_gmem3_m_axi_reg_slice(...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi_write [\alv_MIMD_gmem3_m_axi_write(cons...]
Compiling architecture behave of entity xil_defaultlib.alv_MIMD_gmem3_m_axi [\alv_MIMD_gmem3_m_axi(conservati...]
Compiling architecture rtl of entity xil_defaultlib.alv_MIMD_Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W [\alv_MIMD_Block_entry2_proc1_ALU...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_flow_control_loop_pipe_sequential_init [alv_mimd_flow_control_loop_pipe_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_l_operation [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_s_operation_data_op [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_l_data_a [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_l_data_b [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_mul_32s_32s_32_2_1 [\alv_MIMD_mul_32s_32s_32_2_1(num...]
Compiling architecture rtl of entity xil_defaultlib.alv_MIMD_sdiv_32s_32s_32_36_1_divider [alv_mimd_sdiv_32s_32s_32_36_1_di...]
Compiling architecture rtl of entity xil_defaultlib.alv_MIMD_sdiv_32s_32s_32_36_1 [\alv_MIMD_sdiv_32s_32s_32_36_1(n...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_exe [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb_Pipeline_write_back [alv_mimd_op_data_exe_wb_pipeline...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_op_data_exe_wb [alv_mimd_op_data_exe_wb_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_data_exe_wb_Pipeline_l_data_a [alv_mimd_data_exe_wb_pipeline_l_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_data_exe_wb_Pipeline_l_data_b [alv_mimd_data_exe_wb_pipeline_l_...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_data_exe_wb_Pipeline_exe [alv_mimd_data_exe_wb_pipeline_ex...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_data_exe_wb_Pipeline_write_back [alv_mimd_data_exe_wb_pipeline_wr...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_data_exe_wb [alv_mimd_data_exe_wb_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_operation_Pipeline_l_operation [alv_mimd_operation_pipeline_l_op...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_operation_Pipeline_s_operation_data_op [alv_mimd_operation_pipeline_s_op...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_operation [alv_mimd_operation_default]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_a [alv_mimd_block_entry2_proc1_pipe...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_b [alv_mimd_block_entry2_proc1_pipe...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_Block_entry2_proc1_Pipeline_clear_FIFO_op [alv_mimd_block_entry2_proc1_pipe...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_Block_entry2_proc1_Pipeline_clear_RAM_op [alv_mimd_block_entry2_proc1_pipe...]
Compiling architecture arch of entity xil_defaultlib.alv_MIMD_fifo_w32_d50_A_ram [\alv_MIMD_fifo_w32_d50_A_ram(1,4...]
Compiling architecture arch of entity xil_defaultlib.alv_MIMD_fifo_w32_d50_A [\alv_MIMD_fifo_w32_d50_A(1,4)\]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD_Block_entry2_proc1 [alv_mimd_block_entry2_proc1_defa...]
Compiling architecture behav of entity xil_defaultlib.alv_MIMD [alv_mimd_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem0 [aesl_axi_master_gmem0_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem1 [aesl_axi_master_gmem1_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem2 [aesl_axi_master_gmem2_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem3 [aesl_axi_master_gmem3_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_control [aesl_axi_slave_control_default]
Compiling architecture behav of entity xil_defaultlib.apatb_alv_mimd_top
Built simulation snapshot alv_MIMD
ECHO disattivato.
ECHO disattivato.

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/alv_MIMD/xsim_script.tcl
# xsim {alv_MIMD} -autoloadwcfg -tclbatch {alv_MIMD.tcl}
Time resolution is 1 ps
source alv_MIMD.tcl
## run all
Note: simulation done!
Time: 13995 ns  Iteration: 1  Process: /apatb_alv_MIMD_top/generate_sim_done_proc  File: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 13995 ns  Iteration: 1  Process: /apatb_alv_MIMD_top/generate_sim_done_proc  File: C:/Users/lotto/Desktop/Alveare/M_AXI_ALU_new/alv_MIMD/HLS/solution1/sim/vhdl/alv_MIMD.autotb.vhd
$finish called at time : 13995 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 21 09:39:54 2024...


A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 10 


A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 
A = 1 B = 1 RES = 0, OP = 1, SELEC = 0 


A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 
A = 2 B = 3 RES = 30, OP = 10, SELEC = 1 


A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 
A = 45 B = 45 RES = 1, OP = 9, SELEC = 2 


INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
