Info: Generated by version: 23.3 build 104
Info: Starting: Create simulation model
Info: qsys-generate C:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_accum.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=C:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_accum --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: fp_accum: "Transforming system: fp_accum"
Info: fp_accum: "Naming system components in system: fp_accum"
Info: fp_accum: "Processing generation queue"
Info: fp_accum: "Generating: fp_accum"
Info: fp_accum: "Generating: fp_accum_altera_fp_functions_1917_oskqeyy"
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 600 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 700 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 750 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 775 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 788 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 795 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 799 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 801 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 802 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 803 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 804 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: Could achieve 4 cycles latency maximum at Frequency 805 MHz, padding with registers to reach requested 4 cycles latency
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 804 -name fp_accum_altera_fp_functions_1917_oskqeyy -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -constrainLatency 4 -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 0
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: fp_accum: Done "fp_accum" with 2 modules, 4 files
Info: Generating the following file(s) for MODELSIM simulator in C:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_accum/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_accum/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_accum.ip --simulator=MODELSIM --output-directory=C:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_accum/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_accum/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_accum/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_accum.ip --block-symbol-file --output-directory=C:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_accum --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_accum.ip --synthesis=VERILOG --output-directory=C:\School\Grad\Code\my_hdc\hdl\rtl\floating_point\fp_accum --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: fp_accum: "Transforming system: fp_accum"
Info: fp_accum: "Naming system components in system: fp_accum"
Info: fp_accum: "Processing generation queue"
Info: fp_accum: "Generating: fp_accum"
Info: fp_accum: "Generating: fp_accum_altera_fp_functions_1917_oskqeyy"
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 400 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 600 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 700 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 750 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 775 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 788 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 795 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 799 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 801 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 802 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 803 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 804 -name none -noChanValid -enableHardFP 1 -printMachineReadable -noFileGenerate -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: Could achieve 4 cycles latency maximum at Frequency 805 MHz, padding with registers to reach requested 4 cycles latency
Info: fp_functions_0: C:/intelfpga_pro/23.3/quartus/dspba/backend/windows64/cmdPolyEval -target Cyclone10GX -frequency 804 -name fp_accum_altera_fp_functions_1917_oskqeyy -noChanValid -enableHardFP 1 -printMachineReadable -lang VHDL -constrainLatency 4 -speedgrade 5 FPAccHard 8 23
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 0
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: fp_accum: Done "fp_accum" with 2 modules, 4 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fp_accum. No files generated.
Info: Finished: Generate IP Core Documentation
