// Seed: 2480183133
`timescale 1 ps / 1ps
module module_0 #(
    parameter id_10 = 32'd45,
    parameter id_4  = 32'd56,
    parameter id_6  = 32'd79
) (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  input id_1;
  assign id_1 = 1;
  logic _id_4;
  defparam id_5._id_6 = id_4, id_7.id_8 = 1, id_9._id_10 = id_4[id_6 : id_10], id_11.id_12 = 1'b0;
  always @(posedge id_2[1-id_4] == id_12 or posedge ~id_6) id_12 = id_5 - 1;
endmodule
