<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="sdr_15bit" module="SDR" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2012 08 21 17:31:28.375" version="5.2" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="sdr_15bit.lpc" type="lpc" modified="2012 08 21 17:31:24.444"/>
		<File name="sdr_15bit.v" type="top_level_verilog" modified="2012 08 21 17:31:24.569"/>
		<File name="sdr_15bit_tmpl.v" type="template_verilog" modified="2012 08 21 17:31:24.584"/>
  </Package>
</DiamondModule>
