

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_32_2'
================================================================
* Date:           Tue Nov 25 01:19:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      789|      789|  7.890 us|  7.890 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_2  |      787|      787|         5|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.01>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc_1 = alloca i32 1" [mlp.cpp:30->mlp.cpp:71->mlp.cpp:95]   --->   Operation 8 'alloca' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%phi_mul_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %phi_mul"   --->   Operation 10 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln32 = store i10 0, i10 %j" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 11 'store' 'store_ln32' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln30 = store i16 0, i16 %acc_1" [mlp.cpp:30->mlp.cpp:71->mlp.cpp:95]   --->   Operation 12 'store' 'store_ln30' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_1 = load i10 %j" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 14 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.12ns)   --->   "%icmp_ln32 = icmp_eq  i10 %j_1, i10 784" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 15 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.12ns)   --->   "%add_ln32 = add i10 %j_1, i10 1" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 16 'add' 'add_ln32' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body4.i.i.split, void %for.end.i.i.exitStub" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 17 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %j_1" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 18 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %j_1" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 19 'zext' 'zext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.14ns)   --->   "%add_ln34_1 = add i16 %phi_mul_read, i16 %zext_ln34" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 20 'add' 'add_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i16 %add_ln34_1" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 21 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%W1_addr = getelementptr i8 %W1, i64 0, i64 %zext_ln34_1" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 22 'getelementptr' 'W1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i10 %image_r, i64 0, i64 %zext_ln32" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 23 'getelementptr' 'image_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%image_load = load i10 %image_addr" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 24 'load' 'image_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 784> <RAM>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%W1_load = load i16 %W1_addr" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 25 'load' 'W1_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 50176> <ROM>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln32 = store i10 %add_ln32, i10 %j" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 26 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.70>
ST_2 : Operation 27 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_load = load i10 %image_addr" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 27 'load' 'image_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 784> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i10 %image_load" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 28 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] ( I:3.25ns O:3.25ns )   --->   "%W1_load = load i16 %W1_addr" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 29 'load' 'W1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 50176> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i8 %W1_load" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 30 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [3/3] (1.45ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln34 = mul i18 %sext_ln34_1, i18 %sext_ln34" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 31 'mul' 'mul_ln34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 32 [2/3] (1.45ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln34 = mul i18 %sext_ln34_1, i18 %sext_ln34" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 32 'mul' 'mul_ln34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%acc_1_load_1 = load i16 %acc_1" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 33 'load' 'acc_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/3] (0.00ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln34 = mul i18 %sext_ln34_1, i18 %sext_ln34" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 34 'mul' 'mul_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %acc_1_load_1, i8 0" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 35 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into DSP with root node add_ln34)   --->   "%sext_ln34_2 = sext i18 %mul_ln34" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 36 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln34 = add i24 %shl_ln1, i24 %sext_ln34_2" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 37 'add' 'add_ln34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%acc_1_load = load i16 %acc_1"   --->   Operation 45 'load' 'acc_1_load' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %acc_1_out, i16 %acc_1_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 1.61>

State 5 <SV = 4> <Delay = 3.71>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [mlp.cpp:33->mlp.cpp:71->mlp.cpp:95]   --->   Operation 38 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784" [mlp.cpp:30->mlp.cpp:71->mlp.cpp:95]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 40 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln34 = add i24 %shl_ln1, i24 %sext_ln34_2" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 41 'add' 'add_ln34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%acc_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln34, i32 8, i32 23" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 42 'partselect' 'acc_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln30 = store i16 %acc_2, i16 %acc_1" [mlp.cpp:30->mlp.cpp:71->mlp.cpp:95]   --->   Operation 43 'store' 'store_ln30' <Predicate = true> <Delay = 1.61>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4.i.i" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 44 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phi_mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ W1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_1                  (alloca           ) [ 011111]
j                      (alloca           ) [ 010000]
phi_mul_read           (read             ) [ 000000]
store_ln32             (store            ) [ 000000]
store_ln30             (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
j_1                    (load             ) [ 000000]
icmp_ln32              (icmp             ) [ 011110]
add_ln32               (add              ) [ 000000]
br_ln32                (br               ) [ 000000]
zext_ln32              (zext             ) [ 000000]
zext_ln34              (zext             ) [ 000000]
add_ln34_1             (add              ) [ 000000]
zext_ln34_1            (zext             ) [ 000000]
W1_addr                (getelementptr    ) [ 011000]
image_addr             (getelementptr    ) [ 011000]
store_ln32             (store            ) [ 000000]
image_load             (load             ) [ 000000]
sext_ln34              (sext             ) [ 010110]
W1_load                (load             ) [ 000000]
sext_ln34_1            (sext             ) [ 010110]
acc_1_load_1           (load             ) [ 000000]
mul_ln34               (mul              ) [ 000000]
shl_ln1                (bitconcatenate   ) [ 010001]
sext_ln34_2            (sext             ) [ 010001]
specpipeline_ln33      (specpipeline     ) [ 000000]
speclooptripcount_ln30 (speclooptripcount) [ 000000]
specloopname_ln32      (specloopname     ) [ 000000]
add_ln34               (add              ) [ 000000]
acc_2                  (partselect       ) [ 000000]
store_ln30             (store            ) [ 000000]
br_ln32                (br               ) [ 000000]
acc_1_load             (load             ) [ 000000]
write_ln0              (write            ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phi_mul">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="W1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="acc_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="phi_mul_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="16" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="W1_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="16" slack="0"/>
<pin id="75" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W1_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="image_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="10" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W1_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln32_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="10" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln30_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="j_1_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln32_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln32_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln32_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln34_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln34_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln34_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln32_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln34_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sext_ln34_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="acc_1_load_1_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="3"/>
<pin id="157" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load_1/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="shl_ln1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="acc_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="24" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="0" index="3" bw="6" slack="0"/>
<pin id="171" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_2/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln30_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="4"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="acc_1_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="3"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load/4 "/>
</bind>
</comp>

<comp id="184" class="1007" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="24" slack="0"/>
<pin id="188" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln34/2 sext_ln34_2/4 add_ln34/4 "/>
</bind>
</comp>

<comp id="193" class="1005" name="acc_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

<comp id="201" class="1005" name="j_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="208" class="1005" name="icmp_ln32_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="3"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="212" class="1005" name="W1_addr_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="1"/>
<pin id="214" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W1_addr "/>
</bind>
</comp>

<comp id="217" class="1005" name="image_addr_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="1"/>
<pin id="219" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="image_addr "/>
</bind>
</comp>

<comp id="222" class="1005" name="sext_ln34_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="18" slack="1"/>
<pin id="224" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="227" class="1005" name="sext_ln34_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="18" slack="1"/>
<pin id="229" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln34_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="shl_ln1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="1"/>
<pin id="234" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="48" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="71" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="130"><net_src comp="107" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="58" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="127" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="146"><net_src comp="116" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="85" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="91" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="166" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="189"><net_src comp="151" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="147" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="158" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="196"><net_src comp="50" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="204"><net_src comp="54" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="211"><net_src comp="110" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="71" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="220"><net_src comp="78" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="225"><net_src comp="147" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="230"><net_src comp="151" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="235"><net_src comp="158" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="184" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_1_out | {4 }
 - Input state : 
	Port: nn_fpga_top_Pipeline_VITIS_LOOP_32_2 : phi_mul | {1 }
	Port: nn_fpga_top_Pipeline_VITIS_LOOP_32_2 : image_r | {1 2 }
	Port: nn_fpga_top_Pipeline_VITIS_LOOP_32_2 : W1 | {1 2 }
  - Chain level:
	State 1
		store_ln32 : 1
		store_ln30 : 1
		j_1 : 1
		icmp_ln32 : 2
		add_ln32 : 2
		br_ln32 : 3
		zext_ln32 : 2
		zext_ln34 : 2
		add_ln34_1 : 3
		zext_ln34_1 : 4
		W1_addr : 5
		image_addr : 3
		image_load : 4
		W1_load : 6
		store_ln32 : 3
	State 2
		sext_ln34 : 1
		sext_ln34_1 : 1
		mul_ln34 : 2
	State 3
	State 4
		shl_ln1 : 1
		sext_ln34_2 : 1
		add_ln34 : 2
		write_ln0 : 1
	State 5
		acc_2 : 1
		store_ln30 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln32_fu_116     |    0    |    0    |    17   |
|          |    add_ln34_1_fu_131    |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln32_fu_110    |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_184       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | phi_mul_read_read_fu_58 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln0_write_fu_64  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln32_fu_122    |    0    |    0    |    0    |
|   zext   |     zext_ln34_fu_127    |    0    |    0    |    0    |
|          |    zext_ln34_1_fu_137   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |     sext_ln34_fu_147    |    0    |    0    |    0    |
|          |    sext_ln34_1_fu_151   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln1_fu_158     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|       acc_2_fu_166      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    57   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  W1_addr_reg_212  |   16   |
|   acc_1_reg_193   |   16   |
| icmp_ln32_reg_208 |    1   |
| image_addr_reg_217|   10   |
|     j_reg_201     |   10   |
|sext_ln34_1_reg_227|   18   |
| sext_ln34_reg_222 |   18   |
|  shl_ln1_reg_232  |   24   |
+-------------------+--------+
|       Total       |   113  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_91 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_184    |  p0  |   3  |  10  |   30   ||    0    ||    13   |
|    grp_fu_184    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   98   || 6.47243 ||    0    ||    40   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   40   |
|  Register |    -   |    -   |   113  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   113  |   97   |
+-----------+--------+--------+--------+--------+
