<stg><name>quantize_activation</name>


<trans_list>

<trans id="309" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="58" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="63" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:1  %input_0_V_addr = getelementptr [96 x i38]* %input_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="38" op_0_bw="7">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:2  %p_Val2_s = load i38* %input_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="38" op_0_bw="7">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:2  %p_Val2_s = load i38* %input_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="38" op_2_bw="32">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:3  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %p_Val2_s, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:4  %sub_ln703 = sub i38 0, %p_Val2_s

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:5  %p_Val2_13 = select i1 %tmp_72, i38 %sub_ln703, i38 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str1843)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="38" op_0_bw="38" op_1_bw="0" op_2_bw="38" op_3_bw="0">
<![CDATA[
:0  %max_val_V_0_0 = phi i38 [ %p_Val2_13, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %p_Val2_16, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="max_val_V_0_0"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %j_0_0 = phi i7 [ 1, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %add_ln87, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln87 = icmp eq i7 %j_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 95, i64 95, i64 95)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln87, label %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge.0:1  %zext_ln88 = zext i7 %j_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2  %input_0_V_addr_5 = getelementptr [96 x i38]* %input_0_V, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="input_0_V_addr_5"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="38" op_0_bw="7">
<![CDATA[
._crit_edge.0:3  %p_Val2_14 = load i38* %input_0_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:9  %add_ln87 = add i7 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="37" op_0_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %trunc_ln87 = trunc i38 %max_val_V_0_0 to i37

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:1  %icmp_ln1494_32 = icmp sgt i38 %max_val_V_0_0, 10

]]></Node>
<StgValue><ssdm name="icmp_ln1494_32"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="37" op_0_bw="1" op_1_bw="37" op_2_bw="37">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:2  %select_ln60 = select i1 %icmp_ln1494_32, i37 %trunc_ln87, i37 10

]]></Node>
<StgValue><ssdm name="select_ln60"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="47" op_0_bw="37">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:3  %zext_ln1148 = zext i37 %select_ln60 to i47

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="51" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="38" op_0_bw="7">
<![CDATA[
._crit_edge.0:3  %p_Val2_14 = load i38* %input_0_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="38" op_2_bw="32">
<![CDATA[
._crit_edge.0:4  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %p_Val2_14, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:5  %sub_ln703_37 = sub i38 0, %p_Val2_14

]]></Node>
<StgValue><ssdm name="sub_ln703_37"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
._crit_edge.0:6  %p_Val2_15 = select i1 %tmp_73, i38 %sub_ln703_37, i38 %p_Val2_14

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1844) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
._crit_edge.0:7  %icmp_ln1494 = icmp sgt i38 %p_Val2_15, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
._crit_edge.0:8  %p_Val2_16 = select i1 %icmp_ln1494, i38 %p_Val2_15, i38 %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:10  br label %1

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="50" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="49" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="48" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="47" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="98" st_id="11" stage="46" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="45" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="100" st_id="13" stage="44" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="101" st_id="14" stage="43" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="102" st_id="15" stage="42" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="103" st_id="16" stage="41" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="104" st_id="17" stage="40" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="105" st_id="18" stage="39" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="106" st_id="19" stage="38" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="107" st_id="20" stage="37" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="108" st_id="21" stage="36" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="109" st_id="22" stage="35" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="110" st_id="23" stage="34" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="111" st_id="24" stage="33" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="112" st_id="25" stage="32" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="113" st_id="26" stage="31" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="114" st_id="27" stage="30" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="115" st_id="28" stage="29" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="116" st_id="29" stage="28" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="117" st_id="30" stage="27" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="118" st_id="31" stage="26" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="119" st_id="32" stage="25" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="120" st_id="33" stage="24" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="121" st_id="34" stage="23" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="122" st_id="35" stage="22" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="123" st_id="36" stage="21" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="124" st_id="37" stage="20" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="125" st_id="38" stage="19" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="126" st_id="39" stage="18" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="127" st_id="40" stage="17" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="128" st_id="41" stage="16" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="129" st_id="42" stage="15" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="130" st_id="43" stage="14" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="131" st_id="44" stage="13" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="132" st_id="45" stage="12" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="133" st_id="46" stage="11" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="134" st_id="47" stage="10" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="135" st_id="48" stage="9" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="136" st_id="49" stage="8" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="137" st_id="50" stage="7" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="138" st_id="51" stage="6" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="139" st_id="52" stage="5" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="140" st_id="53" stage="4" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="141" st_id="54" stage="3" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="142" st_id="55" stage="2" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="143" st_id="56" stage="1" lat="51">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="38" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:4  %udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>

<operation id="144" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="38" op_0_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:5  %trunc_ln703 = trunc i47 %udiv_ln1148 to i38

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="145" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="58" op_0_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:6  %sext_ln94 = sext i38 %trunc_ln703 to i58

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="146" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:7  br label %0

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="147" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %jo_0_0 = phi i3 [ 0, %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0 ], [ %add_ln94, %QUANTIZE_ACTIVATION_LOOP_3_end ]

]]></Node>
<StgValue><ssdm name="jo_0_0"/></StgValue>
</operation>

<operation id="148" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln94 = icmp eq i3 %jo_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="149" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="150" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln94 = add i3 %jo_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="151" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln94, label %QUANTIZE_ACTIVATION_LOOP_1_end, label %QUANTIZE_ACTIVATION_LOOP_3_begin

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="152" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1845) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="153" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_3_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str1845)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="154" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_3_begin:2  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %jo_0_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="155" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_3_begin:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="156" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str1843, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="157" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="38">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_end:1  ret i38 %trunc_ln703

]]></Node>
<StgValue><ssdm name="ret_ln105"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="158" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %ji_0_0 = phi i3 [ 0, %QUANTIZE_ACTIVATION_LOOP_3_begin ], [ %add_ln95, %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.38 ]

]]></Node>
<StgValue><ssdm name="ji_0_0"/></StgValue>
</operation>

<operation id="159" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="3">
<![CDATA[
:1  %zext_ln95 = zext i3 %ji_0_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="160" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln95 = icmp eq i3 %ji_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="161" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="162" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln95 = add i3 %ji_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="163" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln95, label %QUANTIZE_ACTIVATION_LOOP_3_end, label %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="164" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:1  %trunc_ln96 = trunc i3 %ji_0_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="165" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:2  %add_ln96 = add i5 %shl_ln, %zext_ln95

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="166" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:3  %shl_ln1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln96, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="167" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:4  %zext_ln98 = zext i7 %shl_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="168" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:5  %input_0_V_addr_6 = getelementptr [96 x i38]* %input_0_V, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="input_0_V_addr_6"/></StgValue>
</operation>

<operation id="169" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="38" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:6  %input_0_V_load = load i38* %input_0_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="170" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:27  %lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %add_ln96, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="171" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:33  %or_ln98 = or i7 %shl_ln1, 1

]]></Node>
<StgValue><ssdm name="or_ln98"/></StgValue>
</operation>

<operation id="172" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:34  %zext_ln98_1 = zext i7 %or_ln98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="173" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:35  %input_0_V_addr_7 = getelementptr [96 x i38]* %input_0_V, i64 0, i64 %zext_ln98_1

]]></Node>
<StgValue><ssdm name="input_0_V_addr_7"/></StgValue>
</operation>

<operation id="174" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="38" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:36  %input_0_V_load_5 = load i38* %input_0_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="175" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_3_end:0  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str1845, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="176" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_3_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="177" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="38" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:6  %input_0_V_load = load i38* %input_0_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="178" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="38" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:36  %input_0_V_load_5 = load i38* %input_0_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="179" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:61  %or_ln98_1 = or i7 %shl_ln1, 2

]]></Node>
<StgValue><ssdm name="or_ln98_1"/></StgValue>
</operation>

<operation id="180" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:62  %zext_ln98_2 = zext i7 %or_ln98_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98_2"/></StgValue>
</operation>

<operation id="181" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:63  %input_0_V_addr_8 = getelementptr [96 x i38]* %input_0_V, i64 0, i64 %zext_ln98_2

]]></Node>
<StgValue><ssdm name="input_0_V_addr_8"/></StgValue>
</operation>

<operation id="182" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="38" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:64  %input_0_V_load_6 = load i38* %input_0_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="183" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:89  %or_ln98_2 = or i7 %shl_ln1, 3

]]></Node>
<StgValue><ssdm name="or_ln98_2"/></StgValue>
</operation>

<operation id="184" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:90  %zext_ln98_3 = zext i7 %or_ln98_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98_3"/></StgValue>
</operation>

<operation id="185" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="38" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:91  %input_0_V_addr_9 = getelementptr [96 x i38]* %input_0_V, i64 0, i64 %zext_ln98_3

]]></Node>
<StgValue><ssdm name="input_0_V_addr_9"/></StgValue>
</operation>

<operation id="186" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="38" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:92  %input_0_V_load_7 = load i38* %input_0_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="187" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="58" op_0_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:7  %sext_ln1118 = sext i38 %input_0_V_load to i58

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="188" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:8  %mul_ln1118 = mul i58 %sext_ln1118, %sext_ln94

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="189" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:9  %p_Val2_9 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="190" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="58" op_0_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:37  %sext_ln1118_3 = sext i38 %input_0_V_load_5 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="191" st_id="60" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:38  %mul_ln1118_1 = mul i58 %sext_ln1118_3, %sext_ln94

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="192" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:39  %p_Val2_17 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118_1, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="193" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="38" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:64  %input_0_V_load_6 = load i38* %input_0_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="194" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="38" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:92  %input_0_V_load_7 = load i38* %input_0_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="195" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:10  %icmp_ln1494_33 = icmp sgt i38 %p_Val2_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_33"/></StgValue>
</operation>

<operation id="196" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:11  %select_ln67 = select i1 %icmp_ln1494_33, i38 524288, i38 -524288

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="197" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:12  %add_ln67 = add i38 %select_ln67, %p_Val2_9

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="198" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:13  %p_Result_s = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="199" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="38" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:14  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="200" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="20" op_0_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:15  %trunc_ln851 = trunc i38 %add_ln67 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="201" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:16  %icmp_ln851 = icmp eq i20 %trunc_ln851, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="202" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:17  %add_ln700 = add i18 1, %p_Result_s

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="203" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:18  %select_ln851 = select i1 %icmp_ln851, i18 %p_Result_s, i18 %add_ln700

]]></Node>
<StgValue><ssdm name="select_ln851"/></StgValue>
</operation>

<operation id="204" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:19  %select_ln850 = select i1 %tmp_74, i18 %select_ln851, i18 %p_Result_s

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="205" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:21  %tmp_75 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="206" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:40  %icmp_ln1494_34 = icmp sgt i38 %p_Val2_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_34"/></StgValue>
</operation>

<operation id="207" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:41  %select_ln67_1 = select i1 %icmp_ln1494_34, i38 524288, i38 -524288

]]></Node>
<StgValue><ssdm name="select_ln67_1"/></StgValue>
</operation>

<operation id="208" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:42  %add_ln67_1 = add i38 %select_ln67_1, %p_Val2_17

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="209" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:43  %p_Result_0_1 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67_1, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="p_Result_0_1"/></StgValue>
</operation>

<operation id="210" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="38" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:44  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67_1, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="211" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="20" op_0_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:45  %trunc_ln851_1 = trunc i38 %add_ln67_1 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln851_1"/></StgValue>
</operation>

<operation id="212" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:46  %icmp_ln851_1 = icmp eq i20 %trunc_ln851_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_1"/></StgValue>
</operation>

<operation id="213" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:47  %add_ln700_1 = add i18 1, %p_Result_0_1

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="214" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:48  %select_ln851_1 = select i1 %icmp_ln851_1, i18 %p_Result_0_1, i18 %add_ln700_1

]]></Node>
<StgValue><ssdm name="select_ln851_1"/></StgValue>
</operation>

<operation id="215" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:49  %select_ln850_1 = select i1 %tmp_76, i18 %select_ln851_1, i18 %p_Result_0_1

]]></Node>
<StgValue><ssdm name="select_ln850_1"/></StgValue>
</operation>

<operation id="216" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:51  %tmp_77 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850_1, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="217" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="58" op_0_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:65  %sext_ln1118_4 = sext i38 %input_0_V_load_6 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="218" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:66  %mul_ln1118_2 = mul i58 %sext_ln1118_4, %sext_ln94

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="219" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:67  %p_Val2_18 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118_2, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="220" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="58" op_0_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:93  %sext_ln1118_5 = sext i38 %input_0_V_load_7 to i58

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="221" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:94  %mul_ln1118_3 = mul i58 %sext_ln1118_5, %sext_ln94

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="222" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="38" op_0_bw="38" op_1_bw="58" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:95  %p_Val2_19 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118_3, i32 20, i32 57)

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="223" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:20  %icmp_ln887 = icmp slt i18 %select_ln850, -128

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="224" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:22  %icmp_ln895 = icmp sgt i11 %tmp_75, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="225" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:23  %trunc_ln99 = trunc i18 %select_ln850 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="226" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:24  %select_ln887 = select i1 %icmp_ln887, i8 -128, i8 127

]]></Node>
<StgValue><ssdm name="select_ln887"/></StgValue>
</operation>

<operation id="227" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:25  %or_ln887 = or i1 %icmp_ln887, %icmp_ln895

]]></Node>
<StgValue><ssdm name="or_ln887"/></StgValue>
</operation>

<operation id="228" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:26  %select_ln887_1 = select i1 %or_ln887, i8 %select_ln887, i8 %trunc_ln99

]]></Node>
<StgValue><ssdm name="select_ln887_1"/></StgValue>
</operation>

<operation id="229" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:50  %icmp_ln887_1 = icmp slt i18 %select_ln850_1, -128

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="230" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:52  %icmp_ln895_1 = icmp sgt i11 %tmp_77, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="231" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:53  %trunc_ln99_1 = trunc i18 %select_ln850_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln99_1"/></StgValue>
</operation>

<operation id="232" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:54  %select_ln887_2 = select i1 %icmp_ln887_1, i8 -128, i8 127

]]></Node>
<StgValue><ssdm name="select_ln887_2"/></StgValue>
</operation>

<operation id="233" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:55  %or_ln887_1 = or i1 %icmp_ln887_1, %icmp_ln895_1

]]></Node>
<StgValue><ssdm name="or_ln887_1"/></StgValue>
</operation>

<operation id="234" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:56  %select_ln887_3 = select i1 %or_ln887_1, i8 %select_ln887_2, i8 %trunc_ln99_1

]]></Node>
<StgValue><ssdm name="select_ln887_3"/></StgValue>
</operation>

<operation id="235" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:68  %icmp_ln1494_35 = icmp sgt i38 %p_Val2_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_35"/></StgValue>
</operation>

<operation id="236" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:69  %select_ln67_2 = select i1 %icmp_ln1494_35, i38 524288, i38 -524288

]]></Node>
<StgValue><ssdm name="select_ln67_2"/></StgValue>
</operation>

<operation id="237" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:70  %add_ln67_2 = add i38 %select_ln67_2, %p_Val2_18

]]></Node>
<StgValue><ssdm name="add_ln67_2"/></StgValue>
</operation>

<operation id="238" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:71  %p_Result_0_2 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67_2, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="p_Result_0_2"/></StgValue>
</operation>

<operation id="239" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="38" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:72  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67_2, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="240" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:73  %trunc_ln851_2 = trunc i38 %add_ln67_2 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln851_2"/></StgValue>
</operation>

<operation id="241" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:74  %icmp_ln851_2 = icmp eq i20 %trunc_ln851_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_2"/></StgValue>
</operation>

<operation id="242" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:75  %add_ln700_2 = add i18 1, %p_Result_0_2

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="243" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:76  %select_ln851_2 = select i1 %icmp_ln851_2, i18 %p_Result_0_2, i18 %add_ln700_2

]]></Node>
<StgValue><ssdm name="select_ln851_2"/></StgValue>
</operation>

<operation id="244" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:77  %select_ln850_2 = select i1 %tmp_78, i18 %select_ln851_2, i18 %p_Result_0_2

]]></Node>
<StgValue><ssdm name="select_ln850_2"/></StgValue>
</operation>

<operation id="245" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:79  %tmp_79 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850_2, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="246" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:96  %icmp_ln1494_36 = icmp sgt i38 %p_Val2_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_36"/></StgValue>
</operation>

<operation id="247" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:97  %select_ln67_3 = select i1 %icmp_ln1494_36, i38 524288, i38 -524288

]]></Node>
<StgValue><ssdm name="select_ln67_3"/></StgValue>
</operation>

<operation id="248" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:98  %add_ln67_3 = add i38 %select_ln67_3, %p_Val2_19

]]></Node>
<StgValue><ssdm name="add_ln67_3"/></StgValue>
</operation>

<operation id="249" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="18" op_0_bw="18" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:99  %p_Result_0_3 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67_3, i32 20, i32 37)

]]></Node>
<StgValue><ssdm name="p_Result_0_3"/></StgValue>
</operation>

<operation id="250" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="38" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:100  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67_3, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="251" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="20" op_0_bw="38">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:101  %trunc_ln851_3 = trunc i38 %add_ln67_3 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln851_3"/></StgValue>
</operation>

<operation id="252" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:102  %icmp_ln851_3 = icmp eq i20 %trunc_ln851_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851_3"/></StgValue>
</operation>

<operation id="253" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:103  %add_ln700_3 = add i18 1, %p_Result_0_3

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="254" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:104  %select_ln851_3 = select i1 %icmp_ln851_3, i18 %p_Result_0_3, i18 %add_ln700_3

]]></Node>
<StgValue><ssdm name="select_ln851_3"/></StgValue>
</operation>

<operation id="255" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:105  %select_ln850_3 = select i1 %tmp_80, i18 %select_ln851_3, i18 %p_Result_0_3

]]></Node>
<StgValue><ssdm name="select_ln850_3"/></StgValue>
</operation>

<operation id="256" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:107  %tmp_81 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850_3, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="257" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1846) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln95"/></StgValue>
</operation>

<operation id="258" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:28  %zext_ln180 = zext i3 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="259" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:29  %output_states_0_0_s = getelementptr [6 x i8]* %output_states_0_0_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_0_0_s"/></StgValue>
</operation>

<operation id="260" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:30  %output_states_1_0_s = getelementptr [6 x i8]* %output_states_1_0_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_1_0_s"/></StgValue>
</operation>

<operation id="261" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:31  %output_states_2_0_s = getelementptr [6 x i8]* %output_states_2_0_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_2_0_s"/></StgValue>
</operation>

<operation id="262" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:32  %output_states_3_0_s = getelementptr [6 x i8]* %output_states_3_0_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_3_0_s"/></StgValue>
</operation>

<operation id="263" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:57  %output_states_0_1_s = getelementptr [6 x i8]* %output_states_0_1_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_0_1_s"/></StgValue>
</operation>

<operation id="264" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:58  %output_states_1_1_s = getelementptr [6 x i8]* %output_states_1_1_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_1_1_s"/></StgValue>
</operation>

<operation id="265" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:59  %output_states_2_1_s = getelementptr [6 x i8]* %output_states_2_1_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_2_1_s"/></StgValue>
</operation>

<operation id="266" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:60  %output_states_3_1_s = getelementptr [6 x i8]* %output_states_3_1_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_3_1_s"/></StgValue>
</operation>

<operation id="267" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:78  %icmp_ln887_2 = icmp slt i18 %select_ln850_2, -128

]]></Node>
<StgValue><ssdm name="icmp_ln887_2"/></StgValue>
</operation>

<operation id="268" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:80  %icmp_ln895_2 = icmp sgt i11 %tmp_79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_2"/></StgValue>
</operation>

<operation id="269" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:81  %trunc_ln99_2 = trunc i18 %select_ln850_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln99_2"/></StgValue>
</operation>

<operation id="270" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:82  %select_ln887_4 = select i1 %icmp_ln887_2, i8 -128, i8 127

]]></Node>
<StgValue><ssdm name="select_ln887_4"/></StgValue>
</operation>

<operation id="271" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:83  %or_ln887_2 = or i1 %icmp_ln887_2, %icmp_ln895_2

]]></Node>
<StgValue><ssdm name="or_ln887_2"/></StgValue>
</operation>

<operation id="272" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:84  %select_ln887_5 = select i1 %or_ln887_2, i8 %select_ln887_4, i8 %trunc_ln99_2

]]></Node>
<StgValue><ssdm name="select_ln887_5"/></StgValue>
</operation>

<operation id="273" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:85  %output_states_0_2_s = getelementptr [6 x i8]* %output_states_0_2_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_0_2_s"/></StgValue>
</operation>

<operation id="274" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:86  %output_states_1_2_s = getelementptr [6 x i8]* %output_states_1_2_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_1_2_s"/></StgValue>
</operation>

<operation id="275" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:87  %output_states_2_2_s = getelementptr [6 x i8]* %output_states_2_2_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_2_2_s"/></StgValue>
</operation>

<operation id="276" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:88  %output_states_3_2_s = getelementptr [6 x i8]* %output_states_3_2_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_3_2_s"/></StgValue>
</operation>

<operation id="277" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:106  %icmp_ln887_3 = icmp slt i18 %select_ln850_3, -128

]]></Node>
<StgValue><ssdm name="icmp_ln887_3"/></StgValue>
</operation>

<operation id="278" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:108  %icmp_ln895_3 = icmp sgt i11 %tmp_81, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_3"/></StgValue>
</operation>

<operation id="279" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="18">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:109  %trunc_ln99_3 = trunc i18 %select_ln850_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln99_3"/></StgValue>
</operation>

<operation id="280" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:110  %select_ln887_6 = select i1 %icmp_ln887_3, i8 -128, i8 127

]]></Node>
<StgValue><ssdm name="select_ln887_6"/></StgValue>
</operation>

<operation id="281" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:111  %or_ln887_3 = or i1 %icmp_ln887_3, %icmp_ln895_3

]]></Node>
<StgValue><ssdm name="or_ln887_3"/></StgValue>
</operation>

<operation id="282" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:112  %select_ln887_7 = select i1 %or_ln887_3, i8 %select_ln887_6, i8 %trunc_ln99_3

]]></Node>
<StgValue><ssdm name="select_ln887_7"/></StgValue>
</operation>

<operation id="283" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:113  %output_states_0_3_s = getelementptr [6 x i8]* %output_states_0_3_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_0_3_s"/></StgValue>
</operation>

<operation id="284" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:114  %output_states_1_3_s = getelementptr [6 x i8]* %output_states_1_3_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_1_3_s"/></StgValue>
</operation>

<operation id="285" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:115  %output_states_2_3_s = getelementptr [6 x i8]* %output_states_2_3_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_2_3_s"/></StgValue>
</operation>

<operation id="286" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:116  %output_states_3_3_s = getelementptr [6 x i8]* %output_states_3_3_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="output_states_3_3_s"/></StgValue>
</operation>

<operation id="287" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv:117  switch i2 %trunc_ln96, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln100"/></StgValue>
</operation>

<operation id="288" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch14:0  store i8 %select_ln887_1, i8* %output_states_2_0_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="289" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch14:1  store i8 %select_ln887_3, i8* %output_states_2_1_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="290" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch14:2  store i8 %select_ln887_5, i8* %output_states_2_2_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="291" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch14:3  store i8 %select_ln887_7, i8* %output_states_2_3_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="292" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch14:4  br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="293" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch13:0  store i8 %select_ln887_1, i8* %output_states_1_0_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="294" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch13:1  store i8 %select_ln887_3, i8* %output_states_1_1_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="295" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch13:2  store i8 %select_ln887_5, i8* %output_states_1_2_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="296" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch13:3  store i8 %select_ln887_7, i8* %output_states_1_3_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="297" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch13:4  br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="298" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch12:0  store i8 %select_ln887_1, i8* %output_states_0_0_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="299" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch12:1  store i8 %select_ln887_3, i8* %output_states_0_1_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="300" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch12:2  store i8 %select_ln887_5, i8* %output_states_0_2_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="301" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch12:3  store i8 %select_ln887_7, i8* %output_states_0_3_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="302" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch12:4  br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="303" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch15:0  store i8 %select_ln887_1, i8* %output_states_3_0_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="304" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch15:1  store i8 %select_ln887_3, i8* %output_states_3_1_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="305" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch15:2  store i8 %select_ln887_5, i8* %output_states_3_2_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="306" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
branch15:3  store i8 %select_ln887_7, i8* %output_states_3_3_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="307" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln96" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch15:4  br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="308" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.38:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
