# Day 1: Functional Verification and Synthesis of 2x1 MUX. 

## Introduction to simulator Iverilog and GTKWave. 
* **Iverilog** is an open-source simulator tool used to verify whether an RTL design adheres to the specified requirements by simulating the design's functionality.
* **GTKWave** is used to view the waveform.
* Iverilog based simulation flow
![image](https://github.com/user-attachments/assets/91202d92-99b0-4e1f-8d3f-ea9025417d07)

## Process
**Step 1** : Passing RTL desing and corresponding testbench to Iverilog simulatator
![RTL iverilog](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%201/Mux%202%3A1%20Images/Functional%20Veri/Screenshot%202025-05-11%20205940.png)
**Step 2** : Generating vcd(value change dump) file
![vcd file](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%201/Mux%202%3A1%20Images/Functional%20Veri/Screenshot%202025-05-11%20205923.png)
**Step 3** : Visualizing the variables dumping into a VCD file with GTKwave
![running gtkwave](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%201/Mux%202%3A1%20Images/Functional%20Veri/Screenshot%202025-05-11%20205907.png)
**Step 4** : Simulation waveform
![simulation waveform](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%201/Mux%202%3A1%20Images/Functional%20Veri/Screenshot%202025-05-11%20205825.png)
