<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1570731098">
  <File Type="PA-TCL" Name="lab2_block_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="lab2_block_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="lab2_block_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="lab2_block_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="lab2_block_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="lab2_block_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/half_adder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/new/half_adder.vhd"/>
        <Attr Name="ImportTime" Val="1570724473"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/full_adder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/new/full_adder.vhd"/>
        <Attr Name="ImportTime" Val="1570727376"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/lab2_block/lab2_block.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/lab2_block.bd"/>
        <Attr Name="ImportTime" Val="1570729767"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/lab2_block/hdl/lab2_block_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/bd/lab2_block/hdl/lab2_block_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1570730393"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/lab2.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Xilinx/Kayode/lab2/adder_vhdl/adder_vhdl.srcs/sources_1/new/lab2.vhd"/>
        <Attr Name="ImportTime" Val="1570726322"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="lab2_block_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/lab2/Nexys4DDR_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../Xilinx/Kayode/lab2/Nexys4DDR_Master.xdc"/>
        <Attr Name="ImportTime" Val="1570731082"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="lab2_block_half_adder_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="lab2_block_full_adder_0_0"/>
</GenRun>
