// Seed: 3222704028
module module_0 ();
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output supply0 id_2,
    input supply1 id_3,
    output wire id_4,
    input wire id_5,
    input tri1 id_6
);
  assign id_4 = id_5;
  module_0();
  always id_4 = $display(1'h0 - 1'h0);
  wire id_8;
  wire id_9;
endmodule
module module_2 (
    output tri1 id_0
);
  uwire id_2;
  assign id_0 = 1'b0 !== 1;
  tri1 id_3;
  module_0();
  tri  id_4;
  assign id_2 = {1{id_2}};
  always $display(1, id_2 - 1, id_3);
  assign id_3 = id_3;
  assign id_2 = id_2;
  assign id_4 = 1 ? id_4 : id_2;
  wor id_5 = id_2, id_6;
  assign id_6 = id_6;
  assign id_2 = id_3;
  wire id_7, id_8 = id_8;
  integer id_9 ((1'b0));
  assign id_2 = (id_5);
endmodule
