// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "03/10/2025 16:09:34"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module digital_design_lab1_problem3 (
	clk,
	reset,
	changingA,
	a,
	b,
	eVar,
	isNegativeR,
	r,
	segDA,
	segUA,
	segDB,
	segUB,
	segDR,
	segUR);
input 	clk;
input 	reset;
input 	changingA;
input 	[5:0] a;
input 	[5:0] b;
input 	[5:0] eVar;
output 	isNegativeR;
output 	[5:0] r;
output 	[6:0] segDA;
output 	[6:0] segUA;
output 	[6:0] segDB;
output 	[6:0] segUB;
output 	[6:0] segDR;
output 	[6:0] segUR;

// Design Ports Information
// isNegativeR	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[4]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[5]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDA[0]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDA[1]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDA[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDA[3]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDA[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDA[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDA[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUA[0]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUA[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUA[2]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUA[3]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUA[4]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUA[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUA[6]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDB[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDB[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDB[2]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDB[3]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDB[4]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDB[5]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDB[6]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUB[0]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUB[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUB[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUB[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUB[4]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUB[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUB[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDR[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDR[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDR[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDR[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDR[4]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDR[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segDR[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUR[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUR[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUR[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUR[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUR[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUR[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segUR[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[5]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[3]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[2]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[1]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[0]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// eVar[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// changingA	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// eVar[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// eVar[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// eVar[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// eVar[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// eVar[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \a[4]~input_o ;
wire \b[3]~input_o ;
wire \a[3]~input_o ;
wire \a[0]~input_o ;
wire \b[2]~input_o ;
wire \b[1]~input_o ;
wire \a[1]~input_o ;
wire \b[0]~input_o ;
wire \a[2]~input_o ;
wire \LessThan0~0_combout ;
wire \b[4]~input_o ;
wire \LessThan0~1_combout ;
wire \eVar[1]~input_o ;
wire \reset~input_o ;
wire \changingA~input_o ;
wire \eVar[2]~input_o ;
wire \eVar[4]~input_o ;
wire \eVar[3]~input_o ;
wire \eVar[0]~input_o ;
wire \Equal0~0_combout ;
wire \eVar[5]~input_o ;
wire \Equal1~0_combout ;
wire \always1~0_combout ;
wire \a[5]~input_o ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \b[5]~input_o ;
wire \LessThan2~1_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~2_combout ;
wire \LessThan2~3_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~2_combout ;
wire \isNegativeRO~0_combout ;
wire \isNegativeRO~q ;
wire \isNegativeR~0_combout ;
wire \isNegativeR~reg0_q ;
wire \Add0~1_sumout ;
wire \Add1~1_sumout ;
wire \r[0]~0_combout ;
wire \LessThan0~2_combout ;
wire \r[0]~reg0_q ;
wire \Add0~2 ;
wire \Add0~3 ;
wire \Add0~5_sumout ;
wire \Add1~2 ;
wire \Add1~3 ;
wire \Add1~5_sumout ;
wire \r[1]~reg0_q ;
wire \Add0~6 ;
wire \Add0~7 ;
wire \Add0~9_sumout ;
wire \Add1~6 ;
wire \Add1~7 ;
wire \Add1~9_sumout ;
wire \r[2]~reg0_q ;
wire \Add0~10 ;
wire \Add0~11 ;
wire \Add0~13_sumout ;
wire \Add1~10 ;
wire \Add1~11 ;
wire \Add1~13_sumout ;
wire \r[3]~reg0_q ;
wire \Add0~14 ;
wire \Add0~15 ;
wire \Add0~17_sumout ;
wire \Add1~14 ;
wire \Add1~15 ;
wire \Add1~17_sumout ;
wire \r[4]~reg0_q ;
wire \Add0~18 ;
wire \Add0~19 ;
wire \Add0~21_sumout ;
wire \Add1~18 ;
wire \Add1~19 ;
wire \Add1~21_sumout ;
wire \r[5]~reg0_q ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \Div0|auto_generated|divider|divider|op_5~22 ;
wire \Div0|auto_generated|divider|divider|op_5~18 ;
wire \Div0|auto_generated|divider|divider|op_5~14 ;
wire \Div0|auto_generated|divider|divider|op_5~10 ;
wire \Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \Div0|auto_generated|divider|divider|op_6~22_cout ;
wire \Div0|auto_generated|divider|divider|op_6~18_cout ;
wire \Div0|auto_generated|divider|divider|op_6~14_cout ;
wire \Div0|auto_generated|divider|divider|op_6~10_cout ;
wire \Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \WideOr6~0_combout ;
wire \segDA[0]~reg0_q ;
wire \WideOr5~0_combout ;
wire \segDA[1]~reg0_q ;
wire \WideOr4~0_combout ;
wire \segDA[2]~reg0_q ;
wire \WideOr3~0_combout ;
wire \segDA[3]~reg0_q ;
wire \WideOr2~0_combout ;
wire \segDA[4]~reg0_q ;
wire \WideOr1~0_combout ;
wire \segDA[5]~reg0_q ;
wire \WideOr0~0_combout ;
wire \segDA[6]~reg0_q ;
wire \Mod0|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~6 ;
wire \Mod0|auto_generated|divider|divider|op_5~10 ;
wire \Mod0|auto_generated|divider|divider|op_5~14 ;
wire \Mod0|auto_generated|divider|divider|op_5~26 ;
wire \Mod0|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~9_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_6~26_cout ;
wire \Mod0|auto_generated|divider|divider|op_6~6 ;
wire \Mod0|auto_generated|divider|divider|op_6~10 ;
wire \Mod0|auto_generated|divider|divider|op_6~14 ;
wire \Mod0|auto_generated|divider|divider|op_6~18 ;
wire \Mod0|auto_generated|divider|divider|op_6~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ;
wire \WideOr13~0_combout ;
wire \segUA[0]~reg0_q ;
wire \WideOr12~0_combout ;
wire \segUA[1]~reg0_q ;
wire \WideOr11~0_combout ;
wire \segUA[2]~reg0_q ;
wire \WideOr10~0_combout ;
wire \segUA[3]~reg0_q ;
wire \WideOr9~0_combout ;
wire \segUA[4]~reg0_q ;
wire \WideOr8~0_combout ;
wire \segUA[5]~reg0_q ;
wire \WideOr7~0_combout ;
wire \segUA[6]~reg0_q ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~26_cout ;
wire \Div1|auto_generated|divider|divider|op_5~22 ;
wire \Div1|auto_generated|divider|divider|op_5~18 ;
wire \Div1|auto_generated|divider|divider|op_5~14 ;
wire \Div1|auto_generated|divider|divider|op_5~10 ;
wire \Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~26_cout ;
wire \Div1|auto_generated|divider|divider|op_6~22_cout ;
wire \Div1|auto_generated|divider|divider|op_6~18_cout ;
wire \Div1|auto_generated|divider|divider|op_6~14_cout ;
wire \Div1|auto_generated|divider|divider|op_6~10_cout ;
wire \Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \WideOr20~0_combout ;
wire \segDB[0]~reg0_q ;
wire \WideOr19~0_combout ;
wire \segDB[1]~reg0_q ;
wire \WideOr18~0_combout ;
wire \segDB[2]~reg0_q ;
wire \WideOr17~0_combout ;
wire \segDB[3]~reg0_q ;
wire \WideOr16~0_combout ;
wire \segDB[4]~reg0_q ;
wire \WideOr15~0_combout ;
wire \segDB[5]~reg0_q ;
wire \WideOr14~0_combout ;
wire \segDB[6]~reg0_q ;
wire \Mod1|auto_generated|divider|divider|op_6~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~11_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~6 ;
wire \Mod1|auto_generated|divider|divider|op_5~10 ;
wire \Mod1|auto_generated|divider|divider|op_5~14 ;
wire \Mod1|auto_generated|divider|divider|op_5~26 ;
wire \Mod1|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~9_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~6 ;
wire \Mod1|auto_generated|divider|divider|op_6~10 ;
wire \Mod1|auto_generated|divider|divider|op_6~14 ;
wire \Mod1|auto_generated|divider|divider|op_6~18 ;
wire \Mod1|auto_generated|divider|divider|op_6~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \WideOr27~0_combout ;
wire \segUB[0]~reg0_q ;
wire \WideOr26~0_combout ;
wire \segUB[1]~reg0_q ;
wire \WideOr25~0_combout ;
wire \segUB[2]~reg0_q ;
wire \WideOr24~0_combout ;
wire \segUB[3]~reg0_q ;
wire \WideOr23~0_combout ;
wire \segUB[4]~reg0_q ;
wire \WideOr22~0_combout ;
wire \segUB[5]~reg0_q ;
wire \WideOr21~0_combout ;
wire \segUB[6]~reg0_q ;
wire \LessThan2~6_combout ;
wire \LessThan2~4_combout ;
wire \LessThan2~5_combout ;
wire \Add2~18_cout ;
wire \Add2~2 ;
wire \Add2~6 ;
wire \Add2~10 ;
wire \Add2~14 ;
wire \Add2~26 ;
wire \Add2~21_sumout ;
wire \Add2~25_sumout ;
wire \Add2~13_sumout ;
wire \Add2~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_4~22_cout ;
wire \Div2|auto_generated|divider|divider|op_4~18 ;
wire \Div2|auto_generated|divider|divider|op_4~14 ;
wire \Div2|auto_generated|divider|divider|op_4~10 ;
wire \Div2|auto_generated|divider|divider|op_4~6 ;
wire \Div2|auto_generated|divider|divider|op_4~1_sumout ;
wire \rO~0_combout ;
wire \Div2|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div2|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div2|auto_generated|divider|divider|op_4~17_sumout ;
wire \Add2~5_sumout ;
wire \Div2|auto_generated|divider|divider|op_5~26_cout ;
wire \Div2|auto_generated|divider|divider|op_5~22 ;
wire \Div2|auto_generated|divider|divider|op_5~18 ;
wire \Div2|auto_generated|divider|divider|op_5~14 ;
wire \Div2|auto_generated|divider|divider|op_5~10 ;
wire \Div2|auto_generated|divider|divider|op_5~6_cout ;
wire \Div2|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[17]~0_combout ;
wire \Div2|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[17]~1_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \Div2|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[15]~3_combout ;
wire \Div2|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_5~21_sumout ;
wire \Add2~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_6~26_cout ;
wire \Div2|auto_generated|divider|divider|op_6~22_cout ;
wire \Div2|auto_generated|divider|divider|op_6~18_cout ;
wire \Div2|auto_generated|divider|divider|op_6~14_cout ;
wire \Div2|auto_generated|divider|divider|op_6~10_cout ;
wire \Div2|auto_generated|divider|divider|op_6~6_cout ;
wire \Div2|auto_generated|divider|divider|op_6~1_sumout ;
wire \WideOr34~0_combout ;
wire \segDR[0]~reg0_q ;
wire \WideOr33~0_combout ;
wire \segDR[1]~reg0_q ;
wire \WideOr32~0_combout ;
wire \segDR[2]~reg0_q ;
wire \WideOr31~0_combout ;
wire \segDR[3]~reg0_q ;
wire \WideOr30~0_combout ;
wire \segDR[4]~reg0_q ;
wire \WideOr29~0_combout ;
wire \segDR[5]~reg0_q ;
wire \WideOr28~0_combout ;
wire \segDR[6]~reg0_q ;
wire \Mod2|auto_generated|divider|divider|op_6~26_cout ;
wire \Mod2|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod2|auto_generated|divider|divider|op_4~18_cout ;
wire \Mod2|auto_generated|divider|divider|op_4~6 ;
wire \Mod2|auto_generated|divider|divider|op_4~10 ;
wire \Mod2|auto_generated|divider|divider|op_4~22 ;
wire \Mod2|auto_generated|divider|divider|op_4~14 ;
wire \Mod2|auto_generated|divider|divider|op_4~1_sumout ;
wire \Mod2|auto_generated|divider|divider|op_4~13_sumout ;
wire \Mod2|auto_generated|divider|divider|op_4~21_sumout ;
wire \Mod2|auto_generated|divider|divider|op_4~9_sumout ;
wire \Mod2|auto_generated|divider|divider|op_4~5_sumout ;
wire \Mod2|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod2|auto_generated|divider|divider|op_5~6 ;
wire \Mod2|auto_generated|divider|divider|op_5~10 ;
wire \Mod2|auto_generated|divider|divider|op_5~14 ;
wire \Mod2|auto_generated|divider|divider|op_5~26 ;
wire \Mod2|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod2|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[17]~6_combout ;
wire \Mod2|auto_generated|divider|divider|op_5~25_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Mod2|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \Mod2|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod2|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod2|auto_generated|divider|divider|op_6~6 ;
wire \Mod2|auto_generated|divider|divider|op_6~10 ;
wire \Mod2|auto_generated|divider|divider|op_6~14 ;
wire \Mod2|auto_generated|divider|divider|op_6~18 ;
wire \Mod2|auto_generated|divider|divider|op_6~22_cout ;
wire \Mod2|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ;
wire \Mod2|auto_generated|divider|divider|op_6~13_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \Mod2|auto_generated|divider|divider|op_6~17_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ;
wire \Mod2|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[26]~1_combout ;
wire \WideOr41~0_combout ;
wire \segUR[0]~reg0_q ;
wire \WideOr40~0_combout ;
wire \segUR[1]~reg0_q ;
wire \WideOr39~0_combout ;
wire \segUR[2]~reg0_q ;
wire \WideOr38~0_combout ;
wire \segUR[3]~reg0_q ;
wire \WideOr37~0_combout ;
wire \segUR[4]~reg0_q ;
wire \WideOr36~0_combout ;
wire \segUR[5]~reg0_q ;
wire \WideOr35~0_combout ;
wire \segUR[6]~reg0_q ;
wire [5:0] aO;
wire [5:0] bO;


// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \isNegativeR~output (
	.i(\isNegativeR~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(isNegativeR),
	.obar());
// synopsys translate_off
defparam \isNegativeR~output .bus_hold = "false";
defparam \isNegativeR~output .open_drain_output = "false";
defparam \isNegativeR~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \r[0]~output (
	.i(\r[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[0]),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
defparam \r[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \r[1]~output (
	.i(\r[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[1]),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
defparam \r[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \r[2]~output (
	.i(\r[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[2]),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
defparam \r[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \r[3]~output (
	.i(\r[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[3]),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
defparam \r[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \r[4]~output (
	.i(\r[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[4]),
	.obar());
// synopsys translate_off
defparam \r[4]~output .bus_hold = "false";
defparam \r[4]~output .open_drain_output = "false";
defparam \r[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \r[5]~output (
	.i(\r[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[5]),
	.obar());
// synopsys translate_off
defparam \r[5]~output .bus_hold = "false";
defparam \r[5]~output .open_drain_output = "false";
defparam \r[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \segDA[0]~output (
	.i(\segDA[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDA[0]),
	.obar());
// synopsys translate_off
defparam \segDA[0]~output .bus_hold = "false";
defparam \segDA[0]~output .open_drain_output = "false";
defparam \segDA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \segDA[1]~output (
	.i(\segDA[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDA[1]),
	.obar());
// synopsys translate_off
defparam \segDA[1]~output .bus_hold = "false";
defparam \segDA[1]~output .open_drain_output = "false";
defparam \segDA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \segDA[2]~output (
	.i(\segDA[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDA[2]),
	.obar());
// synopsys translate_off
defparam \segDA[2]~output .bus_hold = "false";
defparam \segDA[2]~output .open_drain_output = "false";
defparam \segDA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \segDA[3]~output (
	.i(\segDA[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDA[3]),
	.obar());
// synopsys translate_off
defparam \segDA[3]~output .bus_hold = "false";
defparam \segDA[3]~output .open_drain_output = "false";
defparam \segDA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \segDA[4]~output (
	.i(\segDA[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDA[4]),
	.obar());
// synopsys translate_off
defparam \segDA[4]~output .bus_hold = "false";
defparam \segDA[4]~output .open_drain_output = "false";
defparam \segDA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \segDA[5]~output (
	.i(\segDA[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDA[5]),
	.obar());
// synopsys translate_off
defparam \segDA[5]~output .bus_hold = "false";
defparam \segDA[5]~output .open_drain_output = "false";
defparam \segDA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \segDA[6]~output (
	.i(\segDA[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDA[6]),
	.obar());
// synopsys translate_off
defparam \segDA[6]~output .bus_hold = "false";
defparam \segDA[6]~output .open_drain_output = "false";
defparam \segDA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \segUA[0]~output (
	.i(\segUA[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUA[0]),
	.obar());
// synopsys translate_off
defparam \segUA[0]~output .bus_hold = "false";
defparam \segUA[0]~output .open_drain_output = "false";
defparam \segUA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \segUA[1]~output (
	.i(\segUA[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUA[1]),
	.obar());
// synopsys translate_off
defparam \segUA[1]~output .bus_hold = "false";
defparam \segUA[1]~output .open_drain_output = "false";
defparam \segUA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \segUA[2]~output (
	.i(\segUA[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUA[2]),
	.obar());
// synopsys translate_off
defparam \segUA[2]~output .bus_hold = "false";
defparam \segUA[2]~output .open_drain_output = "false";
defparam \segUA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \segUA[3]~output (
	.i(\segUA[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUA[3]),
	.obar());
// synopsys translate_off
defparam \segUA[3]~output .bus_hold = "false";
defparam \segUA[3]~output .open_drain_output = "false";
defparam \segUA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \segUA[4]~output (
	.i(\segUA[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUA[4]),
	.obar());
// synopsys translate_off
defparam \segUA[4]~output .bus_hold = "false";
defparam \segUA[4]~output .open_drain_output = "false";
defparam \segUA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \segUA[5]~output (
	.i(\segUA[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUA[5]),
	.obar());
// synopsys translate_off
defparam \segUA[5]~output .bus_hold = "false";
defparam \segUA[5]~output .open_drain_output = "false";
defparam \segUA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \segUA[6]~output (
	.i(\segUA[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUA[6]),
	.obar());
// synopsys translate_off
defparam \segUA[6]~output .bus_hold = "false";
defparam \segUA[6]~output .open_drain_output = "false";
defparam \segUA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \segDB[0]~output (
	.i(\segDB[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDB[0]),
	.obar());
// synopsys translate_off
defparam \segDB[0]~output .bus_hold = "false";
defparam \segDB[0]~output .open_drain_output = "false";
defparam \segDB[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \segDB[1]~output (
	.i(\segDB[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDB[1]),
	.obar());
// synopsys translate_off
defparam \segDB[1]~output .bus_hold = "false";
defparam \segDB[1]~output .open_drain_output = "false";
defparam \segDB[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \segDB[2]~output (
	.i(\segDB[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDB[2]),
	.obar());
// synopsys translate_off
defparam \segDB[2]~output .bus_hold = "false";
defparam \segDB[2]~output .open_drain_output = "false";
defparam \segDB[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \segDB[3]~output (
	.i(\segDB[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDB[3]),
	.obar());
// synopsys translate_off
defparam \segDB[3]~output .bus_hold = "false";
defparam \segDB[3]~output .open_drain_output = "false";
defparam \segDB[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \segDB[4]~output (
	.i(\segDB[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDB[4]),
	.obar());
// synopsys translate_off
defparam \segDB[4]~output .bus_hold = "false";
defparam \segDB[4]~output .open_drain_output = "false";
defparam \segDB[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \segDB[5]~output (
	.i(\segDB[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDB[5]),
	.obar());
// synopsys translate_off
defparam \segDB[5]~output .bus_hold = "false";
defparam \segDB[5]~output .open_drain_output = "false";
defparam \segDB[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \segDB[6]~output (
	.i(\segDB[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDB[6]),
	.obar());
// synopsys translate_off
defparam \segDB[6]~output .bus_hold = "false";
defparam \segDB[6]~output .open_drain_output = "false";
defparam \segDB[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \segUB[0]~output (
	.i(\segUB[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUB[0]),
	.obar());
// synopsys translate_off
defparam \segUB[0]~output .bus_hold = "false";
defparam \segUB[0]~output .open_drain_output = "false";
defparam \segUB[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \segUB[1]~output (
	.i(\segUB[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUB[1]),
	.obar());
// synopsys translate_off
defparam \segUB[1]~output .bus_hold = "false";
defparam \segUB[1]~output .open_drain_output = "false";
defparam \segUB[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \segUB[2]~output (
	.i(\segUB[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUB[2]),
	.obar());
// synopsys translate_off
defparam \segUB[2]~output .bus_hold = "false";
defparam \segUB[2]~output .open_drain_output = "false";
defparam \segUB[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \segUB[3]~output (
	.i(\segUB[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUB[3]),
	.obar());
// synopsys translate_off
defparam \segUB[3]~output .bus_hold = "false";
defparam \segUB[3]~output .open_drain_output = "false";
defparam \segUB[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \segUB[4]~output (
	.i(\segUB[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUB[4]),
	.obar());
// synopsys translate_off
defparam \segUB[4]~output .bus_hold = "false";
defparam \segUB[4]~output .open_drain_output = "false";
defparam \segUB[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \segUB[5]~output (
	.i(\segUB[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUB[5]),
	.obar());
// synopsys translate_off
defparam \segUB[5]~output .bus_hold = "false";
defparam \segUB[5]~output .open_drain_output = "false";
defparam \segUB[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \segUB[6]~output (
	.i(\segUB[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUB[6]),
	.obar());
// synopsys translate_off
defparam \segUB[6]~output .bus_hold = "false";
defparam \segUB[6]~output .open_drain_output = "false";
defparam \segUB[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \segDR[0]~output (
	.i(\segDR[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDR[0]),
	.obar());
// synopsys translate_off
defparam \segDR[0]~output .bus_hold = "false";
defparam \segDR[0]~output .open_drain_output = "false";
defparam \segDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \segDR[1]~output (
	.i(\segDR[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDR[1]),
	.obar());
// synopsys translate_off
defparam \segDR[1]~output .bus_hold = "false";
defparam \segDR[1]~output .open_drain_output = "false";
defparam \segDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \segDR[2]~output (
	.i(\segDR[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDR[2]),
	.obar());
// synopsys translate_off
defparam \segDR[2]~output .bus_hold = "false";
defparam \segDR[2]~output .open_drain_output = "false";
defparam \segDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \segDR[3]~output (
	.i(\segDR[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDR[3]),
	.obar());
// synopsys translate_off
defparam \segDR[3]~output .bus_hold = "false";
defparam \segDR[3]~output .open_drain_output = "false";
defparam \segDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \segDR[4]~output (
	.i(\segDR[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDR[4]),
	.obar());
// synopsys translate_off
defparam \segDR[4]~output .bus_hold = "false";
defparam \segDR[4]~output .open_drain_output = "false";
defparam \segDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \segDR[5]~output (
	.i(\segDR[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDR[5]),
	.obar());
// synopsys translate_off
defparam \segDR[5]~output .bus_hold = "false";
defparam \segDR[5]~output .open_drain_output = "false";
defparam \segDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \segDR[6]~output (
	.i(\segDR[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segDR[6]),
	.obar());
// synopsys translate_off
defparam \segDR[6]~output .bus_hold = "false";
defparam \segDR[6]~output .open_drain_output = "false";
defparam \segDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \segUR[0]~output (
	.i(\segUR[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUR[0]),
	.obar());
// synopsys translate_off
defparam \segUR[0]~output .bus_hold = "false";
defparam \segUR[0]~output .open_drain_output = "false";
defparam \segUR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \segUR[1]~output (
	.i(\segUR[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUR[1]),
	.obar());
// synopsys translate_off
defparam \segUR[1]~output .bus_hold = "false";
defparam \segUR[1]~output .open_drain_output = "false";
defparam \segUR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \segUR[2]~output (
	.i(\segUR[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUR[2]),
	.obar());
// synopsys translate_off
defparam \segUR[2]~output .bus_hold = "false";
defparam \segUR[2]~output .open_drain_output = "false";
defparam \segUR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \segUR[3]~output (
	.i(\segUR[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUR[3]),
	.obar());
// synopsys translate_off
defparam \segUR[3]~output .bus_hold = "false";
defparam \segUR[3]~output .open_drain_output = "false";
defparam \segUR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \segUR[4]~output (
	.i(\segUR[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUR[4]),
	.obar());
// synopsys translate_off
defparam \segUR[4]~output .bus_hold = "false";
defparam \segUR[4]~output .open_drain_output = "false";
defparam \segUR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \segUR[5]~output (
	.i(\segUR[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUR[5]),
	.obar());
// synopsys translate_off
defparam \segUR[5]~output .bus_hold = "false";
defparam \segUR[5]~output .open_drain_output = "false";
defparam \segUR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \segUR[6]~output (
	.i(\segUR[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(segUR[6]),
	.obar());
// synopsys translate_off
defparam \segUR[6]~output .bus_hold = "false";
defparam \segUR[6]~output .open_drain_output = "false";
defparam \segUR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \a[4]~input (
	.i(a[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[4]~input_o ));
// synopsys translate_off
defparam \a[4]~input .bus_hold = "false";
defparam \a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \b[3]~input (
	.i(b[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[3]~input_o ));
// synopsys translate_off
defparam \b[3]~input .bus_hold = "false";
defparam \b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \a[3]~input (
	.i(a[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[3]~input_o ));
// synopsys translate_off
defparam \a[3]~input .bus_hold = "false";
defparam \a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \a[0]~input (
	.i(a[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[0]~input_o ));
// synopsys translate_off
defparam \a[0]~input .bus_hold = "false";
defparam \a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \b[2]~input (
	.i(b[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[2]~input_o ));
// synopsys translate_off
defparam \b[2]~input .bus_hold = "false";
defparam \b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \b[1]~input (
	.i(b[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[1]~input_o ));
// synopsys translate_off
defparam \b[1]~input .bus_hold = "false";
defparam \b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \a[1]~input (
	.i(a[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[1]~input_o ));
// synopsys translate_off
defparam \a[1]~input .bus_hold = "false";
defparam \a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \b[0]~input (
	.i(b[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[0]~input_o ));
// synopsys translate_off
defparam \b[0]~input .bus_hold = "false";
defparam \b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \a[2]~input (
	.i(a[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[2]~input_o ));
// synopsys translate_off
defparam \a[2]~input .bus_hold = "false";
defparam \a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N54
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \b[0]~input_o  & ( \a[2]~input_o  & ( (!\b[2]~input_o ) # ((!\b[1]~input_o  & \a[1]~input_o )) ) ) ) # ( !\b[0]~input_o  & ( \a[2]~input_o  & ( (!\b[2]~input_o ) # ((!\a[0]~input_o  & (!\b[1]~input_o  & \a[1]~input_o )) # 
// (\a[0]~input_o  & ((!\b[1]~input_o ) # (\a[1]~input_o )))) ) ) ) # ( \b[0]~input_o  & ( !\a[2]~input_o  & ( (!\b[2]~input_o  & (!\b[1]~input_o  & \a[1]~input_o )) ) ) ) # ( !\b[0]~input_o  & ( !\a[2]~input_o  & ( (!\b[2]~input_o  & ((!\a[0]~input_o  & 
// (!\b[1]~input_o  & \a[1]~input_o )) # (\a[0]~input_o  & ((!\b[1]~input_o ) # (\a[1]~input_o ))))) ) ) )

	.dataa(!\a[0]~input_o ),
	.datab(!\b[2]~input_o ),
	.datac(!\b[1]~input_o ),
	.datad(!\a[1]~input_o ),
	.datae(!\b[0]~input_o ),
	.dataf(!\a[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h40C400C0DCFDCCFC;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \b[4]~input (
	.i(b[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[4]~input_o ));
// synopsys translate_off
defparam \b[4]~input .bus_hold = "false";
defparam \b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N51
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \b[4]~input_o  & ( (\a[4]~input_o  & ((!\b[3]~input_o  & ((\LessThan0~0_combout ) # (\a[3]~input_o ))) # (\b[3]~input_o  & (\a[3]~input_o  & \LessThan0~0_combout )))) ) ) # ( !\b[4]~input_o  & ( ((!\b[3]~input_o  & 
// ((\LessThan0~0_combout ) # (\a[3]~input_o ))) # (\b[3]~input_o  & (\a[3]~input_o  & \LessThan0~0_combout ))) # (\a[4]~input_o ) ) )

	.dataa(!\a[4]~input_o ),
	.datab(!\b[3]~input_o ),
	.datac(!\a[3]~input_o ),
	.datad(!\LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\b[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h5DDF5DDF04450445;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \eVar[1]~input (
	.i(eVar[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\eVar[1]~input_o ));
// synopsys translate_off
defparam \eVar[1]~input .bus_hold = "false";
defparam \eVar[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \changingA~input (
	.i(changingA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\changingA~input_o ));
// synopsys translate_off
defparam \changingA~input .bus_hold = "false";
defparam \changingA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N48
cyclonev_lcell_comb \bO[1] (
// Equation(s):
// bO[1] = ( \changingA~input_o  & ( (!\reset~input_o  & bO[1]) ) ) # ( !\changingA~input_o  & ( (\eVar[1]~input_o  & !\reset~input_o ) ) )

	.dataa(!\eVar[1]~input_o ),
	.datab(!\reset~input_o ),
	.datac(!bO[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\changingA~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bO[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bO[1] .extended_lut = "off";
defparam \bO[1] .lut_mask = 64'h444444440C0C0C0C;
defparam \bO[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \eVar[2]~input (
	.i(eVar[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\eVar[2]~input_o ));
// synopsys translate_off
defparam \eVar[2]~input .bus_hold = "false";
defparam \eVar[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N27
cyclonev_lcell_comb \aO[2] (
// Equation(s):
// aO[2] = ( aO[2] & ( \changingA~input_o  & ( (\eVar[2]~input_o  & !\reset~input_o ) ) ) ) # ( !aO[2] & ( \changingA~input_o  & ( (\eVar[2]~input_o  & !\reset~input_o ) ) ) ) # ( aO[2] & ( !\changingA~input_o  & ( !\reset~input_o  ) ) )

	.dataa(gnd),
	.datab(!\eVar[2]~input_o ),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!aO[2]),
	.dataf(!\changingA~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(aO[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aO[2] .extended_lut = "off";
defparam \aO[2] .lut_mask = 64'h0000F0F030303030;
defparam \aO[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N57
cyclonev_lcell_comb \aO[1] (
// Equation(s):
// aO[1] = ( \changingA~input_o  & ( (!\reset~input_o  & \eVar[1]~input_o ) ) ) # ( !\changingA~input_o  & ( (aO[1] & !\reset~input_o ) ) )

	.dataa(gnd),
	.datab(!aO[1]),
	.datac(!\reset~input_o ),
	.datad(!\eVar[1]~input_o ),
	.datae(gnd),
	.dataf(!\changingA~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(aO[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aO[1] .extended_lut = "off";
defparam \aO[1] .lut_mask = 64'h3030303000F000F0;
defparam \aO[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \eVar[4]~input (
	.i(eVar[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\eVar[4]~input_o ));
// synopsys translate_off
defparam \eVar[4]~input .bus_hold = "false";
defparam \eVar[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N0
cyclonev_lcell_comb \aO[4] (
// Equation(s):
// aO[4] = (!\reset~input_o  & ((!\changingA~input_o  & ((aO[4]))) # (\changingA~input_o  & (\eVar[4]~input_o ))))

	.dataa(!\changingA~input_o ),
	.datab(!\reset~input_o ),
	.datac(!\eVar[4]~input_o ),
	.datad(!aO[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(aO[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aO[4] .extended_lut = "off";
defparam \aO[4] .lut_mask = 64'h048C048C048C048C;
defparam \aO[4] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \eVar[3]~input (
	.i(eVar[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\eVar[3]~input_o ));
// synopsys translate_off
defparam \eVar[3]~input .bus_hold = "false";
defparam \eVar[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N54
cyclonev_lcell_comb \aO[3] (
// Equation(s):
// aO[3] = ( aO[3] & ( (!\reset~input_o  & ((!\changingA~input_o ) # (\eVar[3]~input_o ))) ) ) # ( !aO[3] & ( (!\reset~input_o  & (\changingA~input_o  & \eVar[3]~input_o )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\changingA~input_o ),
	.datad(!\eVar[3]~input_o ),
	.datae(gnd),
	.dataf(!aO[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(aO[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aO[3] .extended_lut = "off";
defparam \aO[3] .lut_mask = 64'h000C000CC0CCC0CC;
defparam \aO[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \eVar[0]~input (
	.i(eVar[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\eVar[0]~input_o ));
// synopsys translate_off
defparam \eVar[0]~input .bus_hold = "false";
defparam \eVar[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N15
cyclonev_lcell_comb \aO[0] (
// Equation(s):
// aO[0] = ( \changingA~input_o  & ( (\eVar[0]~input_o  & !\reset~input_o ) ) ) # ( !\changingA~input_o  & ( (aO[0] & !\reset~input_o ) ) )

	.dataa(gnd),
	.datab(!\eVar[0]~input_o ),
	.datac(!aO[0]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\changingA~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(aO[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aO[0] .extended_lut = "off";
defparam \aO[0] .lut_mask = 64'h0F000F0033003300;
defparam \aO[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N54
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !aO[0] & ( (!aO[2] & (!aO[1] & (!aO[4] & !aO[3]))) ) )

	.dataa(!aO[2]),
	.datab(!aO[1]),
	.datac(!aO[4]),
	.datad(!aO[3]),
	.datae(gnd),
	.dataf(!aO[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N3
cyclonev_lcell_comb \bO[3] (
// Equation(s):
// bO[3] = ( bO[3] & ( (!\reset~input_o  & ((\eVar[3]~input_o ) # (\changingA~input_o ))) ) ) # ( !bO[3] & ( (!\changingA~input_o  & (!\reset~input_o  & \eVar[3]~input_o )) ) )

	.dataa(!\changingA~input_o ),
	.datab(!\reset~input_o ),
	.datac(!\eVar[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bO[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bO[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bO[3] .extended_lut = "off";
defparam \bO[3] .lut_mask = 64'h080808084C4C4C4C;
defparam \bO[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N9
cyclonev_lcell_comb \bO[2] (
// Equation(s):
// bO[2] = ( \changingA~input_o  & ( (bO[2] & !\reset~input_o ) ) ) # ( !\changingA~input_o  & ( (\eVar[2]~input_o  & !\reset~input_o ) ) )

	.dataa(gnd),
	.datab(!\eVar[2]~input_o ),
	.datac(!bO[2]),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\changingA~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bO[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bO[2] .extended_lut = "off";
defparam \bO[2] .lut_mask = 64'h330033000F000F00;
defparam \bO[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N6
cyclonev_lcell_comb \bO[4] (
// Equation(s):
// bO[4] = ( \changingA~input_o  & ( (bO[4] & !\reset~input_o ) ) ) # ( !\changingA~input_o  & ( (\eVar[4]~input_o  & !\reset~input_o ) ) )

	.dataa(gnd),
	.datab(!bO[4]),
	.datac(!\eVar[4]~input_o ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\changingA~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bO[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bO[4] .extended_lut = "off";
defparam \bO[4] .lut_mask = 64'h0F000F0033003300;
defparam \bO[4] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \eVar[5]~input (
	.i(eVar[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\eVar[5]~input_o ));
// synopsys translate_off
defparam \eVar[5]~input .bus_hold = "false";
defparam \eVar[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N27
cyclonev_lcell_comb \bO[5] (
// Equation(s):
// bO[5] = ( \changingA~input_o  & ( (bO[5] & !\reset~input_o ) ) ) # ( !\changingA~input_o  & ( (!\reset~input_o  & \eVar[5]~input_o ) ) )

	.dataa(gnd),
	.datab(!bO[5]),
	.datac(!\reset~input_o ),
	.datad(!\eVar[5]~input_o ),
	.datae(gnd),
	.dataf(!\changingA~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bO[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bO[5] .extended_lut = "off";
defparam \bO[5] .lut_mask = 64'h00F000F030303030;
defparam \bO[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N39
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !bO[4] & ( !bO[5] & ( (!bO[3] & !bO[2]) ) ) )

	.dataa(gnd),
	.datab(!bO[3]),
	.datac(!bO[2]),
	.datad(gnd),
	.datae(!bO[4]),
	.dataf(!bO[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'hC0C0000000000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N57
cyclonev_lcell_comb \aO[5] (
// Equation(s):
// aO[5] = (!\reset~input_o  & ((!\changingA~input_o  & (aO[5])) # (\changingA~input_o  & ((\eVar[5]~input_o )))))

	.dataa(!\changingA~input_o ),
	.datab(!\reset~input_o ),
	.datac(!aO[5]),
	.datad(!\eVar[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(aO[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aO[5] .extended_lut = "off";
defparam \aO[5] .lut_mask = 64'h084C084C084C084C;
defparam \aO[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N18
cyclonev_lcell_comb \bO[0] (
// Equation(s):
// bO[0] = ( bO[0] & ( (!\reset~input_o  & ((\changingA~input_o ) # (\eVar[0]~input_o ))) ) ) # ( !bO[0] & ( (\eVar[0]~input_o  & (!\changingA~input_o  & !\reset~input_o )) ) )

	.dataa(gnd),
	.datab(!\eVar[0]~input_o ),
	.datac(!\changingA~input_o ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!bO[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bO[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bO[0] .extended_lut = "off";
defparam \bO[0] .lut_mask = 64'h300030003F003F00;
defparam \bO[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N0
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( bO[0] & ( (\Equal0~0_combout  & !aO[5]) ) ) # ( !bO[0] & ( (!bO[1] & (((\Equal0~0_combout  & !aO[5])) # (\Equal1~0_combout ))) # (bO[1] & (\Equal0~0_combout  & ((!aO[5])))) ) )

	.dataa(!bO[1]),
	.datab(!\Equal0~0_combout ),
	.datac(!\Equal1~0_combout ),
	.datad(!aO[5]),
	.datae(gnd),
	.dataf(!bO[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'h3B0A3B0A33003300;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \a[5]~input (
	.i(a[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[5]~input_o ));
// synopsys translate_off
defparam \a[5]~input .bus_hold = "false";
defparam \a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N24
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \b[0]~input_o  & ( \a[2]~input_o  & ( (\b[2]~input_o  & ((!\a[0]~input_o  & ((!\a[1]~input_o ) # (\b[1]~input_o ))) # (\a[0]~input_o  & (\b[1]~input_o  & !\a[1]~input_o )))) ) ) ) # ( !\b[0]~input_o  & ( \a[2]~input_o  & ( 
// (\b[2]~input_o  & (\b[1]~input_o  & !\a[1]~input_o )) ) ) ) # ( \b[0]~input_o  & ( !\a[2]~input_o  & ( ((!\a[0]~input_o  & ((!\a[1]~input_o ) # (\b[1]~input_o ))) # (\a[0]~input_o  & (\b[1]~input_o  & !\a[1]~input_o ))) # (\b[2]~input_o ) ) ) ) # ( 
// !\b[0]~input_o  & ( !\a[2]~input_o  & ( ((\b[1]~input_o  & !\a[1]~input_o )) # (\b[2]~input_o ) ) ) )

	.dataa(!\a[0]~input_o ),
	.datab(!\b[2]~input_o ),
	.datac(!\b[1]~input_o ),
	.datad(!\a[1]~input_o ),
	.datae(!\b[0]~input_o ),
	.dataf(!\a[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h3F33BF3B03002302;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N48
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \LessThan1~0_combout  & ( (!\a[4]~input_o  & (((!\a[3]~input_o ) # (\b[4]~input_o )) # (\b[3]~input_o ))) # (\a[4]~input_o  & (\b[4]~input_o  & ((!\a[3]~input_o ) # (\b[3]~input_o )))) ) ) # ( !\LessThan1~0_combout  & ( 
// (!\a[4]~input_o  & (((\b[3]~input_o  & !\a[3]~input_o )) # (\b[4]~input_o ))) # (\a[4]~input_o  & (\b[3]~input_o  & (\b[4]~input_o  & !\a[3]~input_o ))) ) )

	.dataa(!\a[4]~input_o ),
	.datab(!\b[3]~input_o ),
	.datac(!\b[4]~input_o ),
	.datad(!\a[3]~input_o ),
	.datae(gnd),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h2B0A2B0AAF2BAF2B;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \b[5]~input (
	.i(b[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[5]~input_o ));
// synopsys translate_off
defparam \b[5]~input .bus_hold = "false";
defparam \b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N0
cyclonev_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( !bO[0] & ( bO[1] & ( (aO[1] & (aO[0] & (!bO[2] $ (aO[2])))) ) ) ) # ( bO[0] & ( !bO[1] & ( (aO[1] & (!bO[2] $ (aO[2]))) ) ) ) # ( !bO[0] & ( !bO[1] & ( (!aO[1] & (aO[0] & (!bO[2] $ (aO[2])))) # (aO[1] & ((!bO[2] $ (aO[2])))) ) ) 
// )

	.dataa(!aO[1]),
	.datab(!aO[0]),
	.datac(!bO[2]),
	.datad(!aO[2]),
	.datae(!bO[0]),
	.dataf(!bO[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'h7007500510010000;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N9
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( aO[3] & ( (bO[3] & (!bO[4] $ (aO[4]))) ) ) # ( !aO[3] & ( (!bO[3] & (!bO[4] $ (aO[4]))) ) )

	.dataa(!bO[3]),
	.datab(gnd),
	.datac(!bO[4]),
	.datad(!aO[4]),
	.datae(gnd),
	.dataf(!aO[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N6
cyclonev_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ( bO[2] & ( aO[4] & ( (!bO[4]) # ((aO[3] & !bO[3])) ) ) ) # ( !bO[2] & ( aO[4] & ( (!bO[4]) # ((!aO[2] & (aO[3] & !bO[3])) # (aO[2] & ((!bO[3]) # (aO[3])))) ) ) ) # ( bO[2] & ( !aO[4] & ( (!bO[4] & (aO[3] & !bO[3])) ) ) ) # ( 
// !bO[2] & ( !aO[4] & ( (!bO[4] & ((!aO[2] & (aO[3] & !bO[3])) # (aO[2] & ((!bO[3]) # (aO[3]))))) ) ) )

	.dataa(!bO[4]),
	.datab(!aO[2]),
	.datac(!aO[3]),
	.datad(!bO[3]),
	.datae(!bO[2]),
	.dataf(!aO[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~2 .extended_lut = "off";
defparam \LessThan2~2 .lut_mask = 64'h2A020A00BFABAFAA;
defparam \LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N51
cyclonev_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = ( bO[5] & ( (aO[5] & (((\LessThan2~1_combout  & \LessThan2~0_combout )) # (\LessThan2~2_combout ))) ) ) # ( !bO[5] & ( (((\LessThan2~1_combout  & \LessThan2~0_combout )) # (\LessThan2~2_combout )) # (aO[5]) ) )

	.dataa(!\LessThan2~1_combout ),
	.datab(!aO[5]),
	.datac(!\LessThan2~0_combout ),
	.datad(!\LessThan2~2_combout ),
	.datae(gnd),
	.dataf(!bO[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~3 .extended_lut = "off";
defparam \LessThan2~3 .lut_mask = 64'h37FF37FF01330133;
defparam \LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N18
cyclonev_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = ( bO[5] & ( bO[3] & ( (!aO[5]) # ((!aO[3] & ((!aO[4]) # (bO[4]))) # (aO[3] & (!aO[4] & bO[4]))) ) ) ) # ( !bO[5] & ( bO[3] & ( (!aO[5] & ((!aO[3] & ((!aO[4]) # (bO[4]))) # (aO[3] & (!aO[4] & bO[4])))) ) ) ) # ( bO[5] & ( !bO[3] & ( 
// (!aO[5]) # ((!aO[4] & bO[4])) ) ) ) # ( !bO[5] & ( !bO[3] & ( (!aO[5] & (!aO[4] & bO[4])) ) ) )

	.dataa(!aO[3]),
	.datab(!aO[5]),
	.datac(!aO[4]),
	.datad(!bO[4]),
	.datae(!bO[5]),
	.dataf(!bO[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~1 .extended_lut = "off";
defparam \LessThan3~1 .lut_mask = 64'h00C0CCFC80C8ECFE;
defparam \LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N12
cyclonev_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ( aO[1] & ( bO[2] & ( (!aO[2]) # ((bO[0] & (bO[1] & !aO[0]))) ) ) ) # ( !aO[1] & ( bO[2] & ( ((!aO[2]) # ((bO[0] & !aO[0]))) # (bO[1]) ) ) ) # ( aO[1] & ( !bO[2] & ( (bO[0] & (bO[1] & (!aO[2] & !aO[0]))) ) ) ) # ( !aO[1] & ( !bO[2] 
// & ( (!aO[2] & (((bO[0] & !aO[0])) # (bO[1]))) ) ) )

	.dataa(!bO[0]),
	.datab(!bO[1]),
	.datac(!aO[2]),
	.datad(!aO[0]),
	.datae(!aO[1]),
	.dataf(!bO[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'h70301000F7F3F1F0;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N24
cyclonev_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = ( \LessThan3~0_combout  & ( ((\LessThan2~0_combout  & (!bO[5] $ (aO[5])))) # (\LessThan3~1_combout ) ) ) # ( !\LessThan3~0_combout  & ( \LessThan3~1_combout  ) )

	.dataa(!\LessThan3~1_combout ),
	.datab(!bO[5]),
	.datac(!\LessThan2~0_combout ),
	.datad(!aO[5]),
	.datae(gnd),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~2 .extended_lut = "off";
defparam \LessThan3~2 .lut_mask = 64'h555555555D575D57;
defparam \LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N18
cyclonev_lcell_comb \isNegativeRO~0 (
// Equation(s):
// \isNegativeRO~0_combout  = ( !\reset~input_o  & ( (!\LessThan2~3_combout  & \LessThan3~2_combout ) ) )

	.dataa(!\LessThan2~3_combout ),
	.datab(gnd),
	.datac(!\LessThan3~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isNegativeRO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isNegativeRO~0 .extended_lut = "off";
defparam \isNegativeRO~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \isNegativeRO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N19
dffeas isNegativeRO(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\isNegativeRO~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isNegativeRO~q ),
	.prn(vcc));
// synopsys translate_off
defparam isNegativeRO.is_wysiwyg = "true";
defparam isNegativeRO.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N12
cyclonev_lcell_comb \isNegativeR~0 (
// Equation(s):
// \isNegativeR~0_combout  = ( \b[5]~input_o  & ( \isNegativeRO~q  & ( (!\always1~0_combout ) # ((!\a[5]~input_o ) # ((!\LessThan0~1_combout  & \LessThan1~1_combout ))) ) ) ) # ( !\b[5]~input_o  & ( \isNegativeRO~q  & ( (!\always1~0_combout ) # 
// ((!\LessThan0~1_combout  & (!\a[5]~input_o  & \LessThan1~1_combout ))) ) ) ) # ( \b[5]~input_o  & ( !\isNegativeRO~q  & ( (\always1~0_combout  & ((!\a[5]~input_o ) # ((!\LessThan0~1_combout  & \LessThan1~1_combout )))) ) ) ) # ( !\b[5]~input_o  & ( 
// !\isNegativeRO~q  & ( (!\LessThan0~1_combout  & (\always1~0_combout  & (!\a[5]~input_o  & \LessThan1~1_combout ))) ) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(!\always1~0_combout ),
	.datac(!\a[5]~input_o ),
	.datad(!\LessThan1~1_combout ),
	.datae(!\b[5]~input_o ),
	.dataf(!\isNegativeRO~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isNegativeR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isNegativeR~0 .extended_lut = "off";
defparam \isNegativeR~0 .lut_mask = 64'h00203032CCECFCFE;
defparam \isNegativeR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N13
dffeas \isNegativeR~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\isNegativeR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isNegativeR~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \isNegativeR~reg0 .is_wysiwyg = "true";
defparam \isNegativeR~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !\b[0]~input_o  $ (!\a[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( !\b[0]~input_o  $ (!\a[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add0~3  = SHARE((!\b[0]~input_o ) # (\a[0]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b[0]~input_o ),
	.datad(!\a[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !\b[0]~input_o  $ (!\a[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( !\b[0]~input_o  $ (!\a[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add1~3  = SHARE((!\a[0]~input_o ) # (\b[0]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b[0]~input_o ),
	.datad(!\a[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FF0F00000FF0;
defparam \Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N18
cyclonev_lcell_comb \r[0]~0 (
// Equation(s):
// \r[0]~0_combout  = ( \a[5]~input_o  & ( (!\LessThan0~1_combout  & (\b[5]~input_o  & !\LessThan1~1_combout )) ) ) # ( !\a[5]~input_o  & ( (!\LessThan0~1_combout  & (!\b[5]~input_o  & !\LessThan1~1_combout )) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(!\b[5]~input_o ),
	.datac(!\LessThan1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r[0]~0 .extended_lut = "off";
defparam \r[0]~0 .lut_mask = 64'h8080808020202020;
defparam \r[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N21
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( \a[5]~input_o  & ( (!\LessThan0~1_combout  & \b[5]~input_o ) ) ) # ( !\a[5]~input_o  & ( (!\LessThan0~1_combout ) # (\b[5]~input_o ) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(!\b[5]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hBBBBBBBB22222222;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N1
dffeas \r[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(\Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r[0]~0_combout ),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r[0]~reg0 .is_wysiwyg = "true";
defparam \r[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !\b[1]~input_o  $ (\a[1]~input_o ) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( !\b[1]~input_o  $ (\a[1]~input_o ) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~7  = SHARE((!\b[1]~input_o  & \a[1]~input_o ))

	.dataa(!\b[1]~input_o ),
	.datab(gnd),
	.datac(!\a[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(\Add0~3 ),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !\b[1]~input_o  $ (\a[1]~input_o ) ) + ( \Add1~3  ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( !\b[1]~input_o  $ (\a[1]~input_o ) ) + ( \Add1~3  ) + ( \Add1~2  ))
// \Add1~7  = SHARE((\b[1]~input_o  & !\a[1]~input_o ))

	.dataa(!\b[1]~input_o ),
	.datab(gnd),
	.datac(!\a[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(\Add1~3 ),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h000050500000A5A5;
defparam \Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X63_Y1_N4
dffeas \r[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(\Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r[0]~0_combout ),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r[1]~reg0 .is_wysiwyg = "true";
defparam \r[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !\b[2]~input_o  $ (\a[2]~input_o ) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( !\b[2]~input_o  $ (\a[2]~input_o ) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~11  = SHARE((!\b[2]~input_o  & \a[2]~input_o ))

	.dataa(gnd),
	.datab(!\b[2]~input_o ),
	.datac(!\a[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(\Add0~7 ),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N36
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !\a[2]~input_o  $ (\b[2]~input_o ) ) + ( \Add1~7  ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( !\a[2]~input_o  $ (\b[2]~input_o ) ) + ( \Add1~7  ) + ( \Add1~6  ))
// \Add1~11  = SHARE((!\a[2]~input_o  & \b[2]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\a[2]~input_o ),
	.datad(!\b[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(\Add1~7 ),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X63_Y1_N7
dffeas \r[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(\Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r[0]~0_combout ),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r[2]~reg0 .is_wysiwyg = "true";
defparam \r[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( !\b[3]~input_o  $ (\a[3]~input_o ) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( !\b[3]~input_o  $ (\a[3]~input_o ) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~15  = SHARE((!\b[3]~input_o  & \a[3]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b[3]~input_o ),
	.datad(!\a[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(\Add0~11 ),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( !\b[3]~input_o  $ (\a[3]~input_o ) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( !\b[3]~input_o  $ (\a[3]~input_o ) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~15  = SHARE((\b[3]~input_o  & !\a[3]~input_o ))

	.dataa(gnd),
	.datab(!\b[3]~input_o ),
	.datac(!\a[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(\Add1~11 ),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h000030300000C3C3;
defparam \Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X63_Y1_N11
dffeas \r[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(\Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r[0]~0_combout ),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r[3]~reg0 .is_wysiwyg = "true";
defparam \r[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !\b[4]~input_o  $ (\a[4]~input_o ) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( !\b[4]~input_o  $ (\a[4]~input_o ) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~19  = SHARE((!\b[4]~input_o  & \a[4]~input_o ))

	.dataa(!\b[4]~input_o ),
	.datab(gnd),
	.datac(!\a[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(\Add0~15 ),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N42
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !\b[4]~input_o  $ (\a[4]~input_o ) ) + ( \Add1~15  ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( !\b[4]~input_o  $ (\a[4]~input_o ) ) + ( \Add1~15  ) + ( \Add1~14  ))
// \Add1~19  = SHARE((\b[4]~input_o  & !\a[4]~input_o ))

	.dataa(!\b[4]~input_o ),
	.datab(gnd),
	.datac(!\a[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(\Add1~15 ),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h000050500000A5A5;
defparam \Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X63_Y1_N13
dffeas \r[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(\Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r[0]~0_combout ),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r[4]~reg0 .is_wysiwyg = "true";
defparam \r[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !\b[5]~input_o  $ (\a[5]~input_o ) ) + ( \Add0~19  ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!\b[5]~input_o ),
	.datac(!\a[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(\Add0~19 ),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h000000000000C3C3;
defparam \Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N45
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( !\b[5]~input_o  $ (\a[5]~input_o ) ) + ( \Add1~19  ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!\b[5]~input_o ),
	.datac(!\a[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(\Add1~19 ),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h000000000000C3C3;
defparam \Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X63_Y1_N16
dffeas \r[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(\Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\r[0]~0_combout ),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \r[5]~reg0 .is_wysiwyg = "true";
defparam \r[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( aO[2] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( aO[2] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!aO[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( aO[3] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( aO[3] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!aO[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !aO[4] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !aO[4] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(aO[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!aO[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  = SUM(( aO[5] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6  = CARRY(( aO[5] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!aO[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~0_combout  = ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~1_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( aO[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aO[5]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~4_combout  = ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 64'h5555555500000000;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( aO[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aO[3]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( aO[1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \Div0|auto_generated|divider|divider|op_5~22  = CARRY(( aO[1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aO[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (aO[2])) ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))
// \Div0|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (aO[2])) ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!aO[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[16]~5_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~4_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))
// \Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[16]~5_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~4_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h00000000000055FF;
defparam \Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (aO[4])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))
// \Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (aO[4])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!aO[4]),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[18]~1_combout ) # (\Div0|auto_generated|divider|divider|StageOut[18]~0_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000005F5F;
defparam \Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~2_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~3_combout  = (aO[4] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aO[4]),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 64'h000F000F000F000F;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~6_combout  = (\Div0|auto_generated|divider|divider|StageOut[16]~4_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~5_combout )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~7_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  & ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (aO[2]) ) ) # ( 
// !\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  & ( (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & aO[2]) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!aO[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~22_cout  = CARRY(( aO[0] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!aO[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (aO[1])) ) + 
// ( \Div0|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!aO[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h0000EE4400000000;
defparam \Div0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[15]~7_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~10_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[16]~6_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~9_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[17]~3_combout ) # (\Div0|auto_generated|divider|divider|StageOut[17]~2_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000002777;
defparam \Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N3
cyclonev_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~0 .extended_lut = "off";
defparam \WideOr6~0 .lut_mask = 64'h050505050A0A0A0A;
defparam \WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N4
dffeas \segDA[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDA[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDA[0]~reg0 .is_wysiwyg = "true";
defparam \segDA[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr5~0 .extended_lut = "off";
defparam \WideOr5~0 .lut_mask = 64'h50505050A0A0A0A0;
defparam \WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N25
dffeas \segDA[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDA[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDA[1]~reg0 .is_wysiwyg = "true";
defparam \segDA[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N18
cyclonev_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & !\Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~0 .extended_lut = "off";
defparam \WideOr4~0 .lut_mask = 64'h000000000F000F00;
defparam \WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N19
dffeas \segDA[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDA[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDA[2]~reg0 .is_wysiwyg = "true";
defparam \segDA[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N33
cyclonev_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  $ (\Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~0 .extended_lut = "off";
defparam \WideOr3~0 .lut_mask = 64'hAA55AA5500AA00AA;
defparam \WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N34
dffeas \segDA[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDA[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDA[3]~reg0 .is_wysiwyg = "true";
defparam \segDA[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout  )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'hFFFFFFFF50505050;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N1
dffeas \segDA[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDA[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDA[4]~reg0 .is_wysiwyg = "true";
defparam \segDA[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'hAFAFAFAF0A0A0A0A;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N7
dffeas \segDA[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDA[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDA[5]~reg0 .is_wysiwyg = "true";
defparam \segDA[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N36
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) ) ) # ( 
// \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'hF0F00F0F00000F0F;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N37
dffeas \segDA[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDA[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDA[6]~reg0 .is_wysiwyg = "true";
defparam \segDA[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( aO[1] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~22_cout  ))
// \Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( aO[1] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aO[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( aO[2] ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( aO[2] ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aO[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( aO[3] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( aO[3] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(!aO[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  = SUM(( !aO[4] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  = CARRY(( !aO[4] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  = SHARE(aO[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aO[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .lut_mask = 64'h000000FF0000FF00;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  = SUM(( aO[5] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14  = CARRY(( aO[5] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!aO[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~10_combout  = ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~10 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~11_combout  = ( aO[5] & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aO[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~11 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~11 .lut_mask = 64'h0000000033333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  = ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( aO[3] ) )

	.dataa(!aO[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (aO[2])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~6  ))
// \Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (aO[2])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!aO[2]),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_5~10  ))
// \Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000AA000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (aO[4])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~14  ))
// \Mod0|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (aO[4])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!aO[4]),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000005F5;
defparam \Mod0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~18_cout  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[18]~10_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000000000000FFF;
defparam \Mod0|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~8_combout  = ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~9_combout  = (aO[4] & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aO[4]),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~9 .lut_mask = 64'h000F000F000F000F;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~6_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  ) # ( !\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  & ( 
// \Mod0|auto_generated|divider|divider|StageOut[16]~5_combout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 64'h55555555FFFFFFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( aO[2] ) ) # ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( 
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aO[2]),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( aO[0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~26_cout  ))
// \Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( aO[0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aO[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (aO[1])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_6~6  ))
// \Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (aO[1])) ) + ( GND ) + ( 
// \Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!aO[1]),
	.datac(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_6~10  ))
// \Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_6~14  ))
// \Mod0|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~22_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_5~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[17]~9_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[17]~8_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000000000001B5F;
defparam \Mod0|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  = ( \Mod0|auto_generated|divider|divider|op_6~9_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout ) # ((!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|op_5~5_sumout )) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((aO[1])))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_6~9_sumout  & ( (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\Mod0|auto_generated|divider|divider|op_5~5_sumout )) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((aO[1]))))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datab(!aO[1]),
	.datac(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~1 .lut_mask = 64'h00530053FF53FF53;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~7_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[16]~6_combout  & ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_6~17_sumout )))) # 
// (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_5~1_sumout )) # (\Mod0|auto_generated|divider|divider|op_5~13_sumout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout  & ( 
// (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_6~17_sumout )))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\Mod0|auto_generated|divider|divider|op_5~13_sumout  & 
// ((!\Mod0|auto_generated|divider|divider|op_5~1_sumout )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~7 .lut_mask = 64'h33503350335F335F;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  = ( \Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_6~13_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_6~13_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\Mod0|auto_generated|divider|divider|op_5~9_sumout ) ) ) ) # ( \Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( !\Mod0|auto_generated|divider|divider|op_6~13_sumout  & ( (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// \Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( !\Mod0|auto_generated|divider|divider|op_6~13_sumout  & ( (\Mod0|auto_generated|divider|divider|op_5~9_sumout  & 
// \Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datae(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h0505000FF5F5F0FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  = ( \Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( aO[0] ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Mod0|auto_generated|divider|divider|op_6~5_sumout  ) ) # ( \Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( !\Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( aO[0] ) ) )

	.dataa(!aO[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~0 .lut_mask = 64'h00005555FFFF5555;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N27
cyclonev_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout  $ (((\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ))) # (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & (\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout )) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr13~0 .extended_lut = "off";
defparam \WideOr13~0 .lut_mask = 64'h11BB11BB99339933;
defparam \WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N28
dffeas \segUA[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUA[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUA[0]~reg0 .is_wysiwyg = "true";
defparam \segUA[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N24
cyclonev_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ))) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & (\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout )) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( 
// (!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & (\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout  & \Mod0|auto_generated|divider|divider|StageOut[27]~3_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  
// & ((\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr12~0 .extended_lut = "off";
defparam \WideOr12~0 .lut_mask = 64'h1177117711BB11BB;
defparam \WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N26
dffeas \segUA[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUA[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUA[1]~reg0 .is_wysiwyg = "true";
defparam \segUA[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N48
cyclonev_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr11~0 .extended_lut = "off";
defparam \WideOr11~0 .lut_mask = 64'h5533553311331133;
defparam \WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N49
dffeas \segUA[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUA[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUA[2]~reg0 .is_wysiwyg = "true";
defparam \segUA[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N51
cyclonev_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout  $ 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ))) # (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ))) # (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & (\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout )) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr10~0 .extended_lut = "off";
defparam \WideOr10~0 .lut_mask = 64'h11BB11BB99779977;
defparam \WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N52
dffeas \segUA[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUA[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUA[3]~reg0 .is_wysiwyg = "true";
defparam \segUA[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N0
cyclonev_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  ) # ( !\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ))) # (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & (\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout )) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr9~0 .extended_lut = "off";
defparam \WideOr9~0 .lut_mask = 64'h11BB11BBFFFFFFFF;
defparam \WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N2
dffeas \segUA[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUA[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUA[4]~reg0 .is_wysiwyg = "true";
defparam \segUA[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N36
cyclonev_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ))) # (\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & (\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout )) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr8~0 .extended_lut = "off";
defparam \WideOr8~0 .lut_mask = 64'h0F330F33CF3FCF3F;
defparam \WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N37
dffeas \segUA[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUA[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUA[5]~reg0 .is_wysiwyg = "true";
defparam \segUA[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N3
cyclonev_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout  $ 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ))) # (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout  $ 
// (((\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr7~0 .extended_lut = "off";
defparam \WideOr7~0 .lut_mask = 64'h9933993399779977;
defparam \WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N4
dffeas \segUA[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUA[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUA[6]~reg0 .is_wysiwyg = "true";
defparam \segUA[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( bO[2] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( bO[2] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!bO[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( bO[3] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( bO[3] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!bO[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !bO[4] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !bO[4] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(bO[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!bO[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  = SUM(( bO[5] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6  = CARRY(( bO[5] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bO[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~0_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~1_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( bO[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bO[5]),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~4_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~4 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( bO[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!bO[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( bO[1] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout  ))
// \Div1|auto_generated|divider|divider|op_5~22  = CARRY(( bO[1] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bO[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (bO[2])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))
// \Div1|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (bO[2])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!bO[2]),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ) # (\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))
// \Div1|auto_generated|divider|divider|op_5~14  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ) # (\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000005F5F;
defparam \Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (bO[4])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~14  ))
// \Div1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (bO[4])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(!bO[4]),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ) # (\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000000FFF;
defparam \Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~2_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = 64'h0F000F000F000F00;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~3_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( bO[4] ) )

	.dataa(!bO[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 64'h0000000055555555;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~6_combout  = ( \Div1|auto_generated|divider|divider|StageOut[16]~4_combout  ) # ( !\Div1|auto_generated|divider|divider|StageOut[16]~4_combout  & ( 
// \Div1|auto_generated|divider|divider|StageOut[16]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~7_combout  = ( bO[2] & ( (\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ) # (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( !bO[2] & ( 
// (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bO[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~7 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~22_cout  = CARRY(( bO[0] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!bO[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~18_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & (bO[1])) ) + 
// ( \Div1|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!bO[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[15]~7_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~10_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[16]~6_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[17]~3_combout )) # (\Div1|auto_generated|divider|divider|StageOut[17]~2_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N3
cyclonev_lcell_comb \WideOr20~0 (
// Equation(s):
// \WideOr20~0_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_5~1_sumout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_5~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr20~0 .extended_lut = "off";
defparam \WideOr20~0 .lut_mask = 64'h0055005555005500;
defparam \WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N4
dffeas \segDB[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDB[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDB[0]~reg0 .is_wysiwyg = "true";
defparam \segDB[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N45
cyclonev_lcell_comb \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & !\Div1|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div1|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr19~0 .extended_lut = "off";
defparam \WideOr19~0 .lut_mask = 64'h00CC00CCCC00CC00;
defparam \WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N46
dffeas \segDB[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDB[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDB[1]~reg0 .is_wysiwyg = "true";
defparam \segDB[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N48
cyclonev_lcell_comb \WideOr18~0 (
// Equation(s):
// \WideOr18~0_combout  = ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div1|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr18~0 .extended_lut = "off";
defparam \WideOr18~0 .lut_mask = 64'h0033003300000000;
defparam \WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N49
dffeas \segDB[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDB[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDB[2]~reg0 .is_wysiwyg = "true";
defparam \segDB[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N51
cyclonev_lcell_comb \WideOr17~0 (
// Equation(s):
// \WideOr17~0_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & !\Div1|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr17~0 .extended_lut = "off";
defparam \WideOr17~0 .lut_mask = 64'hF000F0000FF00FF0;
defparam \WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N52
dffeas \segDB[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDB[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDB[3]~reg0 .is_wysiwyg = "true";
defparam \segDB[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N54
cyclonev_lcell_comb \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (!\Div1|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr16~0 .extended_lut = "off";
defparam \WideOr16~0 .lut_mask = 64'hFF00FF00FFCCFFCC;
defparam \WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N55
dffeas \segDB[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDB[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDB[4]~reg0 .is_wysiwyg = "true";
defparam \segDB[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N36
cyclonev_lcell_comb \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) ) ) # ( 
// \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr15~0 .extended_lut = "off";
defparam \WideOr15~0 .lut_mask = 64'hFFFF333333330000;
defparam \WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N37
dffeas \segDB[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDB[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDB[5]~reg0 .is_wysiwyg = "true";
defparam \segDB[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N57
cyclonev_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_5~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  $ (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr14~0 .extended_lut = "off";
defparam \WideOr14~0 .lut_mask = 64'hAA55AA5500550055;
defparam \WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N58
dffeas \segDB[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDB[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDB[6]~reg0 .is_wysiwyg = "true";
defparam \segDB[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( bO[0] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( bO[0] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!bO[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( bO[2] ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( bO[2] ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!bO[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( bO[3] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( bO[3] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bO[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h00000000000000FF;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  = SUM(( !bO[4] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  = CARRY(( !bO[4] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  = SHARE(bO[4])

	.dataa(gnd),
	.datab(!bO[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .lut_mask = 64'h000033330000CCCC;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  = SUM(( bO[5] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14  = CARRY(( bO[5] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!bO[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~10_combout  = ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~10 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~11_combout  = ( bO[5] & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!bO[5]),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~11 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~11 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( bO[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bO[3]),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~4_combout  = ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~4 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( bO[1] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( bO[1] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(!bO[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (bO[2])) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (bO[2])) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))

	.dataa(!bO[2]),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000005F5;
defparam \Mod1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~5_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~14  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~5_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000003F3F;
defparam \Mod1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (bO[4])) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))
// \Mod1|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (bO[4])) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!bO[4]),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod1|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~18_cout  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[18]~11_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[18]~10_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h00000000000055FF;
defparam \Mod1|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~8_combout  = ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~8 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~9_combout  = ( bO[4] & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!bO[4]),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~9 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~6_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[16]~5_combout  ) # ( !\Mod1|auto_generated|divider|divider|StageOut[16]~5_combout  & ( 
// \Mod1|auto_generated|divider|divider|StageOut[16]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~6 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[15]~2_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & ( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (bO[2]) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & ( (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & bO[2]) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(!bO[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (bO[1])) ) + ( GND ) + ( 
// \Mod1|auto_generated|divider|divider|op_6~6  ))
// \Mod1|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (bO[1])) ) + ( GND ) + ( 
// \Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!bO[1]),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))
// \Mod1|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000000000001B1B;
defparam \Mod1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))
// \Mod1|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~22_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_5~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[17]~9_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[17]~8_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000000000001B5F;
defparam \Mod1|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( bO[0] ) ) # ( !\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_6~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!bO[0]),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[28]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[28]~7_combout  = ( \Mod1|auto_generated|divider|divider|op_5~13_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[16]~6_combout  & ( (\Mod1|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\Mod1|auto_generated|divider|divider|op_6~17_sumout ) ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_5~13_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[16]~6_combout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|op_6~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_5~1_sumout )) ) ) ) # ( \Mod1|auto_generated|divider|divider|op_5~13_sumout  & ( 
// !\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\Mod1|auto_generated|divider|divider|op_5~1_sumout )) ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_5~13_sumout  & ( !\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout  & ( (\Mod1|auto_generated|divider|divider|op_6~17_sumout  & 
// !\Mod1|auto_generated|divider|divider|op_6~1_sumout ) ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(!\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~7 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~7 .lut_mask = 64'h0F000FAA0F550FFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  = ( \Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (bO[1])) ) ) # ( !\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(!bO[1]),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~1 .lut_mask = 64'h3333333305F505F5;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  = ( \Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\Mod1|auto_generated|divider|divider|op_5~9_sumout )) # 
// (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h55555555303F303F;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N30
cyclonev_lcell_comb \WideOr27~0 (
// Equation(s):
// \WideOr27~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  & !\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  & !\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout 
// ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr27~0 .extended_lut = "off";
defparam \WideOr27~0 .lut_mask = 64'h500F500FAF0FAF0F;
defparam \WideOr27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N31
dffeas \segUB[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUB[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUB[0]~reg0 .is_wysiwyg = "true";
defparam \segUB[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N24
cyclonev_lcell_comb \WideOr26~0 (
// Equation(s):
// \WideOr26~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr26~0 .extended_lut = "off";
defparam \WideOr26~0 .lut_mask = 64'h003300333FF33FF3;
defparam \WideOr26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N25
dffeas \segUB[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUB[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUB[1]~reg0 .is_wysiwyg = "true";
defparam \segUB[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N54
cyclonev_lcell_comb \WideOr25~0 (
// Equation(s):
// \WideOr25~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[28]~7_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr25~0 .extended_lut = "off";
defparam \WideOr25~0 .lut_mask = 64'h00AF00AF0F0F0F0F;
defparam \WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N56
dffeas \segUB[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUB[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUB[2]~reg0 .is_wysiwyg = "true";
defparam \segUB[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N57
cyclonev_lcell_comb \WideOr24~0 (
// Equation(s):
// \WideOr24~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  $ (\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  & !\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout 
// ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr24~0 .extended_lut = "off";
defparam \WideOr24~0 .lut_mask = 64'h44334433BB77BB77;
defparam \WideOr24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N58
dffeas \segUB[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUB[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUB[3]~reg0 .is_wysiwyg = "true";
defparam \segUB[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N12
cyclonev_lcell_comb \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~0 .extended_lut = "off";
defparam \WideOr23~0 .lut_mask = 64'h555F555FFF5FFF5F;
defparam \WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N13
dffeas \segUB[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUB[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUB[4]~reg0 .is_wysiwyg = "true";
defparam \segUB[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N15
cyclonev_lcell_comb \WideOr22~0 (
// Equation(s):
// \WideOr22~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  & \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  & 
// !\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr22~0 .extended_lut = "off";
defparam \WideOr22~0 .lut_mask = 64'h44FF44FF33773377;
defparam \WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N16
dffeas \segUB[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUB[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUB[5]~reg0 .is_wysiwyg = "true";
defparam \segUB[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N6
cyclonev_lcell_comb \WideOr21~0 (
// Equation(s):
// \WideOr21~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  & \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout  $ 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[28]~7_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr21~0 .extended_lut = "off";
defparam \WideOr21~0 .lut_mask = 64'hF00FF00F0F5F0F5F;
defparam \WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N7
dffeas \segUB[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUB[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUB[6]~reg0 .is_wysiwyg = "true";
defparam \segUB[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N39
cyclonev_lcell_comb \LessThan2~6 (
// Equation(s):
// \LessThan2~6_combout  = ( \LessThan2~2_combout  ) # ( !\LessThan2~2_combout  & ( (\LessThan2~0_combout  & \LessThan2~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan2~0_combout ),
	.datad(!\LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~6 .extended_lut = "off";
defparam \LessThan2~6 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N48
cyclonev_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = ( !bO[5] & ( aO[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aO[5]),
	.datae(gnd),
	.dataf(!bO[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~4 .extended_lut = "off";
defparam \LessThan2~4 .lut_mask = 64'h00FF00FF00000000;
defparam \LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N36
cyclonev_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_combout  = ( \LessThan2~0_combout  & ( (!\LessThan2~2_combout  & (\LessThan2~1_combout  & (!bO[5] $ (aO[5])))) # (\LessThan2~2_combout  & (!bO[5] $ ((aO[5])))) ) ) # ( !\LessThan2~0_combout  & ( (\LessThan2~2_combout  & (!bO[5] $ (aO[5]))) ) 
// )

	.dataa(!bO[5]),
	.datab(!\LessThan2~2_combout ),
	.datac(!aO[5]),
	.datad(!\LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~5 .extended_lut = "off";
defparam \LessThan2~5 .lut_mask = 64'h2121212121A521A5;
defparam \LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N12
cyclonev_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Add2~18 .extended_lut = "off";
defparam \Add2~18 .lut_mask = 64'h000000000000FFFF;
defparam \Add2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N15
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !bO[0] $ ((((!\LessThan2~4_combout  & !\LessThan2~5_combout )) # (\reset~input_o ))) ) + ( !aO[0] $ (((!\reset~input_o  & ((\LessThan2~5_combout ) # (\LessThan2~4_combout ))))) ) + ( \Add2~18_cout  ))
// \Add2~2  = CARRY(( !bO[0] $ ((((!\LessThan2~4_combout  & !\LessThan2~5_combout )) # (\reset~input_o ))) ) + ( !aO[0] $ (((!\reset~input_o  & ((\LessThan2~5_combout ) # (\LessThan2~4_combout ))))) ) + ( \Add2~18_cout  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan2~4_combout ),
	.datac(!\LessThan2~5_combout ),
	.datad(!bO[0]),
	.datae(gnd),
	.dataf(!aO[0]),
	.datag(gnd),
	.cin(\Add2~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h00002AD500002AD5;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N18
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !bO[1] $ ((((!\LessThan2~4_combout  & !\LessThan2~5_combout )) # (\reset~input_o ))) ) + ( !aO[1] $ (((!\reset~input_o  & ((\LessThan2~5_combout ) # (\LessThan2~4_combout ))))) ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( !bO[1] $ ((((!\LessThan2~4_combout  & !\LessThan2~5_combout )) # (\reset~input_o ))) ) + ( !aO[1] $ (((!\reset~input_o  & ((\LessThan2~5_combout ) # (\LessThan2~4_combout ))))) ) + ( \Add2~2  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan2~4_combout ),
	.datac(!\LessThan2~5_combout ),
	.datad(!bO[1]),
	.datae(gnd),
	.dataf(!aO[1]),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h00002AD500002AD5;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N21
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !bO[2] $ ((((!\LessThan2~4_combout  & !\LessThan2~5_combout )) # (\reset~input_o ))) ) + ( !aO[2] $ (((!\reset~input_o  & ((\LessThan2~5_combout ) # (\LessThan2~4_combout ))))) ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( !bO[2] $ ((((!\LessThan2~4_combout  & !\LessThan2~5_combout )) # (\reset~input_o ))) ) + ( !aO[2] $ (((!\reset~input_o  & ((\LessThan2~5_combout ) # (\LessThan2~4_combout ))))) ) + ( \Add2~6  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan2~4_combout ),
	.datac(!\LessThan2~5_combout ),
	.datad(!bO[2]),
	.datae(gnd),
	.dataf(!aO[2]),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h00002AD500002AD5;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N24
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !bO[3] $ ((((!\LessThan2~4_combout  & !\LessThan2~5_combout )) # (\reset~input_o ))) ) + ( !aO[3] $ (((!\reset~input_o  & ((\LessThan2~5_combout ) # (\LessThan2~4_combout ))))) ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( !bO[3] $ ((((!\LessThan2~4_combout  & !\LessThan2~5_combout )) # (\reset~input_o ))) ) + ( !aO[3] $ (((!\reset~input_o  & ((\LessThan2~5_combout ) # (\LessThan2~4_combout ))))) ) + ( \Add2~10  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan2~4_combout ),
	.datac(!\LessThan2~5_combout ),
	.datad(!bO[3]),
	.datae(gnd),
	.dataf(!aO[3]),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h00002AD500002AD5;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N27
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !bO[4] $ ((((!\LessThan2~4_combout  & !\LessThan2~5_combout )) # (\reset~input_o ))) ) + ( !aO[4] $ (((!\reset~input_o  & ((\LessThan2~5_combout ) # (\LessThan2~4_combout ))))) ) + ( \Add2~14  ))
// \Add2~26  = CARRY(( !bO[4] $ ((((!\LessThan2~4_combout  & !\LessThan2~5_combout )) # (\reset~input_o ))) ) + ( !aO[4] $ (((!\reset~input_o  & ((\LessThan2~5_combout ) # (\LessThan2~4_combout ))))) ) + ( \Add2~14  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan2~4_combout ),
	.datac(!\LessThan2~5_combout ),
	.datad(!bO[4]),
	.datae(gnd),
	.dataf(!aO[4]),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h00002AD500002AD5;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N30
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( (!\reset~input_o  & ((!aO[5] & ((!\LessThan2~6_combout ) # (bO[5]))) # (aO[5] & ((!bO[5]) # (\LessThan2~6_combout ))))) # (\reset~input_o  & (!aO[5])) ) + ( (!\reset~input_o  & ((!aO[5] & ((\LessThan2~6_combout ) # (bO[5]))) # 
// (aO[5] & ((!bO[5]) # (!\LessThan2~6_combout ))))) # (\reset~input_o  & (((bO[5])))) ) + ( \Add2~26  ))

	.dataa(!\reset~input_o ),
	.datab(!aO[5]),
	.datac(!bO[5]),
	.datad(!\LessThan2~6_combout ),
	.datae(gnd),
	.dataf(!\LessThan2~6_combout ),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000D0520000EC6E;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\reset~input_o  & (\Add2~9_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~22_cout  ))
// \Div2|auto_generated|divider|divider|op_4~18  = CARRY(( (!\reset~input_o  & (\Add2~9_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan3~2_combout ),
	.datac(!\LessThan2~3_combout ),
	.datad(!\Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h000000000000002A;
defparam \Div2|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\reset~input_o  & (\Add2~13_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~18  ))
// \Div2|auto_generated|divider|divider|op_4~14  = CARRY(( (!\reset~input_o  & (\Add2~13_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan3~2_combout ),
	.datac(!\LessThan2~3_combout ),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF0000002A;
defparam \Div2|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\reset~input_o  & (\Add2~25_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~14  ))
// \Div2|auto_generated|divider|divider|op_4~10  = CARRY(( (!\reset~input_o  & (\Add2~25_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan3~2_combout ),
	.datac(!\LessThan2~3_combout ),
	.datad(!\Add2~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h000000000000002A;
defparam \Div2|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\reset~input_o  & (\Add2~21_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~10  ))
// \Div2|auto_generated|divider|divider|op_4~6  = CARRY(( (!\reset~input_o  & (\Add2~21_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan3~2_combout ),
	.datac(!\LessThan2~3_combout ),
	.datad(!\Add2~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF0000002A;
defparam \Div2|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N3
cyclonev_lcell_comb \rO~0 (
// Equation(s):
// \rO~0_combout  = ( \LessThan3~2_combout  & ( !\reset~input_o  ) ) # ( !\LessThan3~2_combout  & ( (!\reset~input_o  & \LessThan2~3_combout ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\LessThan2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rO~0 .extended_lut = "off";
defparam \rO~0 .lut_mask = 64'h0A0A0A0AAAAAAAAA;
defparam \rO~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\reset~input_o  & (\Add2~5_sumout  & ((\LessThan3~2_combout ) # (\LessThan2~3_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~26_cout  ))
// \Div2|auto_generated|divider|divider|op_5~22  = CARRY(( (!\reset~input_o  & (\Add2~5_sumout  & ((\LessThan3~2_combout ) # (\LessThan2~3_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan2~3_combout ),
	.datac(!\LessThan3~2_combout ),
	.datad(!\Add2~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h000000000000002A;
defparam \Div2|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\rO~0_combout  & 
// (\Add2~9_sumout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~22  ))
// \Div2|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\rO~0_combout  & 
// (\Add2~9_sumout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\rO~0_combout ),
	.datac(!\Add2~9_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000001AB;
defparam \Div2|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~13_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\rO~0_combout  & 
// (\Add2~13_sumout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~18  ))
// \Div2|auto_generated|divider|divider|op_5~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~13_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\rO~0_combout  & 
// (\Add2~13_sumout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\rO~0_combout ),
	.datac(!\Add2~13_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h00000000000001AB;
defparam \Div2|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\rO~0_combout  & 
// (\Add2~25_sumout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~14  ))
// \Div2|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\rO~0_combout  & 
// (\Add2~25_sumout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\rO~0_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000001AB;
defparam \Div2|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~5_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\rO~0_combout  & (\Add2~21_sumout ))) ) + ( \Div2|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\rO~0_combout ),
	.datac(!\Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000FE540000FFFF;
defparam \Div2|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[17]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[17]~0_combout  = (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & \Div2|auto_generated|divider|divider|op_4~9_sumout )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[17]~0 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[17]~0 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Div2|auto_generated|divider|divider|StageOut[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[17]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[17]~1_combout  = ( \Add2~25_sumout  & ( (\rO~0_combout  & \Div2|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rO~0_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[17]~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[17]~1 .lut_mask = 64'h00000000000F000F;
defparam \Div2|auto_generated|divider|divider|StageOut[17]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~2_combout  = ( \Div2|auto_generated|divider|divider|op_4~13_sumout  & ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout ) # ((\Add2~13_sumout  & \rO~0_combout )) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_4~13_sumout  & ( (\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\Add2~13_sumout  & \rO~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Add2~13_sumout ),
	.datad(!\rO~0_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~2 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 64'h00030003CCCFCCCF;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[15]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[15]~3_combout  = ( \Add2~9_sumout  & ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\rO~0_combout )) ) ) # ( !\Add2~9_sumout  & ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & \Div2|auto_generated|divider|divider|op_4~17_sumout ) ) )

	.dataa(!\rO~0_combout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[15]~3 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[15]~3 .lut_mask = 64'h00F000F005F505F5;
defparam \Div2|auto_generated|divider|divider|StageOut[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~22_cout  = CARRY(( VCC ) + ( (!\reset~input_o  & (\Add2~1_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( \Div2|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan3~2_combout ),
	.datac(!\LessThan2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000FFD50000FFFF;
defparam \Div2|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~18_cout  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\Div2|auto_generated|divider|divider|op_5~21_sumout )))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Add2~5_sumout  & (\rO~0_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Add2~5_sumout ),
	.datac(!\rO~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h0000FE5400000000;
defparam \Div2|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~14_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[15]~3_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h00000000000005AF;
defparam \Div2|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~10_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[16]~2_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\Div2|auto_generated|divider|divider|op_5~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[17]~1_combout )) # (\Div2|auto_generated|divider|divider|StageOut[17]~0_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[17]~0_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[17]~1_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div2|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N12
cyclonev_lcell_comb \WideOr34~0 (
// Equation(s):
// \WideOr34~0_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & \Div2|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( 
// (\Div2|auto_generated|divider|divider|op_4~1_sumout  & \Div2|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr34~0 .extended_lut = "off";
defparam \WideOr34~0 .lut_mask = 64'h030303030C0C0C0C;
defparam \WideOr34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N13
dffeas \segDR[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDR[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDR[0]~reg0 .is_wysiwyg = "true";
defparam \segDR[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N57
cyclonev_lcell_comb \WideOr33~0 (
// Equation(s):
// \WideOr33~0_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & !\Div2|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( 
// (\Div2|auto_generated|divider|divider|op_5~1_sumout  & !\Div2|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr33~0 .extended_lut = "off";
defparam \WideOr33~0 .lut_mask = 64'h4444444488888888;
defparam \WideOr33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N58
dffeas \segDR[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDR[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDR[1]~reg0 .is_wysiwyg = "true";
defparam \segDR[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N0
cyclonev_lcell_comb \WideOr32~0 (
// Equation(s):
// \WideOr32~0_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & \Div2|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr32~0 .extended_lut = "off";
defparam \WideOr32~0 .lut_mask = 64'h0000000000F000F0;
defparam \WideOr32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N1
dffeas \segDR[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDR[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDR[2]~reg0 .is_wysiwyg = "true";
defparam \segDR[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N21
cyclonev_lcell_comb \WideOr31~0 (
// Equation(s):
// \WideOr31~0_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div2|auto_generated|divider|divider|op_5~1_sumout  & !\Div2|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\Div2|auto_generated|divider|divider|op_5~1_sumout  $ (\Div2|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr31~0 .extended_lut = "off";
defparam \WideOr31~0 .lut_mask = 64'h9999999944444444;
defparam \WideOr31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N22
dffeas \segDR[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDR[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDR[3]~reg0 .is_wysiwyg = "true";
defparam \segDR[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N24
cyclonev_lcell_comb \WideOr30~0 (
// Equation(s):
// \WideOr30~0_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & \Div2|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr30~0 .extended_lut = "off";
defparam \WideOr30~0 .lut_mask = 64'hFFFFFFFF0C0C0C0C;
defparam \WideOr30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N25
dffeas \segDR[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDR[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDR[4]~reg0 .is_wysiwyg = "true";
defparam \segDR[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N27
cyclonev_lcell_comb \WideOr29~0 (
// Equation(s):
// \WideOr29~0_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & \Div2|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( 
// (!\Div2|auto_generated|divider|divider|op_5~1_sumout ) # (\Div2|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr29~0 .extended_lut = "off";
defparam \WideOr29~0 .lut_mask = 64'hBBBBBBBB22222222;
defparam \WideOr29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N28
dffeas \segDR[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDR[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDR[5]~reg0 .is_wysiwyg = "true";
defparam \segDR[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N6
cyclonev_lcell_comb \WideOr28~0 (
// Equation(s):
// \WideOr28~0_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div2|auto_generated|divider|divider|op_4~1_sumout  & \Div2|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\Div2|auto_generated|divider|divider|op_4~1_sumout  $ (\Div2|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr28~0 .extended_lut = "off";
defparam \WideOr28~0 .lut_mask = 64'hC3C3C3C303030303;
defparam \WideOr28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N8
dffeas \segDR[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segDR[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segDR[6]~reg0 .is_wysiwyg = "true";
defparam \segDR[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N30
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod2|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N33
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_6~5_sumout  = SUM(( VCC ) + ( (!\reset~input_o  & (\Add2~1_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( \Mod2|auto_generated|divider|divider|op_6~26_cout  ))
// \Mod2|auto_generated|divider|divider|op_6~6  = CARRY(( VCC ) + ( (!\reset~input_o  & (\Add2~1_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( \Mod2|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan3~2_combout ),
	.datac(!\LessThan2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000FFD50000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N42
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_4~18 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_4~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod2|auto_generated|divider|divider|op_4~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_4~18 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_4~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N45
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\reset~input_o  & (\Add2~9_sumout  & ((\LessThan3~2_combout ) # (\LessThan2~3_combout )))) ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_4~18_cout  ))
// \Mod2|auto_generated|divider|divider|op_4~6  = CARRY(( (!\reset~input_o  & (\Add2~9_sumout  & ((\LessThan3~2_combout ) # (\LessThan2~3_combout )))) ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_4~18_cout  ))

	.dataa(!\LessThan2~3_combout ),
	.datab(!\reset~input_o ),
	.datac(!\LessThan3~2_combout ),
	.datad(!\Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_4~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h000000000000004C;
defparam \Mod2|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N48
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\reset~input_o  & (\Add2~13_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_4~6  ))
// \Mod2|auto_generated|divider|divider|op_4~10  = CARRY(( (!\reset~input_o  & (\Add2~13_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan3~2_combout ),
	.datac(!\LessThan2~3_combout ),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF0000002A;
defparam \Mod2|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N51
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\reset~input_o  & (\Add2~25_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_4~10  ))
// \Mod2|auto_generated|divider|divider|op_4~22  = CARRY(( (!\reset~input_o  & (\Add2~25_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan3~2_combout ),
	.datac(!\LessThan2~3_combout ),
	.datad(!\Add2~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h000000000000002A;
defparam \Mod2|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N54
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_4~13_sumout  = SUM(( GND ) + ( (!\reset~input_o  & (\Add2~21_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( \Mod2|auto_generated|divider|divider|op_4~22  ))
// \Mod2|auto_generated|divider|divider|op_4~14  = CARRY(( GND ) + ( (!\reset~input_o  & (\Add2~21_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( \Mod2|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan3~2_combout ),
	.datac(!\LessThan2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFD500000000;
defparam \Mod2|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N57
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N6
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod2|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N9
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~5_sumout  = SUM(( (!\reset~input_o  & (\Add2~5_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_5~22_cout  ))
// \Mod2|auto_generated|divider|divider|op_5~6  = CARRY(( (!\reset~input_o  & (\Add2~5_sumout  & ((\LessThan2~3_combout ) # (\LessThan3~2_combout )))) ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(!\reset~input_o ),
	.datab(!\LessThan3~2_combout ),
	.datac(!\LessThan2~3_combout ),
	.datad(!\Add2~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h000000000000002A;
defparam \Mod2|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N12
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( (!\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod2|auto_generated|divider|divider|op_4~5_sumout )))) # (\Mod2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\rO~0_combout  & (\Add2~9_sumout ))) ) + ( \Mod2|auto_generated|divider|divider|op_5~6  ))
// \Mod2|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( (!\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod2|auto_generated|divider|divider|op_4~5_sumout )))) # (\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (\rO~0_combout  & 
// (\Add2~9_sumout ))) ) + ( \Mod2|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\rO~0_combout ),
	.datab(!\Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FE3200000000;
defparam \Mod2|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N15
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod2|auto_generated|divider|divider|op_4~9_sumout )))) # (\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (\rO~0_combout  & 
// (\Add2~13_sumout ))) ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_5~10  ))
// \Mod2|auto_generated|divider|divider|op_5~14  = CARRY(( (!\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod2|auto_generated|divider|divider|op_4~9_sumout )))) # (\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (\rO~0_combout  & 
// (\Add2~13_sumout ))) ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\rO~0_combout ),
	.datab(!\Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Add2~13_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h00000000000001CD;
defparam \Mod2|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N18
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~25_sumout  = SUM(( GND ) + ( (!\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod2|auto_generated|divider|divider|op_4~21_sumout )))) # (\Mod2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\rO~0_combout  & (\Add2~25_sumout ))) ) + ( \Mod2|auto_generated|divider|divider|op_5~14  ))
// \Mod2|auto_generated|divider|divider|op_5~26  = CARRY(( GND ) + ( (!\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod2|auto_generated|divider|divider|op_4~21_sumout )))) # (\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (\rO~0_combout  
// & (\Add2~25_sumout ))) ) + ( \Mod2|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\rO~0_combout ),
	.datab(!\Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|op_4~21_sumout ),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FE3200000000;
defparam \Mod2|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N21
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~18_cout  = CARRY(( (!\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (((\Mod2|auto_generated|divider|divider|op_4~13_sumout )))) # (\Mod2|auto_generated|divider|divider|op_4~1_sumout  & (\rO~0_combout  & 
// (\Add2~21_sumout ))) ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\rO~0_combout ),
	.datab(!\Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Add2~21_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod2|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h00000000000001CD;
defparam \Mod2|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N24
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N57
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[17]~6 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[17]~6_combout  = ( \Mod2|auto_generated|divider|divider|op_4~21_sumout  & ( !\Mod2|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|op_4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[17]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~6 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~6 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N54
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[17]~7_combout  = ( \rO~0_combout  & ( (\Add2~25_sumout  & \Mod2|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~25_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\rO~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h00000000000F000F;
defparam \Mod2|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N3
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[16]~4_combout  = ( \Add2~13_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_4~1_sumout  & ((\Mod2|auto_generated|divider|divider|op_4~9_sumout ))) # (\Mod2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\rO~0_combout )) ) ) # ( !\Add2~13_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_4~1_sumout  & \Mod2|auto_generated|divider|divider|op_4~9_sumout ) ) )

	.dataa(!\rO~0_combout ),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~4 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 64'h00F000F005F505F5;
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N0
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[15]~2_combout  = ( \Mod2|auto_generated|divider|divider|op_4~5_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_4~1_sumout ) # ((\rO~0_combout  & \Add2~9_sumout )) ) ) # ( 
// !\Mod2|auto_generated|divider|divider|op_4~5_sumout  & ( (\rO~0_combout  & (\Add2~9_sumout  & \Mod2|auto_generated|divider|divider|op_4~1_sumout )) ) )

	.dataa(!\rO~0_combout ),
	.datab(gnd),
	.datac(!\Add2~9_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[15]~2 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 64'h00050005FF05FF05;
defparam \Mod2|auto_generated|divider|divider|StageOut[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod2|auto_generated|divider|divider|op_5~5_sumout )))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (\Add2~5_sumout  & 
// (\rO~0_combout ))) ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_6~6  ))
// \Mod2|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod2|auto_generated|divider|divider|op_5~5_sumout )))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (\Add2~5_sumout  & 
// (\rO~0_combout ))) ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Add2~5_sumout ),
	.datac(!\rO~0_combout ),
	.datad(!\Mod2|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000001AB;
defparam \Mod2|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N39
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod2|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod2|auto_generated|divider|divider|StageOut[15]~2_combout )) ) + ( \Mod2|auto_generated|divider|divider|op_6~10  ))
// \Mod2|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod2|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod2|auto_generated|divider|divider|StageOut[15]~2_combout )) ) + ( \Mod2|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N42
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod2|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod2|auto_generated|divider|divider|StageOut[16]~4_combout )) ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_6~14  ))
// \Mod2|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod2|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod2|auto_generated|divider|divider|StageOut[16]~4_combout )) ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datad(!\Mod2|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod2|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N45
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_6~22_cout  = CARRY(( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod2|auto_generated|divider|divider|op_5~25_sumout )))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod2|auto_generated|divider|divider|StageOut[17]~7_combout )) # (\Mod2|auto_generated|divider|divider|StageOut[17]~6_combout ))) ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[17]~6_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod2|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000000000001B5F;
defparam \Mod2|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N48
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N39
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[25]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[25]~0_combout  = ( \Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( (\rO~0_combout  & \Add2~1_sumout ) ) ) # ( !\Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Mod2|auto_generated|divider|divider|op_6~5_sumout  ) )

	.dataa(!\rO~0_combout ),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(!\Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[25]~0 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[25]~0 .lut_mask = 64'h0F0F0F0F00550055;
defparam \Mod2|auto_generated|divider|divider|StageOut[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N57
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[27]~3_combout  = ( \Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod2|auto_generated|divider|divider|op_6~13_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\Mod2|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (\Mod2|auto_generated|divider|divider|StageOut[15]~2_combout )) ) ) ) # ( !\Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Mod2|auto_generated|divider|divider|op_6~13_sumout  ) ) # ( \Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( !\Mod2|auto_generated|divider|divider|op_6~13_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\Mod2|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (\Mod2|auto_generated|divider|divider|StageOut[15]~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(!\Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Mod2|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h000003F3FFFF03F3;
defparam \Mod2|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N0
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[28]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[28]~5_combout  = ( \Mod2|auto_generated|divider|divider|op_6~17_sumout  & ( \Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod2|auto_generated|divider|divider|op_5~13_sumout )) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod2|auto_generated|divider|divider|StageOut[16]~4_combout ))) ) ) ) # ( !\Mod2|auto_generated|divider|divider|op_6~17_sumout  & ( 
// \Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (\Mod2|auto_generated|divider|divider|op_5~13_sumout )) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\Mod2|auto_generated|divider|divider|StageOut[16]~4_combout ))) ) ) ) # ( \Mod2|auto_generated|divider|divider|op_6~17_sumout  & ( !\Mod2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod2|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datae(!\Mod2|auto_generated|divider|divider|op_6~17_sumout ),
	.dataf(!\Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~5 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~5 .lut_mask = 64'h0000FFFF0C3F0C3F;
defparam \Mod2|auto_generated|divider|divider|StageOut[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N6
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[26]~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  = ( \Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod2|auto_generated|divider|divider|op_6~9_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod2|auto_generated|divider|divider|op_5~5_sumout )))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (\rO~0_combout  & ((\Add2~5_sumout )))) ) ) ) # ( !\Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Mod2|auto_generated|divider|divider|op_6~9_sumout  ) ) # ( \Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( !\Mod2|auto_generated|divider|divider|op_6~9_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod2|auto_generated|divider|divider|op_5~5_sumout )))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & (\rO~0_combout  & ((\Add2~5_sumout )))) ) ) )

	.dataa(!\rO~0_combout ),
	.datab(!\Mod2|auto_generated|divider|divider|op_5~5_sumout ),
	.datac(!\Add2~5_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(!\Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Mod2|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~1 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~1 .lut_mask = 64'h00003305FFFF3305;
defparam \Mod2|auto_generated|divider|divider|StageOut[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N30
cyclonev_lcell_comb \WideOr41~0 (
// Equation(s):
// \WideOr41~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( \Mod2|auto_generated|divider|divider|StageOut[28]~5_combout  ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( 
// !\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout  $ (((!\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datad(!\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr41~0 .extended_lut = "off";
defparam \WideOr41~0 .lut_mask = 64'h3C0F3C0F00FF00FF;
defparam \WideOr41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N31
dffeas \segUR[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUR[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUR[0]~reg0 .is_wysiwyg = "true";
defparam \segUR[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N36
cyclonev_lcell_comb \WideOr40~0 (
// Equation(s):
// \WideOr40~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( ((!\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout  & \Mod2|auto_generated|divider|divider|StageOut[27]~3_combout )) # 
// (\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( (\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout  & 
// ((\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datad(!\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr40~0 .extended_lut = "off";
defparam \WideOr40~0 .lut_mask = 64'h003F003F0FCF0FCF;
defparam \WideOr40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N37
dffeas \segUR[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUR[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUR[1]~reg0 .is_wysiwyg = "true";
defparam \segUR[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N33
cyclonev_lcell_comb \WideOr39~0 (
// Equation(s):
// \WideOr39~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( ((!\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout  & !\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout )) # 
// (\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( (\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout  & 
// \Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datad(!\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr39~0 .extended_lut = "off";
defparam \WideOr39~0 .lut_mask = 64'h000F000FC0FFC0FF;
defparam \WideOr39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N34
dffeas \segUR[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUR[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUR[2]~reg0 .is_wysiwyg = "true";
defparam \segUR[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N48
cyclonev_lcell_comb \WideOr38~0 (
// Equation(s):
// \WideOr38~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( ((\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout  & \Mod2|auto_generated|divider|divider|StageOut[27]~3_combout )) # 
// (\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout  $ 
// (((!\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datad(!\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr38~0 .extended_lut = "off";
defparam \WideOr38~0 .lut_mask = 64'h3C0F3C0F03FF03FF;
defparam \WideOr38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N49
dffeas \segUR[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUR[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUR[3]~reg0 .is_wysiwyg = "true";
defparam \segUR[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N51
cyclonev_lcell_comb \WideOr37~0 (
// Equation(s):
// \WideOr37~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[25]~0_combout  ) # ( !\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & 
// ((\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout ))) # (\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & (\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout )) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datad(!\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr37~0 .extended_lut = "off";
defparam \WideOr37~0 .lut_mask = 64'h05F505F5FFFFFFFF;
defparam \WideOr37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N52
dffeas \segUR[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUR[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUR[4]~reg0 .is_wysiwyg = "true";
defparam \segUR[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N42
cyclonev_lcell_comb \WideOr36~0 (
// Equation(s):
// \WideOr36~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( ((!\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout )) # 
// (\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout  & 
// (\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout  & !\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout )) # (\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout 
// ))) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datad(!\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr36~0 .extended_lut = "off";
defparam \WideOr36~0 .lut_mask = 64'h300F300FFF3FFF3F;
defparam \WideOr36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N43
dffeas \segUR[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUR[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUR[5]~reg0 .is_wysiwyg = "true";
defparam \segUR[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N45
cyclonev_lcell_comb \WideOr35~0 (
// Equation(s):
// \WideOr35~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( ((\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout  & \Mod2|auto_generated|divider|divider|StageOut[27]~3_combout )) # 
// (\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout  $ 
// (\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datad(!\Mod2|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr35~0 .extended_lut = "off";
defparam \WideOr35~0 .lut_mask = 64'hF00FF00F03FF03FF;
defparam \WideOr35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N46
dffeas \segUR[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\WideOr35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\segUR[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \segUR[6]~reg0 .is_wysiwyg = "true";
defparam \segUR[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
