INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:57:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.104ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.370ns period=6.740ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.370ns period=6.740ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.740ns  (clk rise@6.740ns - clk rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 2.230ns (29.777%)  route 5.259ns (70.223%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.223 - 6.740 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1813, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
                         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=52, unplaced)        0.499     1.233    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
                         LUT5 (Prop_lut5_I0_O)        0.119     1.352 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, unplaced)         0.000     1.352    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.590 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     1.597    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.647 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.647    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.801 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/O[3]
                         net (fo=9, unplaced)         0.497     2.298    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_4
                         LUT3 (Prop_lut3_I0_O)        0.120     2.418 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_6/O
                         net (fo=34, unplaced)        0.450     2.868    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.911 f  lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_2/O
                         net (fo=2, unplaced)         0.388     3.299    lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.342 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_21/O
                         net (fo=15, unplaced)        0.758     4.100    lsq1/handshake_lsq_lsq1_core/dataReg_reg[25]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.143 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=48, unplaced)        0.325     4.468    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     4.511 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=4, unplaced)         0.268     4.779    load1/data_tehb/control/ltOp_carry
                         LUT6 (Prop_lut6_I4_O)        0.043     4.822 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, unplaced)         0.248     5.070    addf0/operator/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.257 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.264    addf0/operator/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.314 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.314    addf0/operator/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.364 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.364    addf0/operator/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.414 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     5.414    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     5.549 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, unplaced)        0.269     5.818    lsq1/handshake_lsq_lsq1_core/level5_c1_reg[9][0]
                         LUT2 (Prop_lut2_I0_O)        0.131     5.949 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, unplaced)         0.000     5.949    addf0/operator/p_1_in[0]
                         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.293     6.242 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, unplaced)         0.388     6.630    addf0/operator/RightShifterComponent/O[1]
                         LUT4 (Prop_lut4_I1_O)        0.126     6.756 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=8, unplaced)         0.282     7.038    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0
                         LUT5 (Prop_lut5_I0_O)        0.043     7.081 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_4/O
                         net (fo=11, unplaced)        0.290     7.371    lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_4_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     7.414 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=8, unplaced)         0.583     7.997    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.740     6.740 r  
                                                      0.000     6.740 r  clk (IN)
                         net (fo=1813, unset)         0.483     7.223    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.223    
                         clock uncertainty           -0.035     7.187    
                         FDRE (Setup_fdre_C_R)       -0.294     6.893    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.893    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                 -1.104    




