

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Tue Dec 21 14:16:44 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.367 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45| 0.225 us | 0.225 us |   45|   45|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_myproject_fu_230  |myproject  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       23|       23|         9|          1|          1|    16|    yes   |
        |- Loop 2  |       12|       12|        10|          1|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|   5479|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     50|    6342|   2071|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    143|    -|
|Register         |        0|      -|    2472|    320|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     50|    8854|   8013|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     22|       8|     15|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------------+---------+-------+------+------+-----+
    |                 Instance                |                Module               | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------+-------------------------------------+---------+-------+------+------+-----+
    |grp_myproject_fu_230                     |myproject                            |        0|     50|  5748|  1444|    0|
    |myproject_axi_ashr_54ns_32ns_54_2_1_U62  |myproject_axi_ashr_54ns_32ns_54_2_1  |        0|      0|   214|   216|    0|
    |myproject_axi_fpext_32ns_64_3_1_U61      |myproject_axi_fpext_32ns_64_3_1      |        0|      0|   100|   138|    0|
    |myproject_axi_lshr_32ns_32ns_32_2_1_U64  |myproject_axi_lshr_32ns_32ns_32_2_1  |        0|      0|   140|   126|    0|
    |myproject_axi_mux_42_16_1_1_U63          |myproject_axi_mux_42_16_1_1          |        0|      0|     0|    21|    0|
    |myproject_axi_shl_64ns_32ns_64_2_1_U65   |myproject_axi_shl_64ns_32ns_64_2_1   |        0|      0|   140|   126|    0|
    +-----------------------------------------+-------------------------------------+---------+-------+------+------+-----+
    |Total                                    |                                     |        0|     50|  6342|  2071|    0|
    +-----------------------------------------+-------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |add_ln581_fu_343_p2               |     +    |      0|   0|   12|           5|          12|
    |add_ln949_fu_875_p2               |     +    |      0|   0|   23|           6|          16|
    |add_ln958_fu_842_p2               |     +    |      0|   0|   39|           6|          32|
    |add_ln964_fu_983_p2               |     +    |      0|   0|    8|           8|           8|
    |i_1_fu_702_p2                     |     +    |      0|   0|   12|           3|           1|
    |i_fu_244_p2                       |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_807_p2               |     +    |      0|   0|   39|           6|          32|
    |m_2_fu_944_p2                     |     +    |      0|   0|   71|          64|          64|
    |F2_fu_331_p2                      |     -    |      0|   0|   12|          11|          12|
    |man_V_1_fu_313_p2                 |     -    |      0|   0|   61|           1|          54|
    |sub_ln581_fu_349_p2               |     -    |      0|   0|   12|           4|          12|
    |sub_ln944_fu_788_p2               |     -    |      0|   0|   39|           5|          32|
    |sub_ln947_fu_801_p2               |     -    |      0|   0|   15|           4|           5|
    |sub_ln958_fu_847_p2               |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_fu_978_p2               |     -    |      0|   0|    8|           3|           8|
    |tmp_V_fu_730_p2                   |     -    |      0|   0|   23|           1|          16|
    |a_fu_857_p2                       |    and   |      0|   0|    2|           1|           1|
    |and_ln203_1_fu_658_p2             |    and   |      0|   0|  256|         256|         256|
    |and_ln203_2_fu_664_p2             |    and   |      0|   0|  256|         256|         256|
    |and_ln203_fu_629_p2               |    and   |      0|   0|  256|         256|         256|
    |and_ln30_fu_742_p2                |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_434_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_492_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_451_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_445_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_468_p2               |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_887_p2               |    and   |      0|   0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|   0|    2|           1|           1|
    |ap_block_state26_io               |    and   |      0|   0|    2|           1|           1|
    |ap_block_state27_io               |    and   |      0|   0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|   0|    2|           1|           1|
    |p_Result_6_fu_831_p2              |    and   |      0|   0|   16|          16|          16|
    |l_fu_776_p3                       |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln19_fu_238_p2               |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln203_fu_544_p2              |   icmp   |      0|   0|   11|           8|           8|
    |icmp_ln27_fu_696_p2               |   icmp   |      0|   0|    9|           3|           4|
    |icmp_ln30_fu_736_p2               |   icmp   |      0|   0|    9|           3|           2|
    |icmp_ln571_fu_326_p2              |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_fu_337_p2              |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln582_fu_363_p2              |   icmp   |      0|   0|   13|          12|           4|
    |icmp_ln585_fu_386_p2              |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_fu_391_p2              |   icmp   |      0|   0|   11|           8|           1|
    |icmp_ln935_fu_748_p2              |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_1_fu_836_p2            |   icmp   |      0|   0|   13|          16|           1|
    |icmp_ln947_fu_852_p2              |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_fu_913_p2              |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln203_fu_623_p2              |   lshr   |      0|   0|  950|           2|         256|
    |lshr_ln947_fu_825_p2              |   lshr   |      0|   0|   35|           2|          16|
    |ap_block_pp1_stage0_11001         |    or    |      0|   0|    2|           1|           1|
    |empty_32_fu_538_p2                |    or    |      0|   0|    8|           8|           4|
    |in_local_V_1_fu_669_p2            |    or    |      0|   0|  256|         256|         256|
    |is_last_fu_263_p2                 |    or    |      0|   0|    2|           1|           1|
    |or_ln581_fu_457_p2                |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_424_p2                |    or    |      0|   0|    2|           1|           1|
    |or_ln603_1_fu_497_p2              |    or    |      0|   0|    2|           1|           1|
    |or_ln603_2_fu_502_p2              |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_474_p2                |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_893_p2                |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_935_p3                     |  select  |      0|   0|   64|           1|          64|
    |man_V_2_fu_319_p3                 |  select  |      0|   0|   54|           1|          54|
    |out_r_TDATA_int                   |  select  |      0|   0|   32|           1|           1|
    |select_ln203_1_fu_579_p3          |  select  |      0|   0|    9|           1|           9|
    |select_ln203_2_fu_586_p3          |  select  |      0|   0|    9|           1|           9|
    |select_ln203_3_fu_647_p3          |  select  |      0|   0|  256|           1|         256|
    |select_ln203_fu_572_p3            |  select  |      0|   0|    9|           1|           9|
    |select_ln588_fu_416_p3            |  select  |      0|   0|    2|           1|           2|
    |select_ln603_1_fu_480_p3          |  select  |      0|   0|   16|           1|          16|
    |select_ln603_2_fu_525_p3          |  select  |      0|   0|   16|           1|          16|
    |select_ln603_3_fu_550_p3          |  select  |      0|   0|   16|           1|          16|
    |select_ln603_fu_518_p3            |  select  |      0|   0|   16|           1|          16|
    |select_ln964_fu_968_p3            |  select  |      0|   0|    7|           1|           7|
    |sh_amt_fu_355_p3                  |  select  |      0|   0|   12|           1|          12|
    |tmp_V_4_fu_753_p3                 |  select  |      0|   0|   16|           1|          16|
    |shl_ln203_1_fu_617_p2             |    shl   |      0|   0|  950|           2|         256|
    |shl_ln203_fu_611_p2               |    shl   |      0|   0|  950|         256|         256|
    |shl_ln604_fu_513_p2               |    shl   |      0|   0|   35|          16|          16|
    |ap_enable_pp0                     |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|   0|    2|           2|           1|
    |xor_ln203_1_fu_593_p2             |    xor   |      0|   0|    9|           9|           8|
    |xor_ln203_2_fu_653_p2             |    xor   |      0|   0|  256|           2|         256|
    |xor_ln203_fu_566_p2               |    xor   |      0|   0|    9|           9|           8|
    |xor_ln571_fu_487_p2               |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_462_p2               |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_428_p2               |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_439_p2               |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_869_p2               |    xor   |      0|   0|    2|           1|           2|
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |Total                             |          |      0|  40| 5479|        1782|        3032|
    +----------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8             |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter9             |   9|          2|    1|          2|
    |ap_phi_mux_is_last_0_phi_fu_200_p4  |   9|          2|    1|          2|
    |i2_0_reg_219                        |   9|          2|    3|          6|
    |i_0_reg_208                         |   9|          2|    5|         10|
    |in_r_TDATA_blk_n                    |   9|          2|    1|          2|
    |is_last_0_reg_196                   |   9|          2|    1|          2|
    |out_r_TDATA_blk_n                   |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 143|         32|   17|         44|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln958_reg_1298                     |   32|   0|   32|          0|
    |and_ln203_reg_1185                     |  256|   0|  256|          0|
    |and_ln30_reg_1237                      |    1|   0|    1|          0|
    |and_ln585_reg_1125                     |    1|   0|    1|          0|
    |and_ln603_reg_1130                     |    1|   0|    1|          0|
    |and_ln603_reg_1130_pp0_iter5_reg       |    1|   0|    1|          0|
    |ap_CS_fsm                              |   11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                |    1|   0|    1|          0|
    |ashr_ln586_reg_1146                    |   54|   0|   54|          0|
    |empty_32_reg_1166                      |    4|   0|    8|          4|
    |exp_tmp_V_reg_1065                     |   11|   0|   11|          0|
    |grp_myproject_fu_230_ap_start_reg      |    1|   0|    1|          0|
    |i2_0_reg_219                           |    3|   0|    3|          0|
    |i_0_reg_208                            |    5|   0|    5|          0|
    |icmp_ln19_reg_1030                     |    1|   0|    1|          0|
    |icmp_ln203_reg_1171                    |    1|   0|    1|          0|
    |icmp_ln203_reg_1171_pp0_iter7_reg      |    1|   0|    1|          0|
    |icmp_ln27_reg_1211                     |    1|   0|    1|          0|
    |icmp_ln571_reg_1080                    |    1|   0|    1|          0|
    |icmp_ln571_reg_1080_pp0_iter4_reg      |    1|   0|    1|          0|
    |icmp_ln581_reg_1086                    |    1|   0|    1|          0|
    |icmp_ln582_reg_1098                    |    1|   0|    1|          0|
    |icmp_ln582_reg_1098_pp0_iter4_reg      |    1|   0|    1|          0|
    |icmp_ln935_reg_1242                    |    1|   0|    1|          0|
    |icmp_ln947_1_reg_1293                  |    1|   0|    1|          0|
    |icmp_ln958_reg_1323                    |    1|   0|    1|          0|
    |icmp_ln958_reg_1323_pp1_iter5_reg      |    1|   0|    1|          0|
    |in_data_tmp_reg_1039                   |   32|   0|   32|          0|
    |in_local_V_fu_174                      |  256|   0|  256|          0|
    |is_last_0_reg_196                      |    1|   0|    1|          0|
    |is_last_reg_1050                       |    1|   0|    1|          0|
    |l_reg_1255                             |   32|   0|   32|          0|
    |lsb_index_reg_1282                     |   32|   0|   32|          0|
    |lshr_ln958_reg_1333                    |   32|   0|   32|          0|
    |m_5_reg_1343                           |   63|   0|   63|          0|
    |m_5_reg_1343_pp1_iter7_reg             |   63|   0|   63|          0|
    |man_V_2_reg_1075                       |   54|   0|   54|          0|
    |or_ln603_2_reg_1151                    |    1|   0|    1|          0|
    |or_ln603_2_reg_1151_pp0_iter6_reg      |    1|   0|    1|          0|
    |or_ln603_reg_1135                      |    1|   0|    1|          0|
    |or_ln603_reg_1135_pp0_iter5_reg        |    1|   0|    1|          0|
    |or_ln_reg_1308                         |    1|   0|   32|         31|
    |or_ln_reg_1308_pp1_iter5_reg           |    1|   0|   32|         31|
    |out_local_0_V_reg_1191                 |   16|   0|   16|          0|
    |out_local_1_V_reg_1196                 |   16|   0|   16|          0|
    |out_local_2_V_reg_1201                 |   16|   0|   16|          0|
    |out_local_3_V_reg_1206                 |   16|   0|   16|          0|
    |p_Result_10_reg_1226                   |    1|   0|    1|          0|
    |p_Result_8_reg_1060                    |    1|   0|    1|          0|
    |select_ln603_1_reg_1141                |   16|   0|   16|          0|
    |select_ln603_1_reg_1141_pp0_iter5_reg  |   16|   0|   16|          0|
    |select_ln603_2_reg_1156                |   16|   0|   16|          0|
    |select_ln964_reg_1353                  |    1|   0|    8|          7|
    |sext_ln581_reg_1115                    |   32|   0|   32|          0|
    |sext_ln581_reg_1115_pp0_iter5_reg      |   32|   0|   32|          0|
    |sh_amt_reg_1092                        |   12|   0|   12|          0|
    |shl_ln203_reg_1179                     |  256|   0|  256|          0|
    |shl_ln958_reg_1338                     |   64|   0|   64|          0|
    |shl_ln_reg_1161                        |    4|   0|    8|          4|
    |sub_ln944_reg_1265                     |   32|   0|   32|          0|
    |sub_ln947_reg_1277                     |    5|   0|    5|          0|
    |sub_ln958_reg_1303                     |   32|   0|   32|          0|
    |tmp_10_reg_1348                        |    1|   0|    1|          0|
    |tmp_4_reg_1110                         |    8|   0|    8|          0|
    |tmp_8_reg_1288                         |   31|   0|   31|          0|
    |tmp_V_3_reg_1220                       |   16|   0|   16|          0|
    |tmp_V_4_reg_1247                       |   16|   0|   16|          0|
    |tmp_V_reg_1232                         |   16|   0|   16|          0|
    |trunc_ln203_reg_1045                   |    4|   0|    4|          0|
    |trunc_ln556_reg_1055                   |   63|   0|   63|          0|
    |trunc_ln565_reg_1070                   |   52|   0|   52|          0|
    |trunc_ln583_reg_1104                   |   16|   0|   16|          0|
    |trunc_ln943_reg_1260                   |    8|   0|    8|          0|
    |trunc_ln944_reg_1272                   |   16|   0|   16|          0|
    |trunc_ln944_reg_1272_pp1_iter3_reg     |   16|   0|   16|          0|
    |and_ln30_reg_1237                      |   64|  32|    1|          0|
    |icmp_ln19_reg_1030                     |   64|  32|    1|          0|
    |icmp_ln27_reg_1211                     |   64|  32|    1|          0|
    |icmp_ln935_reg_1242                    |   64|  32|    1|          0|
    |in_data_tmp_reg_1039                   |   64|  32|   32|          0|
    |p_Result_10_reg_1226                   |   64|  32|    1|          0|
    |tmp_V_4_reg_1247                       |   64|  32|   16|          0|
    |trunc_ln203_reg_1045                   |   64|  32|    4|          0|
    |trunc_ln583_reg_1104                   |   64|  32|   16|          0|
    |trunc_ln943_reg_1260                   |   64|  32|    8|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 2472| 320| 1990|         77|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |   in_last_V   |    pointer   |
|in_r_TREADY   | out |    1|     axis     |   in_last_V   |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
+--------------+-----+-----+--------------+---------------+--------------+

