--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/home/wbraun/laser_pinball/laser/Beta_hardware/laser_projector/laser_projector.ise
-intstyle ise -v 3 -s 3 -xml hardware_interface hardware_interface.ncd -o
hardware_interface.twr hardware_interface.pcf -ucf ml50x_U1_fpga.ucf

Design file:              hardware_interface.ncd
Physical constraint file: hardware_interface.pcf
Device,package,speed:     xc5vlx50t,ff1136,-3 (PRODUCTION 1.64 2008-12-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock HDR1_48
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
HDR1_44     |    0.394(R)|    2.957(R)|HDR1_48_IBUF      |   0.000|
HDR1_46     |   -0.884(R)|    3.048(R)|HDR1_48_IBUF      |   0.000|
HDR1_50     |   -1.368(R)|    3.094(R)|HDR1_48_IBUF      |   0.000|
HDR1_52     |   -1.093(R)|    3.034(R)|HDR1_48_IBUF      |   0.000|
HDR1_54     |   -1.279(R)|    3.071(R)|HDR1_48_IBUF      |   0.000|
HDR1_56     |   -0.962(R)|    3.000(R)|HDR1_48_IBUF      |   0.000|
HDR1_58     |   -0.992(R)|    3.343(R)|HDR1_48_IBUF      |   0.000|
HDR1_60     |   -0.926(R)|    3.170(R)|HDR1_48_IBUF      |   0.000|
HDR1_62     |   -0.887(R)|    3.118(R)|HDR1_48_IBUF      |   0.000|
HDR1_64     |   -1.270(R)|    3.140(R)|HDR1_48_IBUF      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock USER_CLK
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
GPIO_SW_C    |    5.450(R)|   -2.532(R)|DVI_XCLK_N_OBUF   |   0.000|
GPIO_SW_E    |    3.283(R)|   -1.723(R)|DVI_XCLK_N_OBUF   |   0.000|
GPIO_SW_W    |    2.882(R)|   -1.222(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SCL_MAIN |    1.836(R)|   -1.178(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SCL_VIDEO|    2.356(R)|   -1.610(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SDA_MAIN |    1.842(R)|   -1.184(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SDA_VIDEO|    2.015(R)|   -1.321(R)|DVI_XCLK_N_OBUF   |   0.000|
-------------+------------+------------+------------------+--------+

Clock HDR1_48 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
HDR1_16     |    8.976(R)|HDR1_48_IBUF      |   0.000|
HDR1_18     |    8.899(R)|HDR1_48_IBUF      |   0.000|
HDR1_20     |    8.810(R)|HDR1_48_IBUF      |   0.000|
HDR1_22     |    8.751(R)|HDR1_48_IBUF      |   0.000|
HDR1_24     |    9.087(R)|HDR1_48_IBUF      |   0.000|
HDR1_26     |    8.821(R)|HDR1_48_IBUF      |   0.000|
HDR1_28     |    9.083(R)|HDR1_48_IBUF      |   0.000|
HDR1_30     |    8.793(R)|HDR1_48_IBUF      |   0.000|
------------+------------+------------------+--------+

Clock USER_CLK to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
DVI_D0       |    4.380(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D1       |    5.750(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D2       |    4.482(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D3       |    4.696(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D4       |    4.983(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D5       |    4.872(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D6       |    4.953(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D7       |    5.567(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D8       |    4.518(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D9       |    4.149(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D10      |    4.447(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_D11      |    4.484(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_DE       |    5.348(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_H        |    5.385(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_RESET_B  |    5.951(R)|DVI_XCLK_N_OBUF   |   0.000|
DVI_V        |    4.949(R)|DVI_XCLK_N_OBUF   |   0.000|
HDR1_40      |    3.604(R)|DVI_XCLK_N_OBUF   |   0.000|
HDR1_42      |    6.013(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SCL_MAIN |    4.006(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SCL_VIDEO|    3.927(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SDA_MAIN |    4.303(R)|DVI_XCLK_N_OBUF   |   0.000|
IIC_SDA_VIDEO|    3.949(R)|DVI_XCLK_N_OBUF   |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock HDR1_48
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
HDR1_48        |    8.885|         |         |         |
USER_CLK       |    5.801|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
HDR1_48        |   10.688|         |         |         |
USER_CLK       |   10.688|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
USER_CLK       |DVI_XCLK_N     |    3.127|
USER_CLK       |DVI_XCLK_P     |    3.114|
---------------+---------------+---------+


Analysis completed Thu Dec  4 20:30:50 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 474 MB



