[{"DBLP title": "Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification.", "DBLP authors": ["Hossein Sayadi", "Nisarg Patel", "Sai Manoj P. D.", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "year": 2018, "MAG papers": [{"PaperId": 2809457377, "PaperTitle": "ensemble learning for effective run time hardware based malware detection a comprehensive analysis and classification", "Year": 2018, "CitationCount": 65, "EstimatedCitation": 103, "Affiliations": {"george mason university": 6.0}}], "source": "ES"}, {"DBLP title": "Deepsecure: scalable provably-secure deep learning.", "DBLP authors": ["Bita Darvish Rouhani", "M. Sadegh Riazi", "Farinaz Koushanfar"], "year": 2018, "MAG papers": [{"PaperId": 2620512600, "PaperTitle": "deepsecure scalable provably secure deep learning", "Year": 2018, "CitationCount": 168, "EstimatedCitation": 221, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "DWE: decrypting learning with errors with errors.", "DBLP authors": ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "year": 2018, "MAG papers": [{"PaperId": 2809299110, "PaperTitle": "dwe decrypting learning with errors with errors", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"kyoto university": 3.0}}], "source": "ES"}, {"DBLP title": "Reverse engineering convolutional neural networks through side-channel information leaks.", "DBLP authors": ["Weizhe Hua", "Zhiru Zhang", "G. Edward Suh"], "year": 2018, "MAG papers": [{"PaperId": 2809523935, "PaperTitle": "reverse engineering convolutional neural networks through side channel information leaks", "Year": 2018, "CitationCount": 108, "EstimatedCitation": 123, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "OFTL: ordering-aware FTL for maximizing performance of the journaling file system.", "DBLP authors": ["Daekyu Park", "Donghyun Kang", "Young Ik Eom"], "year": 2018, "MAG papers": [{"PaperId": 2809013076, "PaperTitle": "oftl ordering aware ftl for maximizing performance of the journaling file system", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"sungkyunkwan university": 3.0}}], "source": "ES"}, {"DBLP title": "LAWN: boosting the performance of NVMM file system through reducing write amplification.", "DBLP authors": ["Chundong Wang", "Sudipta Chattopadhyay"], "year": 2018, "MAG papers": [{"PaperId": 2809266205, "PaperTitle": "lawn boosting the performance of nvmm file system through reducing write amplification", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"singapore university of technology and design": 2.0}}, {"PaperId": 3176095779, "PaperTitle": "lawn boosting the performance of nvmm file system through reducing write amplification", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs.", "DBLP authors": ["Fei Wu", "Jiaona Zhou", "Shunzhuo Wang", "Yajuan Du", "Chengmo Yang", "Changsheng Xie"], "year": 2018, "MAG papers": [{"PaperId": 2808846587, "PaperTitle": "fastgc accelerate garbage collection via an efficient copyback based data migration in ssds", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"huazhong university of science and technology": 5.0, "university of delaware": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic management of key states for reinforcement learning-assisted garbage collection to reduce long tail latency in SSD.", "DBLP authors": ["Won-Kyung Kang", "Sungjoo Yoo"], "year": 2018, "MAG papers": [{"PaperId": 2809184930, "PaperTitle": "dynamic management of key states for reinforcement learning assisted garbage collection to reduce long tail latency in ssd", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "WB-trees: a meshed tree representation for FinFET analog layout designs.", "DBLP authors": ["Yu-Sheng Lu", "Yu-Hsuan Chang", "Yao-Wen Chang"], "year": 2018, "MAG papers": [{"PaperId": 2809440998, "PaperTitle": "wb trees a meshed tree representation for finfet analog layout designs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Analog placement with current flow and symmetry constraints using PCP-SP.", "DBLP authors": ["Abhishek Patyal", "Po-Cheng Pan", "K. A. Asha", "Hung-Ming Chen", "Hao-Yu Chi", "Chien-Nan Liu"], "year": 2018, "MAG papers": [{"PaperId": 2809108639, "PaperTitle": "analog placement with current flow and symmetry constraints using pcp sp", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national chiao tung university": 4.0, "national central university": 2.0}}], "source": "ES"}, {"DBLP title": "Multi-objective bayesian optimization for analog/RF circuit synthesis.", "DBLP authors": ["Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "year": 2018, "MAG papers": [{"PaperId": 2809500545, "PaperTitle": "multi objective bayesian optimization for analog rf circuit synthesis", "Year": 2018, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"fudan university": 5.0}}], "source": "ES"}, {"DBLP title": "Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors.", "DBLP authors": ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "year": 2018, "MAG papers": [{"PaperId": 2809230488, "PaperTitle": "calibrating process variation at system level with in situ low precision transfer learning for analog neural network processors", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"tsinghua university": 7.0, "university of electronic science and technology of china": 1.0}}], "source": "ES"}, {"DBLP title": "DPS: dynamic precision scaling for stochastic computing-based deep neural networks.", "DBLP authors": ["Hyeon Uk Sim", "Saken Kenzhegulov", "Jongeun Lee"], "year": 2018, "MAG papers": [{"PaperId": 2809046730, "PaperTitle": "dps dynamic precision scaling for stochastic computing based deep neural networks", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ulsan national institute of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration.", "DBLP authors": ["Mateja Putic", "Swagath Venkataramani", "Schuyler Eldridge", "Alper Buyuktosunoglu", "Pradip Bose", "Mircea Stan"], "year": 2018, "MAG papers": [{"PaperId": 2809300109, "PaperTitle": "dyhard dnn even more dnn acceleration with dynamic hardware reconfiguration", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ibm": 4.0, "university of virginia": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring the programmability for deep learning processors: from architecture to tensorization.", "DBLP authors": ["Chixiao Chen", "Huwan Peng", "Xindi Liu", "Hongwei Ding", "C.-J. Richard Shi"], "year": 2018, "MAG papers": [{"PaperId": 2809110207, "PaperTitle": "exploring the programmability for deep learning processors from architecture to tensorization", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of washington": 5.0}}], "source": "ES"}, {"DBLP title": "LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA.", "DBLP authors": ["Xinhan Lin", "Shouyi Yin", "Fengbin Tu", "Leibo Liu", "Xiangyu Li", "Shaojun Wei"], "year": 2018, "MAG papers": [{"PaperId": 2808917878, "PaperTitle": "lcp a layer clusters paralleling mapping method for accelerating inception and residual networks on fpga", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"tsinghua university": 6.0}}], "source": "ES"}, {"DBLP title": "Ares: a framework for quantifying the resilience of deep neural networks.", "DBLP authors": ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "year": 2018, "MAG papers": [{"PaperId": 2809188712, "PaperTitle": "ares a framework for quantifying the resilience of deep neural networks", "Year": 2018, "CitationCount": 143, "EstimatedCitation": 153, "Affiliations": {"harvard university": 8.0}}], "source": "ES"}, {"DBLP title": "DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework.", "DBLP authors": ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"], "year": 2018, "MAG papers": [{"PaperId": 2792447253, "PaperTitle": "deepn jpeg a deep neural network favorable jpeg based image compression framework", "Year": 2018, "CitationCount": 52, "EstimatedCitation": 59, "Affiliations": {"international university cambodia": 4.0, "indiana university": 1.0, "university of miami": 1.0, "syracuse university": 1.0}}, {"PaperId": 2949212852, "PaperTitle": "deepn jpeg a deep neural network favorable jpeg based image compression framework", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indiana university": 1.0, "university of miami": 1.0, "international university cambodia": 4.0, "syracuse university": 1.0}}], "source": "ES"}, {"DBLP title": "Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators.", "DBLP authors": ["Jeff Zhang", "Kartheek Rangineni", "Zahra Ghodsi", "Siddharth Garg"], "year": 2018, "MAG papers": [{"PaperId": 2963640628, "PaperTitle": "thundervolt enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators", "Year": 2018, "CitationCount": 70, "EstimatedCitation": 89, "Affiliations": {"new york university": 3.0, "indian institute of technology kanpur": 1.0}}], "source": "ES"}, {"DBLP title": "Loom: exploiting weight and activation precisions to accelerate convolutional neural networks.", "DBLP authors": ["Sayeh Sharify", "Alberto Delmas Lascorz", "Kevin Siu", "Patrick Judd", "Andreas Moshovos"], "year": 2018, "MAG papers": [{"PaperId": 2719597717, "PaperTitle": "loom exploiting weight and activation precisions to accelerate convolutional neural networks", "Year": 2018, "CitationCount": 64, "EstimatedCitation": 69, "Affiliations": {"university of toronto": 5.0}}], "source": "ES"}, {"DBLP title": "Parallelizing SRAM arrays with customized bit-cell for binary neural networks.", "DBLP authors": ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "year": 2018, "MAG papers": [{"PaperId": 2809579658, "PaperTitle": "parallelizing sram arrays with customized bit cell for binary neural networks", "Year": 2018, "CitationCount": 50, "EstimatedCitation": 67, "Affiliations": {"national tsing hua university": 5.0, "arizona state university": 4.0}}, {"PaperId": 3207359372, "PaperTitle": "parallelizing sram arrays with customized bit cell for binary neural networks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology.", "DBLP authors": ["Mohammad Reza Mahmoodi", "Dmitri B. Strukov"], "year": 2018, "MAG papers": [{"PaperId": 2809129827, "PaperTitle": "an ultra low energy internally analog externally digital vector matrix multiplier based on nor flash memory technology", "Year": 2018, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Coding approach for low-power 3D interconnects.", "DBLP authors": ["Lennart Bamberg", "Robert Schmidt", "Alberto Garc\u00eda Ortiz"], "year": 2018, "MAG papers": [{"PaperId": 2809685888, "PaperTitle": "coding approach for low power 3d interconnects", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "A novel 3D DRAM memory cube architecture for space applications.", "DBLP authors": ["Anthony Agnesina", "Amanvir Sidana", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "year": 2018, "MAG papers": [{"PaperId": 2809388636, "PaperTitle": "a novel 3d dram memory cube architecture for space applications", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"georgia institute of technology": 3.0, "california institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A general graph based pessimism reduction framework for design optimization of timing closure.", "DBLP authors": ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jianquan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "year": 2018, "MAG papers": [{"PaperId": 2809413455, "PaperTitle": "a general graph based pessimism reduction framework for design optimization of timing closure", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of north carolina at charlotte": 1.0, "synopsys": 2.0, "fudan university": 4.0}}], "source": "ES"}, {"DBLP title": "Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units.", "DBLP authors": ["Grace Li Zhang", "Bing Li", "Masanori Hashimoto", "Ulf Schlichtmann"], "year": 2018, "MAG papers": [{"PaperId": 2808733935, "PaperTitle": "virtualsync timing optimization by synchronizing logic waves with sequential and combinational components as delay units", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"technische universitat munchen": 3.0, "osaka university": 1.0}}], "source": "ES"}, {"DBLP title": "Noise-aware DVFS transition sequence optimization for battery-powered IoT devices.", "DBLP authors": ["Shaoheng Luo", "Cheng Zhuo", "Houle Gan"], "year": 2018, "MAG papers": [{"PaperId": 2809540436, "PaperTitle": "noise aware dvfs transition sequence optimization for battery powered iot devices", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"google": 1.0, "zhejiang university": 2.0}}], "source": "ES"}, {"DBLP title": "Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule.", "DBLP authors": ["Divya Prasad", "Saurabh Sinha", "Brian Cline", "Steve Moore", "Azad Naeemi"], "year": 2018, "MAG papers": [{"PaperId": 2808961451, "PaperTitle": "accurate processor level wirelength distribution model for technology pathfinding using a modernized interpretation of rent s rule", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Semi-automatic safety analysis and optimization.", "DBLP authors": ["Peter Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"], "year": 2018, "MAG papers": [{"PaperId": 2809510328, "PaperTitle": "semi automatic safety analysis and optimization", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"bosch": 7.0}}], "source": "ES"}, {"DBLP title": "Reasoning about safety of learning-enabled components in autonomous cyber-physical systems.", "DBLP authors": ["Cumhur Erkan Tuncali", "James Kapinski", "Hisahiro Ito", "Jyotirmoy V. Deshmukh"], "year": 2018, "MAG papers": [{"PaperId": 2796576875, "PaperTitle": "reasoning about safety of learning enabled components in autonomous cyber physical systems", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Runtime monitoring for safety of intelligent vehicles.", "DBLP authors": ["Kosuke Watanabe", "Eunsuk Kang", "Chung-Wei Lin", "Shinichi Shiraishi"], "year": 2018, "MAG papers": [{"PaperId": 2808791761, "PaperTitle": "runtime monitoring for safety of intelligent vehicles", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"toyota": 4.0}}], "source": "ES"}, {"DBLP title": "Revisiting context-based authentication in IoT.", "DBLP authors": ["Markus Miettinen", "Thien Duc Nguyen", "Ahmad-Reza Sadeghi", "N. Asokan"], "year": 2018, "MAG papers": [{"PaperId": 2809603567, "PaperTitle": "revisiting context based authentication in iot", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"technische universitat darmstadt": 3.0, "aalto university": 1.0}}], "source": "ES"}, {"DBLP title": "MAXelerator: FPGA accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers.", "DBLP authors": ["Siam U. Hussain", "Bita Darvish Rouhani", "Mohammad Ghasemzadeh", "Farinaz Koushanfar"], "year": 2018, "MAG papers": [{"PaperId": 2809313349, "PaperTitle": "maxelerator fpga accelerator for privacy preserving multiply accumulate mac on cloud servers", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Hypernel: a hardware-assisted framework for kernel protection without nested paging.", "DBLP authors": ["Donghyun Kwon", "Kuenwhee Oh", "Junmo Park", "Seungyong Yang", "Yeongpil Cho", "Brent ByungHoon Kang", "Yunheung Paek"], "year": 2018, "MAG papers": [{"PaperId": 2809505114, "PaperTitle": "hypernel a hardware assisted framework for kernel protection without nested paging", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"seoul national university": 3.0, "soongsil university": 1.0, "kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing the overhead of authenticated memory encryption using delta encoding and ECC memory.", "DBLP authors": ["Salessawi Ferede Yitbarek", "Todd M. Austin"], "year": 2018, "MAG papers": [{"PaperId": 2808979509, "PaperTitle": "reducing the overhead of authenticated memory encryption using delta encoding and ecc memory", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing time and effort in IC implementation: a roadmap of challenges and solutions.", "DBLP authors": ["Andrew B. Kahng"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Efficient reinforcement learning for automating human decision-making in SoC design.", "DBLP authors": ["Shankar Sadasivam", "Zhuo Chen", "Jinwon Lee", "Rajeev Jain"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors.", "DBLP authors": ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Pierce Chuang", "Leland Chang"], "year": 2018, "MAG papers": [{"PaperId": 2809371234, "PaperTitle": "compensated dnn energy efficient low precision deep neural networks by compensating quantization errors", "Year": 2018, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"ibm": 5.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware optimizations of reRAM-based neuromorphic computing systems.", "DBLP authors": ["Majed Valad Beigi", "Gokhan Memik"], "year": 2018, "MAG papers": [{"PaperId": 2808738767, "PaperTitle": "thermal aware optimizations of reram based neuromorphic computing systems", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "Compiler-guided instruction-level clock scheduling for timing speculative processors.", "DBLP authors": ["Yuanbo Fan", "Tianyu Jia", "Jie Gu", "Simone Campanoni", "Russ Joseph"], "year": 2018, "MAG papers": [{"PaperId": 2809150547, "PaperTitle": "compiler guided instruction level clock scheduling for timing speculative processors", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"northwestern university": 5.0}}], "source": "ES"}, {"DBLP title": "SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors.", "DBLP authors": ["Yunfei Gu", "Dengxue Yan", "Vaibhav Verma", "Mircea R. Stan", "Xuan Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2809518758, "PaperTitle": "sram based opportunistic energy efficiency improvement in dual supply near threshold processors", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of virginia": 3.0, "washington university in st louis": 2.0}}], "source": "ES"}, {"DBLP title": "Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems.", "DBLP authors": ["Veni Mohan", "Akhilesh Iyer", "John Sartori"], "year": 2018, "MAG papers": [{"PaperId": 2808906789, "PaperTitle": "enhancing workload dependent voltage scaling for energy efficient ultra low power embedded systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators.", "DBLP authors": ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Vijay Janapa Reddi", "Xuan Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2808871811, "PaperTitle": "efficient and reliable power delivery in voltage stacked manycore system with hybrid charge recycling regulators", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"shanghai jiao tong university": 1.0, "university of texas at austin": 2.0, "washington university in st louis": 3.0}}], "source": "ES"}, {"DBLP title": "Exact algorithms for delay-bounded steiner arborescences.", "DBLP authors": ["Stephan Held", "Benjamin Rockel"], "year": 2018, "MAG papers": [{"PaperId": 2809138360, "PaperTitle": "exact algorithms for delay bounded steiner arborescences", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bonn": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction.", "DBLP authors": ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "year": 2018, "MAG papers": [{"PaperId": 2809111455, "PaperTitle": "efficient multi layer obstacle avoiding region to region rectilinear steiner tree construction", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national taiwan university": 8.0}}], "source": "ES"}, {"DBLP title": "Obstacle-avoiding open-net connector with precise shortest distance estimation.", "DBLP authors": ["Guan-Qi Fang", "Yong Zhong", "Yi-Hao Cheng", "Shao-Yun Fang"], "year": 2018, "MAG papers": [{"PaperId": 2809264661, "PaperTitle": "obstacle avoiding open net connector with precise shortest distance estimation", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "COSAT: congestion, obstacle, and slew aware tree construction for multiple power domain design.", "DBLP authors": ["Chien-Pang Lu", "Iris Hui-Ru Jiang"], "year": 2018, "MAG papers": [{"PaperId": 2809099262, "PaperTitle": "cosat congestion obstacle and slew aware tree construction for multiple power domain design", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 1.0, "mediatek": 1.0}}], "source": "ES"}, {"DBLP title": "A machine learning framework to identify detailed routing short violations from a placed netlist.", "DBLP authors": ["Aysa Fakheri Tabrizi", "Nima Karimpour Darav", "Shuchang Xu", "Logan Rakai", "Ismail Bustany", "Andrew A. Kennings", "Laleh Behjat"], "year": 2018, "MAG papers": [{"PaperId": 2808884553, "PaperTitle": "a machine learning framework to identify detailed routing short violations from a placed netlist", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of calgary": 4.0, "xilinx": 1.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "DSA-friendly detailed routing considering double patterning and DSA template assignments.", "DBLP authors": ["Hai-Juan Yu", "Yao-Wen Chang"], "year": 2018, "MAG papers": [{"PaperId": 2809404236, "PaperTitle": "dsa friendly detailed routing considering double patterning and dsa template assignments", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Developing synthesis flows without human knowledge.", "DBLP authors": ["Cunxi Yu", "Houping Xiao", "Giovanni De Micheli"], "year": 2018, "MAG papers": [{"PaperId": 2797469317, "PaperTitle": "developing synthesis flows without human knowledge", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university at buffalo": 1.0, "ecole polytechnique federale de lausanne": 2.0}}, {"PaperId": 2962949351, "PaperTitle": "developing synthesis flows without human knowledge", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "university at buffalo": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient computation of ECO patch functions.", "DBLP authors": ["Ai Quoc Dao", "Nian-Ze Lee", "Li-Cheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"], "year": 2018, "MAG papers": [{"PaperId": 2809037211, "PaperTitle": "efficient computation of eco patch functions", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national chung cheng university": 2.0, "university of california berkeley": 2.0, "national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Canonical computation without canonical representation.", "DBLP authors": ["Alan Mishchenko", "Robert K. Brayton", "Ana Petkovska", "Mathias Soeken", "Luca G. Amar\u00f9", "Antun Domic"], "year": 2018, "MAG papers": [{"PaperId": 2809565205, "PaperTitle": "canonical computation without canonical representation", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "university of california berkeley": 2.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "SAT based exact synthesis using DAG topology families.", "DBLP authors": ["Winston Haaswijk", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli"], "year": 2018, "MAG papers": [{"PaperId": 2805284819, "PaperTitle": "sat based exact synthesis using dag topology families", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of california": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis.", "DBLP authors": ["Sanbao Su", "Yi Wu", "Weikang Qian"], "year": 2018, "MAG papers": [{"PaperId": 2808915911, "PaperTitle": "efficient batch statistical error estimation for iterative multi level approximate logic synthesis", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"shanghai jiao tong university": 3.0}}], "source": "ES"}, {"DBLP title": "BLASYS: approximate logic synthesis using boolean matrix factorization.", "DBLP authors": ["Soheil Hashemi", "Hokchhay Tann", "Sherief Reda"], "year": 2018, "MAG papers": [{"PaperId": 3102262281, "PaperTitle": "blasys approximate logic synthesis using boolean matrix factorization", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brown university": 3.0}}, {"PaperId": 2804278059, "PaperTitle": "blasys approximate logic synthesis using boolean matrix factorization", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"brown university": 3.0}}], "source": "ES"}, {"DBLP title": "Optimized I/O determinism for emerging NVM-based NVMe SSD in an enterprise system.", "DBLP authors": ["Seonbong Kim", "Joon-Sung Yang"], "year": 2018, "MAG papers": [{"PaperId": 2809427758, "PaperTitle": "optimized i o determinism for emerging nvm based nvme ssd in an enterprise system", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"sungkyunkwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Improving runtime performance of deduplication system with host-managed SMR storage drives.", "DBLP authors": ["Chun-Feng Wu", "Ming-Chang Yang", "Yuan-Hao Chang"], "year": 2018, "MAG papers": [{"PaperId": 2808962279, "PaperTitle": "improving runtime performance of deduplication system with host managed smr storage drives", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"academia sinica": 2.0}}], "source": "ES"}, {"DBLP title": "Wear leveling for crossbar resistive memory.", "DBLP authors": ["Wen Wen", "Youtao Zhang", "Jun Yang"], "year": 2018, "MAG papers": [{"PaperId": 2809408539, "PaperTitle": "wear leveling for crossbar resistive memory", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "RADAR: a 3D-reRAM based DNA alignment accelerator architecture.", "DBLP authors": ["Wenqin Huangfu", "Shuangchen Li", "Xing Hu", "Yuan Xie"], "year": 2018, "MAG papers": [{"PaperId": 2809195560, "PaperTitle": "radar a 3d reram based dna alignment accelerator architecture", "Year": 2018, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of california santa barbara": 4.0}}], "source": "ES"}, {"DBLP title": "Mamba: closing the performance gap in productive hardware development frameworks.", "DBLP authors": ["Shunning Jiang", "Berkin Ilbeyi", "Christopher Batten"], "year": 2018, "MAG papers": [{"PaperId": 2809084326, "PaperTitle": "mamba closing the performance gap in productive hardware development frameworks", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "ACED: a hardware library for generating DSP systems.", "DBLP authors": ["Angie Wang", "Paul Rigge", "Adam M. Izraelevitz", "Chick Markley", "Jonathan Bachrach", "Borivoje Nikolic"], "year": 2018, "MAG papers": [{"PaperId": 2808958537, "PaperTitle": "aced a hardware library for generating dsp systems", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california berkeley": 6.0}}], "source": "ES"}, {"DBLP title": "PARM: power supply noise aware resource management for NoC based multicore systems in the dark silicon era.", "DBLP authors": ["Venkata Yaswanth Raparti", "Sudeep Pasricha"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Aging-constrained performance optimization for multi cores.", "DBLP authors": ["Heba Khdr", "Hussam Amrouch", "J\u00f6rg Henkel"], "year": 2018, "MAG papers": [{"PaperId": 2809332566, "PaperTitle": "aging constrained performance optimization for multi cores", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A measurement system for capacitive PUF-based security enclosures.", "DBLP authors": ["Johannes Obermaier", "Vincent Immler", "Matthias Hiller", "Georg Sigl"], "year": 2018, "MAG papers": [{"PaperId": 2808780449, "PaperTitle": "a measurement system for capacitive puf based security enclosures", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technische universitat munchen": 1.0, "fraunhofer society": 3.0}}], "source": "ES"}, {"DBLP title": "It's hammer time: how to attack (rowhammer-based) DRAM-PUFs.", "DBLP authors": ["Shaza Zeitouni", "David Gens", "Ahmad-Reza Sadeghi"], "year": 2018, "MAG papers": [{"PaperId": 2809665154, "PaperTitle": "it s hammer time how to attack rowhammer based dram pufs", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"technische universitat darmstadt": 3.0}}], "source": "ES"}, {"DBLP title": "CamPUF: physically unclonable function based on CMOS image sensor fixed pattern noise.", "DBLP authors": ["Younghyun Kim", "Yongwoo Lee"], "year": 2018, "MAG papers": [{"PaperId": 2809136222, "PaperTitle": "campuf physically unclonable function based on cmos image sensor fixed pattern noise", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Tamper-resistant pin-constrained digital microfluidic biochips.", "DBLP authors": ["Jack Tang", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2018, "MAG papers": [{"PaperId": 2809226327, "PaperTitle": "tamper resistant pin constrained digital microfluidic biochips", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"duke university": 2.0, "new york university": 2.0}}], "source": "ES"}, {"DBLP title": "Approximation-aware coordinated power/performance management for heterogeneous multi-cores.", "DBLP authors": ["Anil Kanduri", "Antonio Miele", "Amir M. Rahmani", "Pasi Liljeberg", "Cristiana Bolchini", "Nikil D. Dutt"], "year": 2018, "MAG papers": [{"PaperId": 2809637711, "PaperTitle": "approximation aware coordinated power performance management for heterogeneous multi cores", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of turku": 2.0, "university of california irvine": 1.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "QoS-aware stochastic power management for many-cores.", "DBLP authors": ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "J\u00f6rg Henkel"], "year": 2018, "MAG papers": [{"PaperId": 2809174666, "PaperTitle": "qos aware stochastic power management for many cores", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"vienna university of technology": 2.0, "karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Employing classification-based algorithms for general-purpose approximate computing.", "DBLP authors": ["Geraldo F. Oliveira", "Larissa Rozales Gon\u00e7alves", "Marcelo Brandalero", "Antonio Carlos Schneider Beck", "Luigi Carro"], "year": 2018, "MAG papers": [{"PaperId": 2809263317, "PaperTitle": "employing classification based algorithms for general purpose approximate computing", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"universidade federal do rio grande do sul": 5.0}}], "source": "ES"}, {"DBLP title": "Using imprecise computing for improved non-preemptive real-time scheduling.", "DBLP authors": ["Lin Huang", "Youmeng Li", "Sachin S. Sapatnekar", "Jiang Hu"], "year": 2018, "MAG papers": [{"PaperId": 2809345908, "PaperTitle": "using imprecise computing for improved non preemptive real time scheduling", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 2.0, "university of minnesota": 1.0, "tianjin university": 1.0}}], "source": "ES"}, {"DBLP title": "A modular digital VLSI flow for high-productivity SoC design.", "DBLP authors": ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "year": 2018, "MAG papers": [{"PaperId": 2808932028, "PaperTitle": "a modular digital vlsi flow for high productivity soc design", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"nvidia": 11.0, "massachusetts institute of technology": 1.0, "cornell university": 2.0, "harvard university": 1.0}}], "source": "ES"}, {"DBLP title": "Basejump STL: systemverilog needs a standard template library for hardware design.", "DBLP authors": ["Michael Bedford Taylor"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs.", "DBLP authors": ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2018, "MAG papers": [{"PaperId": 2809310862, "PaperTitle": "trig hardware accelerator for inference based applications and experimental demonstration using carbon nanotube fets", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"massachusetts institute of technology": 1.0, "stanford university": 8.0, "katholieke universiteit leuven": 2.0, "harvard university": 1.0}}], "source": "ES"}, {"DBLP title": "OPERON: optical-electrical power-efficient route synthesis for on-chip signals.", "DBLP authors": ["Derong Liu", "Zheng Zhao", "Zheng Wang", "Zhoufeng Ying", "Ray T. Chen", "David Z. Pan"], "year": 2018, "MAG papers": [{"PaperId": 2809511473, "PaperTitle": "operon optical electrical power efficient route synthesis for on chip signals", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Soft-FET: phase transition material assisted soft switching field effect transistor for supply voltage droop mitigation.", "DBLP authors": ["Subrahmanya Teja", "Jaydeep P. Kulkarni"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Ultralow power acoustic feature-scoring using gaussian I-V transistors.", "DBLP authors": ["Amit Ranjan Trivedi", "Ahish Shylendra"], "year": 2018, "MAG papers": [{"PaperId": 2809039891, "PaperTitle": "ultralow power acoustic feature scoring using gaussian i v transistors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at chicago": 2.0}}], "source": "ES"}, {"DBLP title": "Test cost reduction for X-value elimination by scan slice correlation analysis.", "DBLP authors": ["Hyunsu Chae", "Joon-Sung Yang"], "year": 2018, "MAG papers": [{"PaperId": 2808772206, "PaperTitle": "test cost reduction for x value elimination by scan slice correlation analysis", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sungkyunkwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Cross-layer fault-space pruning for hardware-assisted fault injection.", "DBLP authors": ["Christian Dietrich", "Achim Schmider", "Oskar Pusz", "Guillermo Pay\u00e1 Vay\u00e1", "Daniel Lohmann"], "year": 2018, "MAG papers": [{"PaperId": 2809016105, "PaperTitle": "cross layer fault space pruning for hardware assisted fault injection", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A machine learning based hard fault recuperation model for approximate hardware accelerators.", "DBLP authors": ["Farah Naz Taher", "Joseph Callenes-Sloan", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2018, "MAG papers": [{"PaperId": 2808794826, "PaperTitle": "a machine learning based hard fault recuperation model for approximate hardware accelerators", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"california polytechnic state university": 1.0, "university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures.", "DBLP authors": ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Varun Bhat", "Sudeep Pasricha"], "year": 2018, "MAG papers": [{"PaperId": 2809600674, "PaperTitle": "soteria exploiting process variations to enhance hardware security with photonic noc architectures", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"colorado state university": 4.0}}], "source": "ES"}, {"DBLP title": "LEAD: learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs.", "DBLP authors": ["Mark Clark", "Avinash Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "year": 2018, "MAG papers": [{"PaperId": 2808977823, "PaperTitle": "lead learning enabled energy aware dynamic voltage frequency scaling in nocs", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"george washington university": 1.0, "ohio university": 3.0}}], "source": "ES"}, {"DBLP title": "Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications.", "DBLP authors": ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. M. Martin", "Johanna Sep\u00falveda", "Altamiro Amadeu Susin", "C\u00e9sar A. M. Marcon", "Jean-Philippe Diguet"], "year": 2018, "MAG papers": [{"PaperId": 2809438257, "PaperTitle": "subutai distributed synchronization primitives in noc interfaces for legacy parallel applications", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"technische universitat munchen": 1.0, "universidade federal do rio grande do sul": 1.0, "pontificia universidade catolica do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "Packet pump: overcoming network bottleneck in on-chip interconnects for GPGPUs.", "DBLP authors": ["Xianwei Cheng", "Yang Zhao", "Hui Zhao", "Yuan Xie"], "year": 2018, "MAG papers": [{"PaperId": 2809416905, "PaperTitle": "packet pump overcoming network bottleneck in on chip interconnects for gpgpus", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of north texas": 2.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "STASH: security architecture for smart hybrid memories.", "DBLP authors": ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "year": 2018, "MAG papers": [{"PaperId": 2808958719, "PaperTitle": "stash security architecture for smart hybrid memories", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "ACME: advanced counter mode encryption for secure non-volatile memories.", "DBLP authors": ["Shivam Swami", "Kartik Mohanram"], "year": 2018, "MAG papers": [{"PaperId": 2808855370, "PaperTitle": "acme advanced counter mode encryption for secure non volatile memories", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "CASTLE: compression architecture for secure low latency, low energy, high endurance NVMs.", "DBLP authors": ["Poovaiah M. Palangappa", "Kartik Mohanram"], "year": 2018, "MAG papers": [{"PaperId": 2808808650, "PaperTitle": "castle compression architecture for secure low latency low energy high endurance nvms", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "A collaborative defense against wear out attacks in non-volatile processors.", "DBLP authors": ["Patrick Cronin", "Chengmo Yang", "Yongpan Liu"], "year": 2018, "MAG papers": [{"PaperId": 2809197987, "PaperTitle": "a collaborative defense against wear out attacks in non volatile processors", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of delaware": 2.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Protecting the supply chain for automotives and IoTs.", "DBLP authors": ["Sandip Ray", "Wen Chen", "Rosario Cammarota"], "year": 2018, "MAG papers": [{"PaperId": 2809130413, "PaperTitle": "protecting the supply chain for automotives and iots", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of florida": 1.0, "nxp semiconductors": 1.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Reconciling remote attestation and safety-critical operation on simple IoT devices.", "DBLP authors": ["Xavier Carpent", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware.", "DBLP authors": ["Bo-Yuan Huang", "Sayak Ray", "Aarti Gupta", "Jason M. Fung", "Sharad Malik"], "year": 2018, "MAG papers": [{"PaperId": 2809468530, "PaperTitle": "formal security verification of concurrent firmware in socs using instruction level abstraction for hardware", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"intel": 2.0, "princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "Application level hardware tracing for scaling post-silicon debug.", "DBLP authors": ["Debjit Pal", "Abhishek Sharma", "Sandip Ray", "Flavio M. de Paula", "Shobha Vasudevan"], "year": 2018, "MAG papers": [{"PaperId": 2809610816, "PaperTitle": "application level hardware tracing for scaling post silicon debug", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of illinois at urbana champaign": 3.0, "university of florida": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Specification-driven automated conformance checking for virtual prototype and post-silicon designs.", "DBLP authors": ["Haifeng Gu", "Mingsong Chen", "Tongquan Wei", "Li Lei", "Fei Xie"], "year": 2018, "MAG papers": [{"PaperId": 2809599044, "PaperTitle": "specification driven automated conformance checking for virtual prototype and post silicon designs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"east china normal university": 3.0, "intel": 1.0, "portland state university": 1.0}}], "source": "ES"}, {"DBLP title": "Formal micro-architectural analysis of on-chip ring networks.", "DBLP authors": ["Perry van Wesel", "Julien Schmaltz"], "year": 2018, "MAG papers": [{"PaperId": 2809300180, "PaperTitle": "formal micro architectural analysis of on chip ring networks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eindhoven university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "HFMV: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits.", "DBLP authors": ["Hanbin Hu", "Qingran Zheng", "Ya Wang", "Peng Li"], "year": 2018, "MAG papers": [{"PaperId": 2809522982, "PaperTitle": "hfmv hybridizing formal methods and machine learning for verification of analog and mixed signal circuits", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "Cost-aware patch generation for multi-target function rectification of engineering change orders.", "DBLP authors": ["He-Teng Zhang", "Jie-Hong R. Jiang"], "year": 2018, "MAG papers": [{"PaperId": 2809313559, "PaperTitle": "cost aware patch generation for multi target function rectification of engineering change orders", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Modelling multicore contention on the AURIXTM TC27x.", "DBLP authors": ["Enrique D\u00edaz", "Enrico Mezzetti", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla"], "year": 2018, "MAG papers": [{"PaperId": 2808812501, "PaperTitle": "modelling multicore contention on the aurixtm tc27x", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"polytechnic university of catalonia": 1.0, "barcelona supercomputing center": 3.0, "spanish national research council": 1.0}}], "source": "ES"}, {"DBLP title": "Cache side-channel attacks and time-predictability in high-performance critical real-time systems.", "DBLP authors": ["David Trilla", "Carles Hern\u00e1ndez", "Jaume Abella", "Francisco J. Cazorla"], "year": 2018, "MAG papers": [{"PaperId": 2809588166, "PaperTitle": "cache side channel attacks and time predictability in high performance critical real time systems", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"spanish national research council": 1.0, "barcelona supercomputing center": 2.0, "polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "Cross-layer dependency analysis with timing dependence graphs.", "DBLP authors": ["Mischa M\u00f6stl", "Rolf Ernst"], "year": 2018, "MAG papers": [{"PaperId": 2809076616, "PaperTitle": "cross layer dependency analysis with timing dependence graphs", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"braunschweig university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Brook auto: high-level certification-friendly programming for GPU-powered automotive systems.", "DBLP authors": ["Matina Maria Trompouki", "Leonidas Kosmidis"], "year": 2018, "MAG papers": [{"PaperId": 2797304594, "PaperTitle": "brook auto high level certification friendly programming for gpu powered automotive systems", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of catalonia": 1.0, "barcelona supercomputing center": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic vehicle software with AUTOCONT.", "DBLP authors": ["Christine Jakobs", "Peter Tr\u00f6ger", "Matthias Werner", "Philipp Mundhenk", "Karsten Schmidt"], "year": 2018, "MAG papers": [{"PaperId": 2808850280, "PaperTitle": "dynamic vehicle software with autocont", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"audi": 2.0, "chemnitz university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Automated interpretation and reduction of in-vehicle network traces at a large scale.", "DBLP authors": ["Artur Mrowca", "Thomas Pramsohler", "Sebastian Steinhorst", "Uwe Baumgarten"], "year": 2018, "MAG papers": [{"PaperId": 2809522467, "PaperTitle": "automated interpretation and reduction of in vehicle network traces at a large scale", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"bmw": 2.0, "technische universitat munchen": 2.0}}], "source": "ES"}, {"DBLP title": "Atomlayer: a universal reRAM-based CNN accelerator with atomic layer computation.", "DBLP authors": ["Ximing Qiao", "Xiong Cao", "Huanrui Yang", "Linghao Song", "Hai Li"], "year": 2018, "MAG papers": [{"PaperId": 2809171749, "PaperTitle": "atomlayer a universal reram based cnn accelerator with atomic layer computation", "Year": 2018, "CitationCount": 48, "EstimatedCitation": 53, "Affiliations": {"duke university": 5.0}}], "source": "ES"}, {"DBLP title": "Towards accurate and high-speed spiking neuromorphic systems with data quantization-aware deep networks.", "DBLP authors": ["Fuqiang Liu", "Chenchen Liu"], "year": 2018, "MAG papers": [{"PaperId": 2801592177, "PaperTitle": "towards accurate and high speed spiking neuromorphic systems with data quantization aware deep networks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"clarkson university": 2.0}}, {"PaperId": 3102452718, "PaperTitle": "towards accurate and high speed spiking neuromorphic systems with data quantization aware deep networks", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"clarkson university": 2.0}}], "source": "ES"}, {"DBLP title": "CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator.", "DBLP authors": ["Shaahin Angizi", "Zhezhi He", "Adnan Siraj Rakin", "Deliang Fan"], "year": 2018, "MAG papers": [{"PaperId": 2809295488, "PaperTitle": "cmp pim an energy efficient comparator based processing in memory neural network accelerator", "Year": 2018, "CitationCount": 37, "EstimatedCitation": 58, "Affiliations": {"university of central florida": 4.0}}], "source": "ES"}, {"DBLP title": "SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory.", "DBLP authors": ["Peiqi Wang", "Yu Ji", "Chi Hong", "Yongqiang Lyu", "Dongsheng Wang", "Yuan Xie"], "year": 2018, "MAG papers": [{"PaperId": 2808970127, "PaperTitle": "snrram an efficient sparse neural network computation architecture based on resistive random access memory", "Year": 2018, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"tsinghua university": 5.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification.", "DBLP authors": ["Yi Cai", "Yujun Lin", "Lixue Xia", "Xiaoming Chen", "Song Han", "Yu Wang", "Huazhong Yang"], "year": 2018, "MAG papers": [{"PaperId": 2809617027, "PaperTitle": "long live time improving lifetime for training in memory engines by structured gradient sparsification", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"tsinghua university": 5.0, "chinese academy of sciences": 1.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Hierarchical hyperdimensional computing for energy efficient classification.", "DBLP authors": ["Mohsen Imani", "Chenyu Huang", "Deqian Kong", "Tajana Rosing"], "year": 2018, "MAG papers": [{"PaperId": 2809429070, "PaperTitle": "hierarchical hyperdimensional computing for energy efficient classification", "Year": 2018, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment.", "DBLP authors": ["Shiqi Lian", "Yinhe Han", "Xiaoming Chen", "Ying Wang", "Hang Xiao"], "year": 2018, "MAG papers": [{"PaperId": 2808835125, "PaperTitle": "dadu p a scalable accelerator for robot motion planning in a dynamic environment", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Data prediction for response flows in packet processing cache.", "DBLP authors": ["Hayato Yamaki", "Hiroaki Nishi", "Shinobu Miwa", "Hiroki Honda"], "year": 2018, "MAG papers": [{"PaperId": 2808923146, "PaperTitle": "data prediction for response flows in packet processing cache", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of electro communications": 3.0, "keio university": 1.0}}], "source": "ES"}, {"DBLP title": "PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform.", "DBLP authors": ["Fabio Montagna", "Abbas Rahimi", "Simone Benatti", "Davide Rossi", "Luca Benini"], "year": 2018, "MAG papers": [{"PaperId": 2962967667, "PaperTitle": "pulp hd accelerating brain inspired high dimensional computing on a parallel ultra low power platform", "Year": 2018, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of california berkeley": 1.0, "university of bologna": 4.0}}, {"PaperId": 2799023159, "PaperTitle": "pulp hd accelerating brain inspired high dimensional computing on a parallel ultra low power platform", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of bologna": 4.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Active forwarding: eliminate IOMMU address translation for accelerator-rich architectures.", "DBLP authors": ["Hsueh-Chun Fu", "Po-Han Wang", "Chia-Lin Yang"], "year": 2018, "MAG papers": [{"PaperId": 2809355123, "PaperTitle": "active forwarding eliminate iommu address translation for accelerator rich architectures", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "SARA: self-aware resource allocation for heterogeneous MPSoCs.", "DBLP authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"], "year": 2018, "MAG papers": [{"PaperId": 3105718083, "PaperTitle": "sara self aware resource allocation for heterogeneous mpsocs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 2.0, "qualcomm": 1.0}}, {"PaperId": 2795662350, "PaperTitle": "sara self aware resource allocation for heterogeneous mpsocs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 2.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "PEP: proactive checkpointing for efficient preemption on GPUs.", "DBLP authors": ["Chen Li", "Andrew Zigerelli", "Jun Yang", "Yang Guo"], "year": 2018, "MAG papers": [{"PaperId": 2810445882, "PaperTitle": "pep proactive checkpointing for efficient preemption on gpus", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national university of defense technology": 2.0, "university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "FMMU: a hardware-accelerated flash map management unit for scalable performance of flash-based SSDs.", "DBLP authors": ["Yeong-Jae Woo", "Sheayun Lee", "Sang Lyul Min"], "year": 2018, "MAG papers": [{"PaperId": 2809221427, "PaperTitle": "fmmu a hardware accelerated flash map management unit for scalable performance of flash based ssds", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 2.0, "kookmin university": 1.0}}], "source": "ES"}, {"DBLP title": "Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices.", "DBLP authors": ["Wei-Lin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2018, "MAG papers": [{"PaperId": 2808855145, "PaperTitle": "minimizing write amplification to enhance lifetime of large page flash memory storage devices", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 2.0, "tamkang university": 1.0, "academia sinica": 2.0}}], "source": "ES"}, {"DBLP title": "Proactive channel adjustment to improve polar code capability for flash storage devices.", "DBLP authors": ["Kun-Cheng Hsu", "Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yu-Ming Huang"], "year": 2018, "MAG papers": [{"PaperId": 2809058408, "PaperTitle": "proactive channel adjustment to improve polar code capability for flash storage devices", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 5.0}}], "source": "ES"}, {"DBLP title": "Achieving defect-free multilevel 3D flash memories with one-shot program design.", "DBLP authors": ["Chien-Chung Ho", "Yung-Chun Li", "Yuan-Hao Chang", "Yu-Ming Chang"], "year": 2018, "MAG papers": [{"PaperId": 2809269005, "PaperTitle": "achieving defect free multilevel 3d flash memories with one shot program design", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"academia sinica": 3.0, "national chung cheng university": 1.0}}], "source": "ES"}, {"DBLP title": "Power-based side-channel instruction-level disassembler.", "DBLP authors": ["Jungmin Park", "Xiaolin Xu", "Yier Jin", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2018, "MAG papers": [{"PaperId": 2809072942, "PaperTitle": "power based side channel instruction level disassembler", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of florida": 5.0}}], "source": "ES"}, {"DBLP title": "Side-channel security of superscalar CPUs: evaluating the impact of micro-architectural features.", "DBLP authors": ["Alessandro Barenghi", "Gerardo Pelosi"], "year": 2018, "MAG papers": [{"PaperId": 2808967308, "PaperTitle": "side channel security of superscalar cpus evaluating the impact of micro architectural features", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "Electro-magnetic analysis of GPU-based AES implementation.", "DBLP authors": ["Yiwen Gao", "Hailong Zhang", "Wei Cheng", "Yongbin Zhou", "Yuchen Cao"], "year": 2018, "MAG papers": [{"PaperId": 2808933319, "PaperTitle": "electro magnetic analysis of gpu based aes implementation", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "GPU obfuscation: attack and defense strategies.", "DBLP authors": ["Abhishek Chakraborty", "Yang Xie", "Ankur Srivastava"], "year": 2018, "MAG papers": [{"PaperId": 2809656845, "PaperTitle": "gpu obfuscation attack and defense strategies", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Measurement-based cache representativeness on multipath programs.", "DBLP authors": ["Suzana Milutinovic", "Jaume Abella", "Enrico Mezzetti", "Francisco J. Cazorla"], "year": 2018, "MAG papers": [{"PaperId": 2809098309, "PaperTitle": "measurement based cache representativeness on multipath programs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"spanish national research council": 1.0, "barcelona supercomputing center": 2.0, "polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "Resource-aware partitioned scheduling for heterogeneous multicore real-time systems.", "DBLP authors": ["Jian-Jun Han", "Wen Cai", "Dakai Zhu"], "year": 2018, "MAG papers": [{"PaperId": 2809487701, "PaperTitle": "resource aware partitioned scheduling for heterogeneous multicore real time systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"huazhong university of science and technology": 2.0, "university of texas at san antonio": 1.0}}], "source": "ES"}, {"DBLP title": "Response-time analysis of DAG tasks supporting heterogeneous computing.", "DBLP authors": ["Maria A. Serrano", "Eduardo Qui\u00f1ones"], "year": 2018, "MAG papers": [{"PaperId": 2809143075, "PaperTitle": "response time analysis of dag tasks supporting heterogeneous computing", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of catalonia": 1.0, "barcelona supercomputing center": 1.0}}], "source": "ES"}, {"DBLP title": "Duet: an OLED & GPU co-management scheme for dynamic resolution adaptation.", "DBLP authors": ["Han-Yi Lin", "Chia-Chun Hung", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "year": 2018, "MAG papers": [{"PaperId": 2808978899, "PaperTitle": "duet an oled gpu co management scheme for dynamic resolution adaptation", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"center for information technology": 1.0, "national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "RAMP: resource-aware mapping for CGRAs.", "DBLP authors": ["Shail Dave", "Mahesh Balasubramanian", "Aviral Shrivastava"], "year": 2018, "MAG papers": [{"PaperId": 2808787892, "PaperTitle": "ramp resource aware mapping for cgras", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "An architecture-agnostic integer linear programming approach to CGRA mapping.", "DBLP authors": ["S. Alexander Chin", "Jason Helge Anderson"], "year": 2018, "MAG papers": [{"PaperId": 2809276277, "PaperTitle": "an architecture agnostic integer linear programming approach to cgra mapping", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Dnestmap: mapping deeply-nested loops on ultra-low power CGRAs.", "DBLP authors": ["Manupa Karunaratne", "Cheng Tan", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "year": 2018, "MAG papers": [{"PaperId": 2809192215, "PaperTitle": "dnestmap mapping deeply nested loops on ultra low power cgras", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national university of singapore": 5.0}}], "source": "ES"}, {"DBLP title": "Locality aware memory assignment and tiling.", "DBLP authors": ["Samuel Rogers", "Hamed Tabkhi"], "year": 2018, "MAG papers": [{"PaperId": 2809466860, "PaperTitle": "locality aware memory assignment and tiling", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of north carolina at charlotte": 2.0}}], "source": "ES"}, {"DBLP title": "GAN-OPC: mask optimization with lithography-guided generative adversarial nets.", "DBLP authors": ["Haoyu Yang", "Shuhe Li", "Yuzhe Ma", "Bei Yu", "Evangeline F. Y. Young"], "year": 2018, "MAG papers": [{"PaperId": 2809465272, "PaperTitle": "gan opc mask optimization with lithography guided generative adversarial nets", "Year": 2018, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"the chinese university of hong kong": 5.0}}], "source": "ES"}, {"DBLP title": "An efficient Bayesian yield estimation method for high dimensional and high sigma SRAM circuits.", "DBLP authors": ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou"], "year": 2018, "MAG papers": [{"PaperId": 2809427419, "PaperTitle": "an efficient bayesian yield estimation method for high dimensional and high sigma sram circuits", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"fudan university": 3.0, "university of north carolina at charlotte": 1.0}}], "source": "ES"}, {"DBLP title": "RAIN: a tool for reliability assessment of interconnect networks - physics to software.", "DBLP authors": ["Ali Abbasinasab", "Malgorzata Marek-Sadowska"], "year": 2018, "MAG papers": [{"PaperId": 2809611082, "PaperTitle": "rain a tool for reliability assessment of interconnect networks physics to software", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "A fast and robust failure analysis of memory circuits using adaptive importance sampling method.", "DBLP authors": ["Xiao Shi", "Fengyuan Liu", "Jun Yang", "Lei He"], "year": 2018, "MAG papers": [{"PaperId": 2809533575, "PaperTitle": "a fast and robust failure analysis of memory circuits using adaptive importance sampling method", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"southeast university": 2.0, "university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "SpWA: an efficient sparse winograd convolutional neural networks accelerator on FPGAs.", "DBLP authors": ["Liqiang Lu", "Yun Liang"], "year": 2018, "MAG papers": [{"PaperId": 2809121165, "PaperTitle": "spwa an efficient sparse winograd convolutional neural networks accelerator on fpgas", "Year": 2018, "CitationCount": 54, "EstimatedCitation": 64, "Affiliations": {"peking university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient winograd-based convolution kernel implementation on edge devices.", "DBLP authors": ["Athanasios Xygkis", "Lazaros Papadopoulos", "David Moloney", "Dimitrios Soudris", "Sofiane Yous"], "year": 2018, "MAG papers": [{"PaperId": 2809426916, "PaperTitle": "efficient winograd based convolution kernel implementation on edge devices", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "An efficient kernel transformation architecture for binary- and ternary-weight neural network inference.", "DBLP authors": ["Shixuan Zheng", "Yonggang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "year": 2018, "MAG papers": [{"PaperId": 2809541887, "PaperTitle": "an efficient kernel transformation architecture for binary and ternary weight neural network inference", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "Content addressable memory based binarized neural network accelerator using time-domain signal processing.", "DBLP authors": ["Woong Choi", "Kwanghyo Jeong", "Kyungrak Choi", "Kyeongho Lee", "Jongsun Park"], "year": 2018, "MAG papers": [{"PaperId": 2809488081, "PaperTitle": "content addressable memory based binarized neural network accelerator using time domain signal processing", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"korea university": 5.0}}], "source": "ES"}, {"DBLP title": "A security vulnerability analysis of SoCFPGA architectures.", "DBLP authors": ["Sumanta Chaudhuri"], "year": 2018, "MAG papers": [{"PaperId": 2809503509, "PaperTitle": "a security vulnerability analysis of socfpga architectures", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"universite paris saclay": 1.0}}], "source": "ES"}, {"DBLP title": "Raise your game for split manufacturing: restoring the true functionality through BEOL.", "DBLP authors": ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "year": 2018, "MAG papers": [{"PaperId": 2809664681, "PaperTitle": "raise your game for split manufacturing restoring the true functionality through beol", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"new york university abu dhabi": 4.0}}, {"PaperId": 3215753262, "PaperTitle": "raise your game for split manufacturing restoring the true functionality through beol", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"new york university abu dhabi": 4.0}}], "source": "ES"}, {"DBLP title": "Analysis of security of split manufacturing using machine learning.", "DBLP authors": ["Boyu Zhang", "Jonathon Crandall Maga\u00f1a", "Azadeh Davoodi"], "year": 2018, "MAG papers": [{"PaperId": 2808847325, "PaperTitle": "analysis of security of split manufacturing using machine learning", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Inducing local timing fault through EM injection.", "DBLP authors": ["Marjan Ghodrati", "Bilgiday Yuce", "Surabhi Gujar", "Chinmay Deshpande", "Leyla Nazhandali", "Patrick Schaumont"], "year": 2018, "MAG papers": [{"PaperId": 2809148799, "PaperTitle": "inducing local timing fault through em injection", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"virginia tech": 6.0}}], "source": "ES"}, {"DBLP title": "IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system.", "DBLP authors": ["Zhicheng Fu", "Zhao Wang", "Chunhui Guo", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "year": 2018, "MAG papers": [{"PaperId": 2809137026, "PaperTitle": "iafinder identifying potential implicit assumptions to facilitate validation in medical cyber physical system", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"illinois institute of technology": 5.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems.", "DBLP authors": ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward R. Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "year": 2018, "MAG papers": [{"PaperId": 2808883442, "PaperTitle": "an efficient timestamp based monitoring approach to test timing constraints of cyber physical systems", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national institute of standards and technology": 3.0, "arizona state university": 4.0, "university of california berkeley": 1.0, "xilinx": 1.0, "national instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Runtime adjustment of IoT system-on-chips for minimum energy operation.", "DBLP authors": ["Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "year": 2018, "MAG papers": [{"PaperId": 2809319460, "PaperTitle": "runtime adjustment of iot system on chips for minimum energy operation", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Edge-cloud collaborative processing for intelligent internet of things: a case study on smart surveillance.", "DBLP authors": ["Burhan Ahmad Mudassar", "Jong Hwan Ko", "Saibal Mukhopadhyay"], "year": 2018, "MAG papers": [{"PaperId": 2808954838, "PaperTitle": "edge cloud collaborative processing for intelligent internet of things a case study on smart surveillance", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Bandwidth-efficient deep learning.", "DBLP authors": ["Song Han", "William J. Dally"], "year": 2018, "MAG papers": [{"PaperId": 2809533219, "PaperTitle": "bandwidth efficient deep learning", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"stanford university": 1.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Co-design of deep neural nets and neural net accelerators for embedded vision applications.", "DBLP authors": ["Kiseok Kwon", "Alon Amid", "Amir Gholami", "Bichen Wu", "Krste Asanovic", "Kurt Keutzer"], "year": 2018, "MAG papers": [{"PaperId": 2952175076, "PaperTitle": "co design of deep neural nets and neural net accelerators for embedded vision applications", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Generalized augmented lagrangian and its applications to VLSI global placement.", "DBLP authors": ["Ziran Zhu", "Jianli Chen", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "year": 2018, "MAG papers": [{"PaperId": 2809031621, "PaperTitle": "generalized augmented lagrangian and its applications to vlsi global placement", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"center for discrete mathematics and theoretical computer science": 4.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Routability-driven and fence-aware legalization for mixed-cell-height circuits.", "DBLP authors": ["Haocheng Li", "Wing-Kai Chow", "Gengjie Chen", "Evangeline F. Y. Young", "Bei Yu"], "year": 2018, "MAG papers": [{"PaperId": 2809218910, "PaperTitle": "routability driven and fence aware legalization for mixed cell height circuits", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"cadence design systems": 1.0, "the chinese university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip.", "DBLP authors": ["Yu-Kai Chuang", "Kuan-Jung Chen", "Kun-Lin Lin", "Shao-Yun Fang", "Bing Li", "Ulf Schlichtmann"], "year": 2018, "MAG papers": [{"PaperId": 2809469726, "PaperTitle": "planaronoc concurrent placement and routing considering crossing minimization for optical networks on chip", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technische universitat munchen": 2.0, "national taiwan university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Similarity-aware spectral sparsification by edge filtering.", "DBLP authors": ["Zhuo Feng"], "year": 2018, "MAG papers": [{"PaperId": 2964184746, "PaperTitle": "similarity aware spectral sparsification by edge filtering", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "S2FA: an accelerator automation framework for heterogeneous computing in datacenters.", "DBLP authors": ["Cody Hao Yu", "Peng Wei", "Max Grossman", "Peng Zhang", "Vivek Sarkar", "Jason Cong"], "year": 2018, "MAG papers": [{"PaperId": 3179375777, "PaperTitle": "s2fa an accelerator automation framework for heterogeneous computing in datacenters", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2808879374, "PaperTitle": "s2fa an accelerator automation framework for heterogeneous computing in datacenters", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"georgia institute of technology": 1.0, "university of california los angeles": 2.0, "rice university": 1.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Automated accelerator generation and optimization with composable, parallel and pipeline architecture.", "DBLP authors": ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peng Zhang"], "year": 2018, "MAG papers": [{"PaperId": 2809170821, "PaperTitle": "automated accelerator generation and optimization with composable parallel and pipeline architecture", "Year": 2018, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of california berkeley": 1.0, "university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "TAO: techniques for algorithm-level obfuscation during high-level synthesis.", "DBLP authors": ["Christian Pilato", "Francesco Regazzoni", "Ramesh Karri", "Siddharth Garg"], "year": 2018, "MAG papers": [{"PaperId": 2809060450, "PaperTitle": "tao techniques for algorithm level obfuscation during high level synthesis", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"new york university": 2.0, "university of lugano": 2.0}}], "source": "ES"}, {"DBLP title": "Extracting data parallelism in non-stencil kernel computing by optimally coloring folded memory conflict graph.", "DBLP authors": ["Juan Escobedo", "Mingjie Lin"], "year": 2018, "MAG papers": [{"PaperId": 2809266395, "PaperTitle": "extracting data parallelism in non stencil kernel computing by optimally coloring folded memory conflict graph", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "SMApproxlib: library of FPGA-based approximate multipliers.", "DBLP authors": ["Salim Ullah", "Sanjeev Sripadraj Murthy", "Akash Kumar"], "year": 2018, "MAG papers": [{"PaperId": 2808908725, "PaperTitle": "smapproxlib library of fpga based approximate multipliers", "Year": 2018, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"dresden university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Sign-magnitude SC: getting 10X accuracy for free in stochastic computing for deep neural networks.", "DBLP authors": ["Aidyn Zhakatayev", "Sugil Lee", "Hyeon Uk Sim", "Jongeun Lee"], "year": 2018, "MAG papers": [{"PaperId": 2809643188, "PaperTitle": "sign magnitude sc getting 10x accuracy for free in stochastic computing for deep neural networks", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"ulsan national institute of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators.", "DBLP authors": ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Akash Kumar"], "year": 2018, "MAG papers": [{"PaperId": 2808980609, "PaperTitle": "area optimized low latency approximate multipliers for fpga based hardware accelerators", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"vienna university of technology": 5.0, "dresden university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications.", "DBLP authors": ["Marcelo Brandalero", "Luigi Carro", "Antonio Carlos Schneider Beck", "Muhammad Shafique"], "year": 2018, "MAG papers": [{"PaperId": 2808834131, "PaperTitle": "approximate on the fly coarse grained reconfigurable acceleration for general purpose applications", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"vienna university of technology": 1.0, "universidade federal do rio grande do sul": 3.0}}], "source": "ES"}, {"DBLP title": "LEMAX: learning-based energy consumption minimization in approximate computing with quality guarantee.", "DBLP authors": ["Vahideh Akhlaghi", "Sicun Gao", "Rajesh K. Gupta"], "year": 2018, "MAG papers": [{"PaperId": 2809632054, "PaperTitle": "lemax learning based energy consumption minimization in approximate computing with quality guarantee", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "PIMA-logic: a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation.", "DBLP authors": ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "year": 2018, "MAG papers": [{"PaperId": 2809524490, "PaperTitle": "pima logic a novel processing in memory architecture for highly flexible and energy efficient logic computation", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of central florida": 3.0}}, {"PaperId": 3174581039, "PaperTitle": "pima logic a novel processing in memory architecture for highly flexible and energy efficient logic computation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration.", "DBLP authors": ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Nestor Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"], "year": 2018, "MAG papers": [{"PaperId": 2808740673, "PaperTitle": "columba s a scalable co layout design automation tool for microfluidic large scale integration", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"santa clara university": 3.0, "technische universitat munchen": 4.0}}], "source": "ES"}, {"DBLP title": "Design-for-testability for continuous-flow microfluidic biochips.", "DBLP authors": ["Chunfeng Liu", "Bing Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "year": 2018, "MAG papers": [{"PaperId": 2808948537, "PaperTitle": "design for testability for continuous flow microfluidic biochips", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"technische universitat munchen": 5.0}}], "source": "ES"}, {"DBLP title": "Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor.", "DBLP authors": ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Sandeep Kumar Samal", "Peng Li", "Sung Kyu Lim"], "year": 2018, "MAG papers": [{"PaperId": 2808720247, "PaperTitle": "design and architectural co optimization of monolithic 3d liquid state machine based neuromorphic processor", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"texas a m university": 3.0, "georgia institute of technology": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling a new era of brain-inspired computing: energy-efficient spiking neural network with ring topology.", "DBLP authors": ["Kangjun Bai", "Jialing Li", "Kian Hamedani", "Yang Yi"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "A neuromorphic design using chaotic mott memristor with relaxation oscillation.", "DBLP authors": ["Bonan Yan", "Xiong Cao", "Hai (Helen) Li"], "year": 2018, "MAG papers": [{"PaperId": 2808943711, "PaperTitle": "a neuromorphic design using chaotic mott memristor with relaxation oscillation", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "DrAcc: a DRAM based accelerator for accurate CNN inference.", "DBLP authors": ["Quan Deng", "Lei Jiang", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "year": 2018, "MAG papers": [{"PaperId": 2809205380, "PaperTitle": "dracc a dram based accelerator for accurate cnn inference", "Year": 2018, "CitationCount": 55, "EstimatedCitation": 57, "Affiliations": {"indiana university": 1.0, "national university of defense technology": 2.0, "university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "On-chip deep neural network storage with multi-level eNVM.", "DBLP authors": ["Marco Donato", "Brandon Reagen", "Lillian Pentecost", "Udit Gupta", "David Brooks", "Gu-Yeon Wei"], "year": 2018, "MAG papers": [{"PaperId": 2809555641, "PaperTitle": "on chip deep neural network storage with multi level envm", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"harvard university": 6.0}}], "source": "ES"}, {"DBLP title": "Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems.", "DBLP authors": ["Lavanya Subramanian", "Kaushik Vaidyanathan", "Anant Nori", "Sreenivas Subramoney", "Tanay Karnik", "Hong Wang"], "year": 2018, "MAG papers": [{"PaperId": 2808751340, "PaperTitle": "closed yet open dram achieving low latency and high performance in dram memory systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 6.0}}], "source": "ES"}, {"DBLP title": "VRL-DRAM: improving DRAM performance via variable refresh latency.", "DBLP authors": ["Anup Das", "Hasan Hassan", "Onur Mutlu"], "year": 2018, "MAG papers": [{"PaperId": 2809491099, "PaperTitle": "vrl dram improving dram performance via variable refresh latency", "Year": 2018, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"eth zurich": 2.0, "drexel university": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling union page cache to boost file access performance of NVRAM-based storage device.", "DBLP authors": ["Shuo-Han Chen", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2018, "MAG papers": [{"PaperId": 2809197319, "PaperTitle": "enabling union page cache to boost file access performance of nvram based storage device", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"academia sinica": 2.0, "national tsing hua university": 2.0, "tamkang university": 1.0}}], "source": "ES"}, {"DBLP title": "FLOSS: FLOw sensitive scheduling on mobile platforms.", "DBLP authors": ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "year": 2018, "MAG papers": [{"PaperId": 2809657456, "PaperTitle": "floss flow sensitive scheduling on mobile platforms", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"pennsylvania state university": 7.0}}], "source": "ES"}, {"DBLP title": "Context-aware dataflow adaptation technique for low-power multi-core embedded systems.", "DBLP authors": ["Hyeonseok Jung", "Hoeseok Yang"], "year": 2018, "MAG papers": [{"PaperId": 2808785632, "PaperTitle": "context aware dataflow adaptation technique for low power multi core embedded systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ajou university": 2.0}}], "source": "ES"}, {"DBLP title": "Architecture decomposition in system synthesis of heterogeneous many-core systems.", "DBLP authors": ["Valentina Richthammer", "Tobias Schwarzer", "Stefan Wildermann", "J\u00fcrgen Teich", "Michael Gla\u00df"], "year": 2018, "MAG papers": [{"PaperId": 2808828039, "PaperTitle": "architecture decomposition in system synthesis of heterogeneous many core systems", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of ulm": 2.0, "university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "NNsim: fast performance estimation based on sampled simulation of GPGPU kernels for neural networks.", "DBLP authors": ["Jintaek Kang", "Kwanghyun Chung", "Youngmin Yi", "Soonhoi Ha"], "year": 2018, "MAG papers": [{"PaperId": 2808807359, "PaperTitle": "nnsim fast performance estimation based on sampled simulation of gpgpu kernels for neural networks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm.", "DBLP authors": ["Ujjwal Gupta", "Manoj Babu", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "\u00dcmit Y. Ogras"], "year": 2018, "MAG papers": [{"PaperId": 2809022629, "PaperTitle": "staff online learning with stabilized adaptive forgetting factor and feature selection algorithm", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"arizona state university": 3.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "Extensive evaluation of programming models and ISAs impact on multicore soft error reliability.", "DBLP authors": ["Felipe da Rosa", "Vitor V. Bandeira", "Ricardo Reis", "Luciano Ost"], "year": 2018, "MAG papers": [{"PaperId": 2809063784, "PaperTitle": "extensive evaluation of programming models and isas impact on multicore soft error reliability", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"universidade federal do rio grande do sul": 3.0, "loughborough university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimized selection of wireless network topologies and components via efficient pruning of feasible paths.", "DBLP authors": ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "year": 2018, "MAG papers": [{"PaperId": 2809514353, "PaperTitle": "optimized selection of wireless network topologies and components via efficient pruning of feasible paths", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california berkeley": 1.0, "university of trento": 2.0, "university of southern california": 1.0}}], "source": "ES"}]