vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/pulse_clk_N.vhd
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/control_on_off.vhd
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/mux4_1.vhd
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/relogio.vhd
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/Waveform_relogio.vwf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/Waveform_relogio_input_acerto.vwf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/Waveform_radiador.vwf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/simulador.vhd
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/Waveform_simulador.vwf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/Waveform_pulse.vwf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/ajustador.vhd
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/rom.vhd
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/bin7SegDecoder.vhd
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/bin2bcd.vhd
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/Waveform_bin2bcd.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/db/lpm_divide_icm.tdf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/db/sign_div_unsign_7nh.tdf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/db/alt_u_div_2af.tdf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/db/add_sub_7pc.tdf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/db/add_sub_8pc.tdf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/db/lpm_divide_vim.tdf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/db/sign_div_unsign_nlh.tdf
source_file = 1, C:/Users/User/Desktop/QuartusLite/Projetos_LSD/projeto/db/alt_u_div_27f.tdf
design_name = bin2bcd
instance = comp, \bcd_minutos[0]~output\, bcd_minutos[0]~output, bin2bcd, 1
instance = comp, \bcd_minutos[1]~output\, bcd_minutos[1]~output, bin2bcd, 1
instance = comp, \bcd_minutos[2]~output\, bcd_minutos[2]~output, bin2bcd, 1
instance = comp, \bcd_minutos[3]~output\, bcd_minutos[3]~output, bin2bcd, 1
instance = comp, \bcd_minutos[4]~output\, bcd_minutos[4]~output, bin2bcd, 1
instance = comp, \bcd_minutos[5]~output\, bcd_minutos[5]~output, bin2bcd, 1
instance = comp, \bcd_minutos[6]~output\, bcd_minutos[6]~output, bin2bcd, 1
instance = comp, \bcd_minutos[7]~output\, bcd_minutos[7]~output, bin2bcd, 1
instance = comp, \bcd_horas[0]~output\, bcd_horas[0]~output, bin2bcd, 1
instance = comp, \bcd_horas[1]~output\, bcd_horas[1]~output, bin2bcd, 1
instance = comp, \bcd_horas[2]~output\, bcd_horas[2]~output, bin2bcd, 1
instance = comp, \bcd_horas[3]~output\, bcd_horas[3]~output, bin2bcd, 1
instance = comp, \bcd_horas[4]~output\, bcd_horas[4]~output, bin2bcd, 1
instance = comp, \bcd_horas[5]~output\, bcd_horas[5]~output, bin2bcd, 1
instance = comp, \bcd_horas[6]~output\, bcd_horas[6]~output, bin2bcd, 1
instance = comp, \bcd_horas[7]~output\, bcd_horas[7]~output, bin2bcd, 1
instance = comp, \bcd_dias[0]~output\, bcd_dias[0]~output, bin2bcd, 1
instance = comp, \bcd_dias[1]~output\, bcd_dias[1]~output, bin2bcd, 1
instance = comp, \bcd_dias[2]~output\, bcd_dias[2]~output, bin2bcd, 1
instance = comp, \bcd_dias[3]~output\, bcd_dias[3]~output, bin2bcd, 1
instance = comp, \bin_minutos[0]~input\, bin_minutos[0]~input, bin2bcd, 1
instance = comp, \bin_minutos[1]~input\, bin_minutos[1]~input, bin2bcd, 1
instance = comp, \bin_minutos[5]~input\, bin_minutos[5]~input, bin2bcd, 1
instance = comp, \bin_minutos[4]~input\, bin_minutos[4]~input, bin2bcd, 1
instance = comp, \bin_minutos[3]~input\, bin_minutos[3]~input, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_20~0\, Mod0|auto_generated|divider|divider|op_20~0, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_20~2\, Mod0|auto_generated|divider|divider|op_20~2, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_20~4\, Mod0|auto_generated|divider|divider|op_20~4, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_20~6\, Mod0|auto_generated|divider|divider|op_20~6, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_20~8\, Mod0|auto_generated|divider|divider|op_20~8, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_20~10\, Mod0|auto_generated|divider|divider|op_20~10, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_20~12\, Mod0|auto_generated|divider|divider|op_20~12, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_20~14\, Mod0|auto_generated|divider|divider|op_20~14, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_20~16\, Mod0|auto_generated|divider|divider|op_20~16, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[875]~32\, Mod0|auto_generated|divider|divider|StageOut[875]~32, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[874]~33\, Mod0|auto_generated|divider|divider|StageOut[874]~33, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[873]~34\, Mod0|auto_generated|divider|divider|StageOut[873]~34, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[872]~35\, Mod0|auto_generated|divider|divider|StageOut[872]~35, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[871]~36\, Mod0|auto_generated|divider|divider|StageOut[871]~36, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[871]~37\, Mod0|auto_generated|divider|divider|StageOut[871]~37, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[870]~38\, Mod0|auto_generated|divider|divider|StageOut[870]~38, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[870]~39\, Mod0|auto_generated|divider|divider|StageOut[870]~39, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[869]~40\, Mod0|auto_generated|divider|divider|StageOut[869]~40, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[869]~41\, Mod0|auto_generated|divider|divider|StageOut[869]~41, bin2bcd, 1
instance = comp, \bin_minutos[2]~input\, bin_minutos[2]~input, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[868]~42\, Mod0|auto_generated|divider|divider|StageOut[868]~42, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[868]~43\, Mod0|auto_generated|divider|divider|StageOut[868]~43, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_21~0\, Mod0|auto_generated|divider|divider|op_21~0, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_21~2\, Mod0|auto_generated|divider|divider|op_21~2, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_21~4\, Mod0|auto_generated|divider|divider|op_21~4, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_21~6\, Mod0|auto_generated|divider|divider|op_21~6, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_21~8\, Mod0|auto_generated|divider|divider|op_21~8, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_21~10\, Mod0|auto_generated|divider|divider|op_21~10, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_21~12\, Mod0|auto_generated|divider|divider|op_21~12, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_21~14\, Mod0|auto_generated|divider|divider|op_21~14, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_21~16\, Mod0|auto_generated|divider|divider|op_21~16, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_21~18\, Mod0|auto_generated|divider|divider|op_21~18, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_21~20\, Mod0|auto_generated|divider|divider|op_21~20, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[899]~44\, Mod0|auto_generated|divider|divider|StageOut[899]~44, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[899]~45\, Mod0|auto_generated|divider|divider|StageOut[899]~45, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~0\, Mod0|auto_generated|divider|divider|op_23~0, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[908]~46\, Mod0|auto_generated|divider|divider|StageOut[908]~46, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[908]~47\, Mod0|auto_generated|divider|divider|StageOut[908]~47, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[907]~60\, Mod0|auto_generated|divider|divider|StageOut[907]~60, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[907]~48\, Mod0|auto_generated|divider|divider|StageOut[907]~48, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[906]~61\, Mod0|auto_generated|divider|divider|StageOut[906]~61, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[906]~49\, Mod0|auto_generated|divider|divider|StageOut[906]~49, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[905]~62\, Mod0|auto_generated|divider|divider|StageOut[905]~62, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[905]~50\, Mod0|auto_generated|divider|divider|StageOut[905]~50, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[904]~63\, Mod0|auto_generated|divider|divider|StageOut[904]~63, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[904]~51\, Mod0|auto_generated|divider|divider|StageOut[904]~51, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[903]~64\, Mod0|auto_generated|divider|divider|StageOut[903]~64, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[903]~52\, Mod0|auto_generated|divider|divider|StageOut[903]~52, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[902]~65\, Mod0|auto_generated|divider|divider|StageOut[902]~65, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[902]~53\, Mod0|auto_generated|divider|divider|StageOut[902]~53, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[901]~66\, Mod0|auto_generated|divider|divider|StageOut[901]~66, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[901]~54\, Mod0|auto_generated|divider|divider|StageOut[901]~54, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[900]~55\, Mod0|auto_generated|divider|divider|StageOut[900]~55, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[900]~56\, Mod0|auto_generated|divider|divider|StageOut[900]~56, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~2\, Mod0|auto_generated|divider|divider|op_23~2, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~4\, Mod0|auto_generated|divider|divider|op_23~4, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~7\, Mod0|auto_generated|divider|divider|op_23~7, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~9\, Mod0|auto_generated|divider|divider|op_23~9, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~11\, Mod0|auto_generated|divider|divider|op_23~11, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~13\, Mod0|auto_generated|divider|divider|op_23~13, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~15\, Mod0|auto_generated|divider|divider|op_23~15, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~17\, Mod0|auto_generated|divider|divider|op_23~17, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~19\, Mod0|auto_generated|divider|divider|op_23~19, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~21\, Mod0|auto_generated|divider|divider|op_23~21, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|op_23~22\, Mod0|auto_generated|divider|divider|op_23~22, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[931]~57\, Mod0|auto_generated|divider|divider|StageOut[931]~57, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[932]~58\, Mod0|auto_generated|divider|divider|StageOut[932]~58, bin2bcd, 1
instance = comp, \Mod0|auto_generated|divider|divider|StageOut[933]~59\, Mod0|auto_generated|divider|divider|StageOut[933]~59, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[143]~16\, Div0|auto_generated|divider|divider|StageOut[143]~16, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[143]~17\, Div0|auto_generated|divider|divider|StageOut[143]~17, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[142]~18\, Div0|auto_generated|divider|divider|StageOut[142]~18, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[142]~19\, Div0|auto_generated|divider|divider|StageOut[142]~19, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[141]~20\, Div0|auto_generated|divider|divider|StageOut[141]~20, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[141]~21\, Div0|auto_generated|divider|divider|StageOut[141]~21, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[140]~22\, Div0|auto_generated|divider|divider|StageOut[140]~22, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[140]~23\, Div0|auto_generated|divider|divider|StageOut[140]~23, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0\, Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2\, Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4\, Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[148]~30\, Div0|auto_generated|divider|divider|StageOut[148]~30, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[148]~24\, Div0|auto_generated|divider|divider|StageOut[148]~24, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[147]~31\, Div0|auto_generated|divider|divider|StageOut[147]~31, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[147]~25\, Div0|auto_generated|divider|divider|StageOut[147]~25, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[146]~26\, Div0|auto_generated|divider|divider|StageOut[146]~26, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[146]~27\, Div0|auto_generated|divider|divider|StageOut[146]~27, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[145]~28\, Div0|auto_generated|divider|divider|StageOut[145]~28, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|StageOut[145]~29\, Div0|auto_generated|divider|divider|StageOut[145]~29, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\, Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\, Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\, Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\, Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7, bin2bcd, 1
instance = comp, \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8\, Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8, bin2bcd, 1
instance = comp, \bin_horas[0]~input\, bin_horas[0]~input, bin2bcd, 1
instance = comp, \bin_horas[1]~input\, bin_horas[1]~input, bin2bcd, 1
instance = comp, \bin_horas[4]~input\, bin_horas[4]~input, bin2bcd, 1
instance = comp, \bin_horas[3]~input\, bin_horas[3]~input, bin2bcd, 1
instance = comp, \bin_horas[2]~input\, bin_horas[2]~input, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_21~0\, Mod1|auto_generated|divider|divider|op_21~0, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_21~2\, Mod1|auto_generated|divider|divider|op_21~2, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_21~4\, Mod1|auto_generated|divider|divider|op_21~4, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_21~6\, Mod1|auto_generated|divider|divider|op_21~6, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_21~8\, Mod1|auto_generated|divider|divider|op_21~8, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_21~10\, Mod1|auto_generated|divider|divider|op_21~10, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_21~12\, Mod1|auto_generated|divider|divider|op_21~12, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_21~14\, Mod1|auto_generated|divider|divider|op_21~14, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_21~16\, Mod1|auto_generated|divider|divider|op_21~16, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[899]~0\, Mod1|auto_generated|divider|divider|StageOut[899]~0, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[899]~1\, Mod1|auto_generated|divider|divider|StageOut[899]~1, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_23~0\, Mod1|auto_generated|divider|divider|op_23~0, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[906]~2\, Mod1|auto_generated|divider|divider|StageOut[906]~2, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[905]~3\, Mod1|auto_generated|divider|divider|StageOut[905]~3, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[904]~4\, Mod1|auto_generated|divider|divider|StageOut[904]~4, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[903]~5\, Mod1|auto_generated|divider|divider|StageOut[903]~5, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[902]~6\, Mod1|auto_generated|divider|divider|StageOut[902]~6, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[902]~7\, Mod1|auto_generated|divider|divider|StageOut[902]~7, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[901]~8\, Mod1|auto_generated|divider|divider|StageOut[901]~8, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[901]~9\, Mod1|auto_generated|divider|divider|StageOut[901]~9, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[900]~10\, Mod1|auto_generated|divider|divider|StageOut[900]~10, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[900]~11\, Mod1|auto_generated|divider|divider|StageOut[900]~11, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_23~2\, Mod1|auto_generated|divider|divider|op_23~2, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_23~4\, Mod1|auto_generated|divider|divider|op_23~4, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_23~7\, Mod1|auto_generated|divider|divider|op_23~7, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_23~9\, Mod1|auto_generated|divider|divider|op_23~9, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_23~11\, Mod1|auto_generated|divider|divider|op_23~11, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_23~13\, Mod1|auto_generated|divider|divider|op_23~13, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_23~15\, Mod1|auto_generated|divider|divider|op_23~15, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_23~17\, Mod1|auto_generated|divider|divider|op_23~17, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|op_23~18\, Mod1|auto_generated|divider|divider|op_23~18, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[931]~12\, Mod1|auto_generated|divider|divider|StageOut[931]~12, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[932]~13\, Mod1|auto_generated|divider|divider|StageOut[932]~13, bin2bcd, 1
instance = comp, \Mod1|auto_generated|divider|divider|StageOut[933]~14\, Mod1|auto_generated|divider|divider|StageOut[933]~14, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0\, Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2\, Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4\, Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[148]~0\, Div1|auto_generated|divider|divider|StageOut[148]~0, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[148]~1\, Div1|auto_generated|divider|divider|StageOut[148]~1, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[147]~2\, Div1|auto_generated|divider|divider|StageOut[147]~2, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[147]~3\, Div1|auto_generated|divider|divider|StageOut[147]~3, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[146]~4\, Div1|auto_generated|divider|divider|StageOut[146]~4, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[146]~5\, Div1|auto_generated|divider|divider|StageOut[146]~5, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[145]~6\, Div1|auto_generated|divider|divider|StageOut[145]~6, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|StageOut[145]~7\, Div1|auto_generated|divider|divider|StageOut[145]~7, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\, Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\, Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\, Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7\, Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7, bin2bcd, 1
instance = comp, \Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8\, Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8, bin2bcd, 1
instance = comp, \bin_dias[0]~input\, bin_dias[0]~input, bin2bcd, 1
instance = comp, \bin_dias[1]~input\, bin_dias[1]~input, bin2bcd, 1
instance = comp, \bin_dias[2]~input\, bin_dias[2]~input, bin2bcd, 1
