initial
assume (= [$formal$cva6_lsu_formal.v:166$11_EN] #b0)
assume (= [$formal$cva6_lsu_formal.v:203$13_CHECK] #b0)
assume (= [counter] #b000)
assume (= [init] #b1)
assume (= [local_ready_1] #b0)
assume (= [local_ready_2] #b0)
assume (= [pc_1] #b00000000000000000000000000000000)
assume (= [pc_2] #b00000000000000000000000000000000)
assume (= [reset] #b1)
assume (= [shim_i_1.load_cooldown] #b000)
assume (= [shim_i_1.loadstore_addr] #b00000000000000000000000000000000)
assume (= [shim_i_1.loadstore_fsm] #b000)
assume (= [shim_i_1.loadstore_state] #b0)
assume (= [shim_i_1.lsu_shim_i.load_req_state] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.$auto$async2sync.cc:140:execute$12229] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12219] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12221] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12223] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12225] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12227] #b0000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_pipe_reg_load.$auto$async2sync.cc:140:execute$12239] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_pipe_reg_store.$auto$async2sync.cc:140:execute$12239] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12257] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12259] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12261] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12263] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12265] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12267] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12241] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12243] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12245] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12247] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12249] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12251] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12253] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12255] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12231] #b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12233] #b1)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12235] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12237] #b10)
assume (= [shim_i_1.lsu_shim_i.store_req_state] #b00)
assume (= [shim_i_1.lsu_shim_i.tb_io_commit_tran_id_i] #b000)
assume (= [shim_i_1.lsu_shim_i.tb_io_dcache_req_ports_i] #b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.tb_io_fu_data_i] #b001100100111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000001011)
assume (= [shim_i_1.lsu_shim_i.tb_io_lsu_valid_i] false)
assume (= [shim_i_1.lsu_shim_i.x_load_mem_resp_i] #b0)
assume (= [shim_i_1.mem[0]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[10]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[11]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[12]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[13]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[14]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[15]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[16]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[17]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[18]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[19]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[1]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[20]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[21]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[22]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[23]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[24]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[25]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[26]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[27]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[28]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[29]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[2]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[30]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[31]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[3]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[4]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[5]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[6]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[7]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[8]] #b00000000000000000000000000000000)
assume (= [shim_i_1.mem[9]] #b00000000000000000000000000000000)
assume (= [shim_i_1.ready_o] #b0)
assume (= [shim_i_1.regfile[0]] #b00000000000000000000000000000000)
assume (= [shim_i_1.regfile[10]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[11]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[12]] #b11111111111111111111011101011100)
assume (= [shim_i_1.regfile[13]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[14]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[15]] #b11111111111111111111111111111101)
assume (= [shim_i_1.regfile[16]] #b11111111111111111110111111101101)
assume (= [shim_i_1.regfile[17]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[18]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[19]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[1]] #b11111111111111111111111111111100)
assume (= [shim_i_1.regfile[20]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[21]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[22]] #b11111111111111111110111111111110)
assume (= [shim_i_1.regfile[23]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[24]] #b11111111111111111111111111111101)
assume (= [shim_i_1.regfile[25]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[26]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[27]] #b11111111111111111111111111111111)
assume (= [shim_i_1.regfile[28]] #b01111111111111111111111111111111)
assume (= [shim_i_1.regfile[29]] #b11111111111111111111010101111111)
assume (= [shim_i_1.regfile[2]] #b11111111111111111110111011111111)
assume (= [shim_i_1.regfile[30]] #b00000000000000000000000000000000)
assume (= [shim_i_1.regfile[31]] #b01111111111111111111111111111111)
assume (= [shim_i_1.regfile[3]] #b11111111111111111110111111111110)
assume (= [shim_i_1.regfile[4]] #b11111111111111111111111011010001)
assume (= [shim_i_1.regfile[5]] #b11111111111111111111111111111010)
assume (= [shim_i_1.regfile[6]] #b01111111111111111111111110111111)
assume (= [shim_i_1.regfile[7]] #b11111111111111100111110111011011)
assume (= [shim_i_1.regfile[8]] #b11111111111111111111010001110101)
assume (= [shim_i_1.regfile[9]] #b11111111111111111111111111111111)
assume (= [shim_i_1.store_cooldown] #b0)
assume (= [shim_i_1.store_count] #b000)
assume (= [shim_i_1.store_uncommitted] #b0)
assume (= [shim_i_1.tb_io_instr_i] #b00000000000000000000000000000000)
assume (= [shim_i_1.tb_io_instr_valid_i] false)
assume (= [shim_i_1.tb_io_is_load_i] false)
assume (= [shim_i_1.tb_io_load_mem_resp_i] #b0)
assume (= [shim_i_1.tb_io_store_commit_i] #b0)
assume (= [shim_i_1.tb_io_store_mem_resp_i] #b0)
assume (= [shim_i_2.load_cooldown] #b000)
assume (= [shim_i_2.loadstore_addr] #b00000000000000000000000000000000)
assume (= [shim_i_2.loadstore_fsm] #b000)
assume (= [shim_i_2.loadstore_state] #b0)
assume (= [shim_i_2.lsu_shim_i.load_req_state] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.$auto$async2sync.cc:140:execute$12229] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12219] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12221] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12223] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12225] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12227] #b0000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_pipe_reg_load.$auto$async2sync.cc:140:execute$12239] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_pipe_reg_store.$auto$async2sync.cc:140:execute$12239] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12257] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12259] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12261] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12263] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12265] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12267] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12241] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12243] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12245] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12247] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12249] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12251] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12253] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12255] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12231] #b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12233] #b1)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12235] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12237] #b10)
assume (= [shim_i_2.lsu_shim_i.store_req_state] #b00)
assume (= [shim_i_2.lsu_shim_i.tb_io_commit_tran_id_i] #b000)
assume (= [shim_i_2.lsu_shim_i.tb_io_dcache_req_ports_i] #b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.tb_io_fu_data_i] #b001100100111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000001011)
assume (= [shim_i_2.lsu_shim_i.tb_io_lsu_valid_i] false)
assume (= [shim_i_2.lsu_shim_i.x_load_mem_resp_i] #b0)
assume (= [shim_i_2.mem[0]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[10]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[11]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[12]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[13]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[14]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[15]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[16]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[17]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[18]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[19]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[1]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[20]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[21]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[22]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[23]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[24]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[25]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[26]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[27]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[28]] #b11111111111111111111111111111111)
assume (= [shim_i_2.mem[29]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[2]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[30]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[31]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[3]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[4]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[5]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[6]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[7]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[8]] #b00000000000000000000000000000000)
assume (= [shim_i_2.mem[9]] #b00000000000000000000000000000000)
assume (= [shim_i_2.ready_o] #b0)
assume (= [shim_i_2.regfile[0]] #b00000000000000000000000000000010)
assume (= [shim_i_2.regfile[10]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[11]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[12]] #b11111111111111111111010111100101)
assume (= [shim_i_2.regfile[13]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[14]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[15]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[16]] #b11111111111111111110111001110110)
assume (= [shim_i_2.regfile[17]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[18]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[19]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[1]] #b11111111111111111111111111111110)
assume (= [shim_i_2.regfile[20]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[21]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[22]] #b11111111111111111110111010000111)
assume (= [shim_i_2.regfile[23]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[24]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[25]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[26]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[27]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[28]] #b11111111111111111111111111111111)
assume (= [shim_i_2.regfile[29]] #b11111111111111111111101100000010)
assume (= [shim_i_2.regfile[2]] #b11111111111111111110110110001001)
assume (= [shim_i_2.regfile[30]] #b00000000000000000000000000000010)
assume (= [shim_i_2.regfile[31]] #b01111111111111111111111010001000)
assume (= [shim_i_2.regfile[3]] #b11111111111111111110111010000111)
assume (= [shim_i_2.regfile[4]] #b11111111111111111111111011010011)
assume (= [shim_i_2.regfile[5]] #b11111111111111111111111111111100)
assume (= [shim_i_2.regfile[6]] #b11111111111111111111011111111111)
assume (= [shim_i_2.regfile[7]] #b11111111111111111111101111011011)
assume (= [shim_i_2.regfile[8]] #b11111111111111111111001011111110)
assume (= [shim_i_2.regfile[9]] #b11111111111111111111111111111111)
assume (= [shim_i_2.store_cooldown] #b0)
assume (= [shim_i_2.store_count] #b000)
assume (= [shim_i_2.store_uncommitted] #b0)
assume (= [shim_i_2.tb_io_instr_i] #b00000000000000000000000000000000)
assume (= [shim_i_2.tb_io_instr_valid_i] false)
assume (= [shim_i_2.tb_io_is_load_i] false)
assume (= [shim_i_2.tb_io_load_mem_resp_i] #b0)
assume (= [shim_i_2.tb_io_store_commit_i] #b0)
assume (= [shim_i_2.tb_io_store_mem_resp_i] #b0)
assume (= [tb_io_instr_i_1] #b01011000000111101000111010010011)
assume (= [tb_io_instr_i_2] #b00000110011011010110111110010011)
assume (= [tb_io_instr_valid_i_1] true)
assume (= [tb_io_instr_valid_i_2] false)

state 0
assume (= [clk] false)

state 1
assume (= [clk] false)

state 2
assume (= [clk] false)

state 3
assume (= [clk] false)

state 4
assume (= [clk] false)

state 5
assume (= [clk] false)

state 6
assume (= [clk] false)

state 7
assume (= [clk] false)

state 8
assume (= [clk] false)

state 9
assume (= [clk] false)

state 10
assume (= [clk] false)

state 11
assume (= [clk] false)

state 12
assume (= [clk] false)

state 13
assume (= [clk] false)

state 14
assume (= [clk] false)

state 15
assume (= [clk] false)

state 16
assume (= [clk] false)

state 17
assume (= [clk] false)

state 18
assume (= [clk] false)

state 19
assume (= [clk] false)

state 20
assume (= [clk] false)
