{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430484627152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430484627158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  1 17:50:26 2015 " "Processing started: Fri May  1 17:50:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430484627158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430484627158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off superscalar -c superscalar " "Command: quartus_map --read_settings_files=on --write_settings_files=off superscalar -c superscalar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430484627159 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430484628186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-behave " "Found design unit 1: testbench-behave" {  } { { "../Fetch, Decode/testbench.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/testbench.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629637 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../Fetch, Decode/testbench.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/testbench.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430484629637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 superscalar-processor " "Found design unit 1: superscalar-processor" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629660 ""} { "Info" "ISGN_ENTITY_NAME" "1 superscalar " "Found entity 1: superscalar" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430484629660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behave " "Found design unit 1: reg-behave" {  } { { "../Fetch, Decode/reg.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/reg.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629663 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../Fetch, Decode/reg.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430484629663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/mux2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/mux2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behave " "Found design unit 1: mux2to1-behave" {  } { { "../Fetch, Decode/mux2to1.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/mux2to1.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629666 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../Fetch, Decode/mux2to1.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/mux2to1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430484629666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrMem-RAM " "Found design unit 1: InstrMem-RAM" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629668 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrMem " "Found entity 1: InstrMem" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430484629668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/Decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/Decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Decode_Instr " "Found design unit 1: Decoder-Decode_Instr" {  } { { "../Fetch, Decode/Decoder.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/Decoder.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629671 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../Fetch, Decode/Decoder.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/Decoder.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484629671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430484629671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "superscalar " "Elaborating entity \"superscalar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430484629873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:Programming_Mux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:Programming_Mux\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "Programming_Mux" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484630232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrMem InstrMem:Instruction_Memory " "Elaborating entity \"InstrMem\" for hierarchy \"InstrMem:Instruction_Memory\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "Instruction_Memory" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484630244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:PCreg " "Elaborating entity \"reg\" for hierarchy \"reg:PCreg\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "PCreg" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484630268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:Fetch_pipeline_reg " "Elaborating entity \"reg\" for hierarchy \"reg:Fetch_pipeline_reg\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "Fetch_pipeline_reg" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484630280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:Decoder_module1 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:Decoder_module1\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "Decoder_module1" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484630303 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[0\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[0\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631389 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[1\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[1\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631389 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[2\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[2\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631389 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[3\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[3\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631389 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[4\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[4\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631389 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[5\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[5\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631389 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[6\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[6\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631389 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[7\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[7\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631389 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[8\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[8\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631389 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[9\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[9\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[10\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[10\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[11\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[11\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[12\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[12\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[13\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[13\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[14\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[14\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_2\[15\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_2\[15\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[0\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[0\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[1\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[1\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[2\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[2\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[3\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[3\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[4\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[4\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[5\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[5\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[6\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[6\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[7\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[7\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[8\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[8\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[9\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[9\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[10\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[10\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[11\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[11\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[12\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[12\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[13\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[13\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[14\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[14\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "InstrMem:Instruction_Memory\|data_out_1\[15\] " "Converted tri-state buffer \"InstrMem:Instruction_Memory\|data_out_1\[15\]\" feeding internal logic into a wire" {  } { { "../Fetch, Decode/InstrMem.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/InstrMem.vhdl" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430484631390 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1430484631389 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "InstrMem:Instruction_Memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"InstrMem:Instruction_Memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1430484631968 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1430484631968 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1430484631968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstrMem:Instruction_Memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"InstrMem:Instruction_Memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430484633155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstrMem:Instruction_Memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"InstrMem:Instruction_Memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430484633156 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430484633156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgu1 " "Found entity 1: altsyncram_cgu1" {  } { { "db/altsyncram_cgu1.tdf" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/superscalar/db/altsyncram_cgu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430484633378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430484633378 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decoder_output\[31\] GND " "Pin \"decoder_output\[31\]\" is stuck at GND" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430484635320 "|superscalar|decoder_output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoder_output\[35\] GND " "Pin \"decoder_output\[35\]\" is stuck at GND" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430484635320 "|superscalar|decoder_output[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoder_output\[39\] GND " "Pin \"decoder_output\[39\]\" is stuck at GND" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430484635320 "|superscalar|decoder_output[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoder_output\[47\] GND " "Pin \"decoder_output\[47\]\" is stuck at GND" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430484635320 "|superscalar|decoder_output[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoder_output\[78\] GND " "Pin \"decoder_output\[78\]\" is stuck at GND" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430484635320 "|superscalar|decoder_output[78]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoder_output\[82\] GND " "Pin \"decoder_output\[82\]\" is stuck at GND" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430484635320 "|superscalar|decoder_output[82]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoder_output\[86\] GND " "Pin \"decoder_output\[86\]\" is stuck at GND" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430484635320 "|superscalar|decoder_output[86]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430484635320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1430484636002 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430484636884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430484637979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430484637979 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_address\[8\] " "No output dependent on input pin \"instr_address\[8\]\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430484638837 "|superscalar|instr_address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_address\[9\] " "No output dependent on input pin \"instr_address\[9\]\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430484638837 "|superscalar|instr_address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_address\[10\] " "No output dependent on input pin \"instr_address\[10\]\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430484638837 "|superscalar|instr_address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_address\[11\] " "No output dependent on input pin \"instr_address\[11\]\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430484638837 "|superscalar|instr_address[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_address\[12\] " "No output dependent on input pin \"instr_address\[12\]\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430484638837 "|superscalar|instr_address[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_address\[13\] " "No output dependent on input pin \"instr_address\[13\]\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430484638837 "|superscalar|instr_address[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_address\[14\] " "No output dependent on input pin \"instr_address\[14\]\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430484638837 "|superscalar|instr_address[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_address\[15\] " "No output dependent on input pin \"instr_address\[15\]\"" {  } { { "../Fetch, Decode/superscalar.vhdl" "" { Text "/home/anagha/Desktop/Superscalar/superscalar/Fetch, Decode/superscalar.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430484638837 "|superscalar|instr_address[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1430484638837 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430484638838 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430484638838 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430484638838 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430484638838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430484638838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "816 " "Peak virtual memory: 816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430484638869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  1 17:50:38 2015 " "Processing ended: Fri May  1 17:50:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430484638869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430484638869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430484638869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430484638869 ""}
