// Seed: 3644546606
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wire id_3,
    output wire id_4,
    output wand id_5,
    output tri0 id_6,
    output supply0 id_7,
    output tri0 id_8
);
  logic id_10;
  logic id_11;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input uwire id_2,
    output logic id_3,
    output tri0 id_4,
    output tri id_5,
    input uwire id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9
);
  initial begin : LABEL_0
    #1;
    id_3 = id_9;
  end
  module_0 modCall_1 (
      id_4,
      id_6,
      id_1,
      id_9,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5
  );
  wire id_11;
  ;
endmodule
