Analysis & Synthesis report for top
Wed Apr  9 02:33:29 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                             ;
+------------------------------------+-----------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Apr  9 02:33:29 2025                   ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Standard Edition ;
; Revision Name                      ; top                                                 ;
; Top-level Entity Name              ; topv3                                               ;
; Family                             ; Cyclone 10 LP                                       ;
; Total logic elements               ; N/A until Partition Merge                           ;
;     Total combinational functions  ; N/A until Partition Merge                           ;
;     Dedicated logic registers      ; N/A until Partition Merge                           ;
; Total registers                    ; N/A until Partition Merge                           ;
; Total pins                         ; N/A until Partition Merge                           ;
; Total virtual pins                 ; N/A until Partition Merge                           ;
; Total memory bits                  ; N/A until Partition Merge                           ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                           ;
; Total PLLs                         ; N/A until Partition Merge                           ;
+------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256I7G    ;                    ;
; Top-level entity name                                            ; topv3              ; top                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                               ; IP Include File ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTDDIO_OUT                       ; 23.1    ; N/A          ; N/A          ; |topv3|iobuf:iobuf_inst|ck:ckn_inst                                                                           ; ck/ck.v         ;
; Altera ; ALTDDIO_OUT                       ; 23.1    ; N/A          ; N/A          ; |topv3|iobuf:iobuf_inst|ck:ckp_inst                                                                           ; ck/ck.v         ;
; Altera ; ALTDDIO_BIDIR                     ; 23.1    ; N/A          ; N/A          ; |topv3|iobuf:iobuf_inst|dq:dq_inst                                                                            ; dq/dq.v         ;
; N/A    ; altera_jtag_avalon_master         ; 23.1    ; N/A          ; N/A          ; |topv3|jamb:jamb_data                                                                                         ; jamb.qsys       ;
; Altera ; altera_avalon_st_bytes_to_packets ; 23.1    ; N/A          ; N/A          ; |topv3|jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                            ; jamb.qsys       ;
; Altera ; channel_adapter                   ; 23.1    ; N/A          ; N/A          ; |topv3|jamb:jamb_data|jamb_master_0:master_0|jamb_master_0_b2p_adapter:b2p_adapter                            ; jamb.qsys       ;
; Altera ; altera_avalon_sc_fifo             ; 23.1    ; N/A          ; N/A          ; |topv3|jamb:jamb_data|jamb_master_0:master_0|altera_avalon_sc_fifo:fifo                                       ; jamb.qsys       ;
; Altera ; altera_jtag_dc_streaming          ; 23.1    ; N/A          ; N/A          ; |topv3|jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ; jamb.qsys       ;
; Altera ; altera_avalon_st_packets_to_bytes ; 23.1    ; N/A          ; N/A          ; |topv3|jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                            ; jamb.qsys       ;
; Altera ; channel_adapter                   ; 23.1    ; N/A          ; N/A          ; |topv3|jamb:jamb_data|jamb_master_0:master_0|jamb_master_0_p2b_adapter:p2b_adapter                            ; jamb.qsys       ;
; Altera ; altera_reset_controller           ; 23.1    ; N/A          ; N/A          ; |topv3|jamb:jamb_data|jamb_master_0:master_0|altera_reset_controller:rst_controller                           ; jamb.qsys       ;
; Altera ; timing_adapter                    ; 23.1    ; N/A          ; N/A          ; |topv3|jamb:jamb_data|jamb_master_0:master_0|jamb_master_0_timing_adt:timing_adt                              ; jamb.qsys       ;
; Altera ; altera_avalon_packets_to_master   ; 23.1    ; N/A          ; N/A          ; |topv3|jamb:jamb_data|jamb_master_0:master_0|altera_avalon_packets_to_master:transacto                        ; jamb.qsys       ;
; Altera ; ALTPLL                            ; 24.1    ; N/A          ; N/A          ; |topv3|pll2:pll2_inst                                                                                         ; pll2/pll2.v     ;
+--------+-----------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition
    Info: Processing started: Wed Apr  9 02:32:23 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file addr_decode.sv
    Info (12023): Found entity 1: addr_decode File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/addr_decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/jamb.v
    Info (12023): Found entity 1: jamb File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/jamb.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/jamb_master_0.v
    Info (12023): Found entity 1: jamb_master_0 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/jamb_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: jamb_master_0_p2b_adapter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/jamb_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: jamb_master_0_b2p_adapter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file jamb/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/jamb_master_0_timing_adt.sv
    Info (12023): Found entity 1: jamb_master_0_timing_adt File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file jamb/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file jamb/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 4 design units, including 4 entities, in source file comp_stm.sv
    Info (12023): Found entity 1: rdreg_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 1
    Info (12023): Found entity 2: wrmem_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 114
    Info (12023): Found entity 3: wrreg_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 274
    Info (12023): Found entity 4: rdmem_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 284
Warning (10275): Verilog HDL Module Instantiation warning at top_stm.sv(124): ignored dangling comma in List of Port Connections File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file top_stm.sv
    Info (12023): Found entity 1: top_stm File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file topv2.sv
    Info (12023): Found entity 1: topv2 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv2.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file issp/issp/synthesis/issp.v
    Info (12023): Found entity 1: issp File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/issp.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file issp/issp/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file dq/dq.v
    Info (12023): Found entity 1: dq File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/dq/dq.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll2/pll2.v
    Info (12023): Found entity 1: pll2 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/pll2/pll2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bootup.sv
    Info (12023): Found entity 1: bootup File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/bootup.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topv3.sv
    Info (12023): Found entity 1: topv3 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ck/ck.v
    Info (12023): Found entity 1: ck File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/ck/ck.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file iobuf.sv
    Info (12023): Found entity 1: iobuf File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/iobuf.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top_stm.sv(417): created implicit net for "wrmem_rwds_out" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 417
Warning (10236): Verilog HDL Implicit Net warning at top_stm.sv(418): created implicit net for "wrmem_rwds_oe" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 418
Warning (10236): Verilog HDL Implicit Net warning at topv3.sv(40): created implicit net for "lock" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 40
Warning (10236): Verilog HDL Implicit Net warning at topv3.sv(119): created implicit net for "rwds_oe" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 119
Info (12127): Elaborating entity "topv3" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at topv3.sv(14): truncated value with size 32 to match size of target (1) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 14
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "altsource_probe_top:rst_control" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 33
Info (12128): Elaborating entity "altsource_probe" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "altsource_probe_top:rst_control|altsource_probe:issp_impl" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "altsource_probe_top:rst_control|altsource_probe:issp_impl" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/issp/issp/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "2"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "altsource_probe_top:rst_control|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (12128): Elaborating entity "pll2" for hierarchy "pll2:pll2_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 41
Info (12128): Elaborating entity "altpll" for hierarchy "pll2:pll2_inst|altpll:altpll_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/pll2/pll2.v Line: 108
Info (12130): Elaborated megafunction instantiation "pll2:pll2_inst|altpll:altpll_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/pll2/pll2.v Line: 108
Info (12133): Instantiated megafunction "pll2:pll2_inst|altpll:altpll_component" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/pll2/pll2.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "5000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll2_altpll2.v
    Info (12023): Found entity 1: pll2_altpll2 File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/pll2_altpll2.v Line: 31
Info (12128): Elaborating entity "pll2_altpll2" for hierarchy "pll2:pll2_inst|altpll:altpll_component|pll2_altpll2:auto_generated" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "iobuf" for hierarchy "iobuf:iobuf_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 56
Info (12128): Elaborating entity "dq" for hierarchy "iobuf:iobuf_inst|dq:dq_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/iobuf.sv Line: 25
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/dq/dq.v Line: 81
Info (12130): Elaborated megafunction instantiation "iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/dq/dq.v Line: 81
Info (12133): Instantiated megafunction "iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/dq/dq.v Line: 81
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "implement_input_in_lcell" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_a4p.tdf
    Info (12023): Found entity 1: ddio_bidir_a4p File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ddio_bidir_a4p.tdf Line: 30
Info (12128): Elaborating entity "ddio_bidir_a4p" for hierarchy "iobuf:iobuf_inst|dq:dq_inst|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/altddio_bidir.tdf Line: 116
Info (12128): Elaborating entity "ck" for hierarchy "iobuf:iobuf_inst|ck:ckp_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/iobuf.sv Line: 37
Info (12128): Elaborating entity "altddio_out" for hierarchy "iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/ck/ck.v Line: 69
Info (12130): Elaborated megafunction instantiation "iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/ck/ck.v Line: 69
Info (12133): Instantiated megafunction "iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/ck/ck.v Line: 69
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_8vj.tdf
    Info (12023): Found entity 1: ddio_out_8vj File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/db/ddio_out_8vj.tdf Line: 30
Info (12128): Elaborating entity "ddio_out_8vj" for hierarchy "iobuf:iobuf_inst|ck:ckp_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_8vj:auto_generated" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "jamb" for hierarchy "jamb:jamb_data" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 108
Info (12128): Elaborating entity "jamb_master_0" for hierarchy "jamb:jamb_data|jamb_master_0:master_0" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/jamb.v Line: 36
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_standard/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "jamb_master_0_timing_adt" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|jamb_master_0_timing_adt:timing_adt" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at jamb_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "jamb_master_0_b2p_adapter" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|jamb_master_0_b2p_adapter:b2p_adapter" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at jamb_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at jamb_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "jamb_master_0_p2b_adapter" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|jamb_master_0_p2b_adapter:p2b_adapter" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_reset_controller:rst_controller" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/jamb_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jamb:jamb_data|jamb_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/jamb/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "top_stm" for hierarchy "top_stm:stm_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 137
Warning (10858): Verilog HDL warning at top_stm.sv(93): object wrreg_datain used but never assigned File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 93
Warning (10858): Verilog HDL warning at top_stm.sv(94): object wrreg_oe used but never assigned File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 94
Warning (10858): Verilog HDL warning at top_stm.sv(95): object wrreg_csn used but never assigned File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 95
Warning (10858): Verilog HDL warning at top_stm.sv(96): object wrreg_oe_clk used but never assigned File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 96
Warning (10230): Verilog HDL assignment warning at top_stm.sv(319): truncated value with size 32 to match size of target (4) File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/top_stm.sv Line: 319
Error (10345): SystemVerilog Enumeration Type Declaration error at comp_stm.sv(136): can't encode value for enumeration element "STATE_DONE" because the enumeration base type does not have enough bits File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/comp_stm.sv Line: 136
Error (12152): Can't elaborate user hierarchy "top_stm:stm_inst" File: C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/topv3.sv Line: 137
Info (144001): Generated suppressed messages file C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/output_files/top.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings
    Error: Peak virtual memory: 4857 megabytes
    Error: Processing ended: Wed Apr  9 02:33:30 2025
    Error: Elapsed time: 00:01:07
    Error: Total CPU time (on all processors): 00:01:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/output_files/top.map.smsg.


