==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 101.715 ; gain = 46.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 101.715 ; gain = 46.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 106.340 ; gain = 50.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 108.711 ; gain = 53.148
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 133.227 ; gain = 77.664
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 133.227 ; gain = 77.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.653 seconds; current allocated memory: 84.716 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 85.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/supvectors' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 86.020 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 136.172 ; gain = 80.609
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 35.958 seconds; peak allocated memory: 86.020 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
WARNING: [HLS 200-40] In file included from svm.cpp:1:
svm.cpp:26:27: error: use of undeclared identifier 'SupVec'
            dif = (x[j] - SupVec[i][j]);
                          ^
svm.cpp:30:23: error: use of undeclared identifier 'Coef'
        sum += double(Coef[i])*exp(double(g*double(norm))) - double(b);
                      ^
2 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from svm.cpp:1:
svm.cpp:26:27: error: use of undeclared identifier 'SupVec'
            dif = (x[j] - SupVec[i][j]);
                          ^
svm.cpp:30:23: error: use of undeclared identifier 'Coef'
        sum += double(Coef[i])*exp(double(g*double(norm))) - double(b);
                      ^
2 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.777 ; gain = 46.312
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 101.777 ; gain = 46.312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 106.949 ; gain = 51.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 112.566 ; gain = 57.102
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 137.043 ; gain = 81.578
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 137.043 ; gain = 81.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.627 seconds; current allocated memory: 87.922 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 88.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 89.348 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 151.254 ; gain = 95.789
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 28.649 seconds; peak allocated memory: 89.348 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 101.734 ; gain = 45.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 101.734 ; gain = 45.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<19, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'svm' (svm.cpp:29).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'svm' (svm.cpp:29).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 217.691 ; gain = 161.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 217.691 ; gain = 161.309
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (svm.cpp:29:23) to (svm.cpp:18:26) in function 'svm'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 217.691 ; gain = 161.309
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 217.691 ; gain = 161.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.749 seconds; current allocated memory: 149.016 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 149.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_sitodp_32s_64_6_1' to 'svm_sitodp_32s_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_mac_muladd_11s_11s_19ns_19_1_1' to 'svm_mac_muladd_11g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_mac_muladd_11g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_sitodp_32s_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 150.530 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:49 . Memory (MB): peak = 218.797 ; gain = 162.414
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 48.857 seconds; peak allocated memory: 150.530 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 101.902 ; gain = 46.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 101.902 ; gain = 46.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 106.738 ; gain = 50.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 112.949 ; gain = 57.152
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 136.965 ; gain = 81.168
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 136.965 ; gain = 81.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.259 seconds; current allocated memory: 88.022 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 88.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 89.469 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 151.012 ; gain = 95.215
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 31.125 seconds; peak allocated memory: 89.469 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.922 ; gain = 45.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.922 ; gain = 45.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.152 ; gain = 51.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.938 ; gain = 57.000
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 136.656 ; gain = 80.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 136.656 ; gain = 80.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.726 seconds; current allocated memory: 88.021 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 88.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 89.467 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 151.801 ; gain = 95.863
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 25.028 seconds; peak allocated memory: 89.467 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 102.039 ; gain = 46.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 102.039 ; gain = 46.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<19, 10, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'svm' (svm.cpp:52).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<16, 1, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'svm' (svm.cpp:52).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 217.277 ; gain = 161.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 217.277 ; gain = 161.246
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (svm.cpp:52:23) to (svm.cpp:16:26) in function 'svm'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 217.277 ; gain = 161.246
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 217.277 ; gain = 161.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.371 seconds; current allocated memory: 149.008 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 149.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_sitodp_32s_64_6_1' to 'svm_sitodp_32s_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_mac_muladd_11s_11s_19ns_19_1_1' to 'svm_mac_muladd_11g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_mac_muladd_11g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_sitodp_32s_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 150.506 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:47 . Memory (MB): peak = 217.277 ; gain = 161.246
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 46.784 seconds; peak allocated memory: 150.506 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.938 ; gain = 46.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.938 ; gain = 46.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 107.105 ; gain = 51.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 112.980 ; gain = 57.336
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 137.559 ; gain = 81.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 137.559 ; gain = 81.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.756 seconds; current allocated memory: 88.021 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 88.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 89.468 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 151.910 ; gain = 96.266
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 23.398 seconds; peak allocated memory: 89.468 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.715 ; gain = 45.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 101.715 ; gain = 45.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.355 ; gain = 50.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 113.230 ; gain = 56.738
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 137.438 ; gain = 80.945
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 137.961 ; gain = 81.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.2 seconds; current allocated memory: 88.022 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 88.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 89.484 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 151.824 ; gain = 95.332
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 24.356 seconds; peak allocated memory: 89.484 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.625 ; gain = 46.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 101.625 ; gain = 46.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 106.988 ; gain = 51.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 112.898 ; gain = 57.469
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 137.344 ; gain = 81.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 137.344 ; gain = 81.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.124 seconds; current allocated memory: 88.005 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 88.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 89.452 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 151.359 ; gain = 95.930
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 26.812 seconds; peak allocated memory: 89.452 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.785 ; gain = 46.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.785 ; gain = 46.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 107.148 ; gain = 51.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 112.980 ; gain = 57.613
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 137.559 ; gain = 82.191
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Sum_Outter_Loop' (svm.cpp:24:6) in function 'svm' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 137.559 ; gain = 82.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Sum_Inner_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('norm', svm.cpp:32) and 'fadd' operation ('norm', svm.cpp:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('norm', svm.cpp:32) and 'fadd' operation ('norm', svm.cpp:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('norm', svm.cpp:32) and 'fadd' operation ('norm', svm.cpp:32).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('norm', svm.cpp:32) and 'fadd' operation ('norm', svm.cpp:32).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.255 seconds; current allocated memory: 88.206 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 88.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 89.751 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 151.426 ; gain = 96.059
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 24.205 seconds; peak allocated memory: 89.751 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.789 ; gain = 46.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 101.789 ; gain = 46.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 106.930 ; gain = 51.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 113.020 ; gain = 57.449
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 137.645 ; gain = 82.074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 137.645 ; gain = 82.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.621 seconds; current allocated memory: 88.036 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 88.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 89.468 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 152.133 ; gain = 96.562
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 22.308 seconds; peak allocated memory: 89.468 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.832 ; gain = 46.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.832 ; gain = 46.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 106.582 ; gain = 51.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 108.891 ; gain = 53.309
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'Co' in function 'svm' (svm.cpp:66:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 132.504 ; gain = 76.922
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 132.715 ; gain = 77.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.937 seconds; current allocated memory: 84.671 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 85.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/Co' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 86.039 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 135.312 ; gain = 79.730
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 23.601 seconds; peak allocated memory: 86.039 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 101.914 ; gain = 46.191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 101.914 ; gain = 46.191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 106.523 ; gain = 50.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 108.684 ; gain = 52.961
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 133.109 ; gain = 77.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 133.109 ; gain = 77.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.514 seconds; current allocated memory: 84.477 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 84.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_fadd_32ns_32ns_32_5_full_dsp_1' to 'svm_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 85.631 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 135.160 ; gain = 79.438
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 27.237 seconds; peak allocated memory: 85.631 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.156 ; gain = 46.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.156 ; gain = 46.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 106.875 ; gain = 51.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 109.086 ; gain = 53.648
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 133.258 ; gain = 77.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 133.770 ; gain = 78.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (svm.cpp:16): 'SupVec' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (svm.cpp:17): 'Co' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.497 seconds; current allocated memory: 84.647 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 85.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_fadd_32ns_32ns_32_5_full_dsp_1' to 'svm_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 85.761 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 135.242 ; gain = 79.805
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 25.123 seconds; peak allocated memory: 85.761 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
WARNING: [HLS 200-40] In file included from svm.cpp:1:
In file included from svm.cpp:2:
./svm.h:29:8: error: cannot combine with previous 'extern' declaration specifier
extern static vector_t SupVec[1222][18];
       ^
./svm.h:30:8: error: cannot combine with previous 'extern' declaration specifier
extern static coeff_t Co[18];
       ^
In file included from svm.cpp:1:
svm.cpp:9:17: error: static declaration of 'SupVec' follows non-static declaration
static vector_t SupVec[1222][18];
                ^
./svm.h:29:24: note: previous definition is here
extern static vector_t SupVec[1222][18];
                       ^
In file included from svm.cpp:1:
svm.cpp:10:16: error: static declaration of 'Co' follows non-static declaration
static coeff_t Co[18];
               ^
./svm.h:30:23: note: previous definition is here
extern static coeff_t Co[18];
                      ^
4 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from svm.cpp:1:
In file included from svm.cpp:2:
./svm.h:29:8: error: cannot combine with previous 'extern' declaration specifier
extern static vector_t SupVec[1222][18];
       ^
./svm.h:30:8: error: cannot combine with previous 'extern' declaration specifier
extern static coeff_t Co[18];
       ^
In file included from svm.cpp:1:
svm.cpp:9:17: error: static declaration of 'SupVec' follows non-static declaration
static vector_t SupVec[1222][18];
                ^
./svm.h:29:24: note: previous definition is here
extern static vector_t SupVec[1222][18];
                       ^
In file included from svm.cpp:1:
svm.cpp:10:16: error: static declaration of 'Co' follows non-static declaration
static coeff_t Co[18];
               ^
./svm.h:30:23: note: previous definition is here
extern static coeff_t Co[18];
                      ^
4 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.004 ; gain = 46.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.004 ; gain = 46.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 106.707 ; gain = 51.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 109.043 ; gain = 53.578
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 132.797 ; gain = 77.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 132.797 ; gain = 77.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.277 seconds; current allocated memory: 84.594 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 84.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_fadd_32ns_32ns_32_5_full_dsp_1' to 'svm_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 85.696 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 135.336 ; gain = 79.871
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 25.455 seconds; peak allocated memory: 85.696 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 101.945 ; gain = 45.395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 101.945 ; gain = 45.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 106.902 ; gain = 50.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 108.961 ; gain = 52.410
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'Co' in function 'svm' (svm.cpp:70:9).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 133.035 ; gain = 76.484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 133.516 ; gain = 76.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.023 seconds; current allocated memory: 84.671 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 85.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/SupVec' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/Co' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 86.039 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 136.355 ; gain = 79.805
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 25.902 seconds; peak allocated memory: 86.039 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.004 ; gain = 46.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 102.004 ; gain = 46.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.109 ; gain = 51.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.863 ; gain = 57.125
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 137.793 ; gain = 82.055
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 137.793 ; gain = 82.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.741 seconds; current allocated memory: 88.006 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 88.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 89.453 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 152.266 ; gain = 96.527
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 24.716 seconds; peak allocated memory: 89.453 MB.
