// Seed: 4190294433
module module_0 (
    input tri id_0,
    output wor id_1,
    input wand id_2,
    input supply1 id_3
);
  assign id_1 = -1;
  wire id_5;
  parameter id_6 = 1, id_7 = id_6, id_8 = -1, id_9 = id_3;
  assign module_1.id_1 = 0;
  parameter id_10 = id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd57,
    parameter id_6  = 32'd78
) (
    output logic id_0,
    output wire id_1,
    output wand id_2,
    input supply0 id_3,
    output wand id_4,
    input wor id_5,
    input tri1 _id_6,
    input tri0 id_7,
    output tri id_8,
    input tri0 id_9,
    input wand id_10,
    input wand id_11,
    input supply0 id_12,
    input wand _id_13,
    input wire id_14,
    input tri0 id_15,
    output tri0 id_16,
    output supply0 id_17,
    input tri1 id_18,
    input tri1 id_19
);
  wire [id_13 : id_6] id_21;
  logic id_22;
  initial begin : LABEL_0
    id_0 = 1;
  end
  module_0 modCall_1 (
      id_15,
      id_1,
      id_5,
      id_3
  );
endmodule
