Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jan 29 11:05:58 2023
| Host         : r7cad-tsmc40r running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
| Design       : ember_fpga_wrapper
| Device       : xc7k325t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   206 |
|    Minimum number of control sets                        |   206 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   506 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   206 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     4 |
| >= 16              |   114 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1151 |          319 |
| No           | No                    | Yes                    |             149 |           48 |
| No           | Yes                   | No                     |             514 |          156 |
| Yes          | No                    | No                     |            1289 |          338 |
| Yes          | No                    | Yes                    |              82 |           20 |
| Yes          | Yes                   | No                     |            1781 |          752 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                             | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |         1.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                           | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |         1.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                           | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |         1.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                  | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                             |                1 |              4 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/axi_wr_done_reg_0[0]                                                                                                                                                                          | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/E[0]                                                                                                                                                                                           | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                            | ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                              | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                           |                1 |              4 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                           | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                               | ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                                          | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                1 |              5 |         5.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_2                                                                                                                                                                                          | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                1 |              5 |         5.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/state[5]_i_1_n_0                                                                                                                                                                              | ember_fpga_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/SR[0]                                                                                                                                                                        |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | ember_fpga_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                           | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                1 |              6 |         6.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                               |                2 |              6 |         3.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                         |                1 |              7 |         7.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                  | ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                 |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0[0]                                                                                                                                         |                2 |              7 |         3.50 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                2 |              7 |         3.50 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                     | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                      |                2 |              7 |         3.50 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                     | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                |                2 |              9 |         4.50 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                2 |              9 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                       | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                   |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                       | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                3 |             10 |         3.33 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/current_state_reg[0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                   | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                2 |             11 |         5.50 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                   | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                2 |             11 |         5.50 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                              | ember_fpga_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/SR[0]                                                                                                                                                                        |                3 |             11 |         3.67 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                              | ember_fpga_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/SR[0]                                                                                                                                                                        |                2 |             11 |         5.50 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                           |                3 |             11 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                   | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                4 |             12 |         3.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             14 |         2.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                           |                6 |             14 |         2.33 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                           | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                2 |             15 |         7.50 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                           | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |                3 |             15 |         5.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |                6 |             16 |         2.67 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                           |                7 |             16 |         2.29 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                              | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |                4 |             16 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                    | ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                   |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_1[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/ram_wr_en                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                7 |             26 |         3.71 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                8 |             26 |         3.25 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                8 |             28 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                9 |             29 |         3.22 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_1[0]                                                                                                                                    | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               12 |             31 |         2.58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_22[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               14 |             32 |         2.29 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_8[0]                                                                                                                                                         | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               27 |             32 |         1.19 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_15[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               10 |             32 |         3.20 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_18[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               14 |             32 |         2.29 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_19[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               15 |             32 |         2.13 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_2[0]                                                                                                                                                         | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               16 |             32 |         2.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_20[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               18 |             32 |         1.78 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_21[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               15 |             32 |         2.13 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                               |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_1[0]                                                                                                                                                         | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               11 |             32 |         2.91 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_23[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               19 |             32 |         1.68 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_24[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               16 |             32 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |         3.56 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                           |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                               |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_26[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               13 |             32 |         2.46 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_9[0]                                                                                                                                                         | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               13 |             32 |         2.46 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8][0]                                                                                                                                                           | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |                9 |             32 |         3.56 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_0[0]                                                                                                                                                         | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               19 |             32 |         1.68 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_10[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               23 |             32 |         1.39 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_11[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               15 |             32 |         2.13 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_12[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               23 |             32 |         1.39 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_13[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               19 |             32 |         1.68 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_14[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               16 |             32 |         2.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_16[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               17 |             32 |         1.88 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_25[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               13 |             32 |         2.46 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_28[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               20 |             32 |         1.60 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_29[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               20 |             32 |         1.60 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                             | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |                7 |             32 |         4.57 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_17[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               18 |             32 |         1.78 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_7[0]                                                                                                                                                         | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               21 |             32 |         1.52 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_27[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               16 |             32 |         2.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                              | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |               10 |             32 |         3.20 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_3[0]                                                                                                                                                         | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               15 |             32 |         2.13 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_6[0]                                                                                                                                                         | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               22 |             32 |         1.45 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                                 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |                6 |             32 |         5.33 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_5[0]                                                                                                                                                         | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               22 |             32 |         1.45 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_4[0]                                                                                                                                                         | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               14 |             32 |         2.29 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_30[0]                                                                                                                                                        | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                  |               25 |             32 |         1.28 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                               | ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |               20 |             33 |         1.65 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |         3.78 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                            |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                              |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                     |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                                     |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |               16 |             45 |         2.81 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             47 |         2.61 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/SR[0]                                                                                                                                                                        |               17 |             54 |         3.18 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                              |               16 |             54 |         3.38 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |               17 |             64 |         3.76 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                              | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                      |               15 |             64 |         4.27 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             65 |         2.83 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          | ember_fpga_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                 |               12 |             68 |         5.67 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               75 |            353 |         4.71 |
|  ember_fpga_i/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              297 |           1140 |         3.84 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


