\doxysection{srsran\+::pusch\+\_\+processor\+::pdu\+\_\+t Struct Reference}
\hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t}{}\label{structsrsran_1_1pusch__processor_1_1pdu__t}\index{srsran::pusch\_processor::pdu\_t@{srsran::pusch\_processor::pdu\_t}}


Describes the PUSCH processing parameters.  




{\ttfamily \#include $<$pusch\+\_\+processor.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a99914e104954de67a825ddb48a0d93bc}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a99914e104954de67a825ddb48a0d93bc} 
\mbox{\hyperlink{classsrsran_1_1optional}{optional}}$<$ \mbox{\hyperlink{classsrsran_1_1pusch__context}{pusch\+\_\+context}} $>$ {\bfseries context}
\begin{DoxyCompactList}\small\item\em Context information. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a3ade5719967497a068985e795b8adfa2}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a3ade5719967497a068985e795b8adfa2} 
\mbox{\hyperlink{classsrsran_1_1slot__point}{slot\+\_\+point}} {\bfseries slot}
\begin{DoxyCompactList}\small\item\em Indicates the slot and numerology. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a2c8dcd75bd3e6926c40c7c9883dbb3b9}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a2c8dcd75bd3e6926c40c7c9883dbb3b9} 
uint16\+\_\+t {\bfseries rnti}
\begin{DoxyCompactList}\small\item\em Provides $n_{RNTI}$ from TS 38.\+211 section 6.\+3.\+1.\+1 Scrambling. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a1f1a3089e6d38d399439cc6a71d12d84}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a1f1a3089e6d38d399439cc6a71d12d84} 
unsigned {\bfseries bwp\+\_\+size\+\_\+rb}
\begin{DoxyCompactList}\small\item\em Number of contiguous PRBs allocated to the BWP \{1...275\}. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a1a74c1abf3da901caa852d7d0ac4b669}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a1a74c1abf3da901caa852d7d0ac4b669} 
unsigned {\bfseries bwp\+\_\+start\+\_\+rb}
\begin{DoxyCompactList}\small\item\em BWP start RB index from reference CRB \{0...274\}. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_af401e2120f3f52955bca6276898d6a3a}\label{structsrsran_1_1pusch__processor_1_1pdu__t_af401e2120f3f52955bca6276898d6a3a} 
\mbox{\hyperlink{classsrsran_1_1cyclic__prefix}{cyclic\+\_\+prefix}} {\bfseries cp}
\begin{DoxyCompactList}\small\item\em Cyclic prefix type. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a0454574a99a8889411c40191ee81f4ac}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a0454574a99a8889411c40191ee81f4ac} 
\mbox{\hyperlink{structsrsran_1_1sch__mcs__description}{sch\+\_\+mcs\+\_\+description}} {\bfseries mcs\+\_\+descr}
\begin{DoxyCompactList}\small\item\em Modulation and coding scheme. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_aef88c55197880ee537954432f33a1015}\label{structsrsran_1_1pusch__processor_1_1pdu__t_aef88c55197880ee537954432f33a1015} 
\mbox{\hyperlink{classsrsran_1_1optional}{optional}}$<$ \mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1codeword__description}{codeword\+\_\+description}} $>$ {\bfseries codeword}
\begin{DoxyCompactList}\small\item\em Provides codeword description if present. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a620baa5ce62f96112fe917bbbadf2a23}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a620baa5ce62f96112fe917bbbadf2a23} 
\mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1uci__description}{uci\+\_\+description}} {\bfseries uci}
\begin{DoxyCompactList}\small\item\em Uplink control information parameters. \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a95f201467e4892f7b4f63d1a7b2afb79}{n\+\_\+id}}
\begin{DoxyCompactList}\small\item\em Parameter $n_{ID}$ from TS 38.\+211 section 6.\+3.\+1.\+1. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a272c53853217adbede1db7f309a47eea}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a272c53853217adbede1db7f309a47eea} 
unsigned {\bfseries nof\+\_\+tx\+\_\+layers}
\begin{DoxyCompactList}\small\item\em Number of transmission layers as per TS38.\+211 Section 6.\+3.\+1.\+3. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_ae4dc64d23fd9ad6371191f39e462e89f}\label{structsrsran_1_1pusch__processor_1_1pdu__t_ae4dc64d23fd9ad6371191f39e462e89f} 
\mbox{\hyperlink{classsrsran_1_1static__vector}{static\+\_\+vector}}$<$ uint8\+\_\+t, MAX\+\_\+\+PORTS $>$ {\bfseries rx\+\_\+ports}
\begin{DoxyCompactList}\small\item\em Port indexes the PUSCH reception is mapped to. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a2cc98050597bc516571d1a35fa699719}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a2cc98050597bc516571d1a35fa699719} 
\mbox{\hyperlink{classsrsran_1_1symbol__slot__mask}{symbol\+\_\+slot\+\_\+mask}} {\bfseries dmrs\+\_\+symbol\+\_\+mask}
\begin{DoxyCompactList}\small\item\em Indicates which symbol in the slot transmit DMRS. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a454ac5192a8414cff363524cb2787480}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a454ac5192a8414cff363524cb2787480} 
\mbox{\hyperlink{classsrsran_1_1dmrs__type}{dmrs\+\_\+type}} {\bfseries dmrs}
\begin{DoxyCompactList}\small\item\em Indicates the DMRS type. \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_aa5694a5649abd83e58e9672717311610}{scrambling\+\_\+id}}
\begin{DoxyCompactList}\small\item\em Parameter $N^{n_{SCID}}_{ID}$ TS 38.\+211 section 6.\+4.\+1.\+1.\+1. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a834ed2b7b49459d339d410c5fa27e787}{n\+\_\+scid}}
\begin{DoxyCompactList}\small\item\em Parameter $n_{SCID}$ from TS 38.\+211 section 6.\+4.\+1.\+1.\+1. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a4eb8e6f9a2baa516bcb65cb804ddb22d}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a4eb8e6f9a2baa516bcb65cb804ddb22d} 
unsigned {\bfseries nof\+\_\+cdm\+\_\+groups\+\_\+without\+\_\+data}
\begin{DoxyCompactList}\small\item\em Number of DMRS CDM groups without data. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a236d431582b3c7dc66ecb8d23616d18b}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a236d431582b3c7dc66ecb8d23616d18b} 
\mbox{\hyperlink{classsrsran_1_1rb__allocation}{rb\+\_\+allocation}} {\bfseries freq\+\_\+alloc}
\begin{DoxyCompactList}\small\item\em Frequency domain allocation. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_afef6d73c420312a20e483b5cc991221d}\label{structsrsran_1_1pusch__processor_1_1pdu__t_afef6d73c420312a20e483b5cc991221d} 
unsigned {\bfseries start\+\_\+symbol\+\_\+index}
\begin{DoxyCompactList}\small\item\em Time domain allocation start symbol index (0...12). \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a0cb866eb0a851aa8cf696ff3688079f8}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a0cb866eb0a851aa8cf696ff3688079f8} 
unsigned {\bfseries nof\+\_\+symbols}
\begin{DoxyCompactList}\small\item\em Time domain allocation number of symbols (1...14). \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_ae985ac826524aa7310143a2540cad0b5}{tbs\+\_\+lbrm\+\_\+bytes}}
\begin{DoxyCompactList}\small\item\em Limits codeblock encoding circular buffer in bytes. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classsrsran_1_1optional}{optional}}$<$ unsigned $>$ \mbox{\hyperlink{structsrsran_1_1pusch__processor_1_1pdu__t_a076a68b25ab263b4ae141dd724b6ef08}{dc\+\_\+position}}
\begin{DoxyCompactList}\small\item\em Direct current position. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Describes the PUSCH processing parameters. 

For a valid PUSCH transmission the codeword, the UCI information or both must be present. 

\doxysubsection{Member Data Documentation}
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a076a68b25ab263b4ae141dd724b6ef08}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a076a68b25ab263b4ae141dd724b6ef08} 
\index{srsran::pusch\_processor::pdu\_t@{srsran::pusch\_processor::pdu\_t}!dc\_position@{dc\_position}}
\index{dc\_position@{dc\_position}!srsran::pusch\_processor::pdu\_t@{srsran::pusch\_processor::pdu\_t}}
\doxysubsubsection{\texorpdfstring{dc\_position}{dc\_position}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsrsran_1_1optional}{optional}}$<$unsigned$>$ srsran\+::pusch\+\_\+processor\+::pdu\+\_\+t\+::dc\+\_\+position}



Direct current position. 

Sets the direct current position relative to Point A. \begin{DoxyRemark}{Remarks}
An assertion is triggered if the DC position is not within the resource grid. 
\end{DoxyRemark}
\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a95f201467e4892f7b4f63d1a7b2afb79}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a95f201467e4892f7b4f63d1a7b2afb79} 
\index{srsran::pusch\_processor::pdu\_t@{srsran::pusch\_processor::pdu\_t}!n\_id@{n\_id}}
\index{n\_id@{n\_id}!srsran::pusch\_processor::pdu\_t@{srsran::pusch\_processor::pdu\_t}}
\doxysubsubsection{\texorpdfstring{n\_id}{n\_id}}
{\footnotesize\ttfamily unsigned srsran\+::pusch\+\_\+processor\+::pdu\+\_\+t\+::n\+\_\+id}



Parameter $n_{ID}$ from TS 38.\+211 section 6.\+3.\+1.\+1. 

It is equal to\+:
\begin{DoxyItemize}
\item \{0...1023\} if the higher-\/layer parameter data\+Scrambling\+Identity\+PUSCH if configured,
\item $N^{cell}_{ID}$ otherwise. 
\end{DoxyItemize}\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_a834ed2b7b49459d339d410c5fa27e787}\label{structsrsran_1_1pusch__processor_1_1pdu__t_a834ed2b7b49459d339d410c5fa27e787} 
\index{srsran::pusch\_processor::pdu\_t@{srsran::pusch\_processor::pdu\_t}!n\_scid@{n\_scid}}
\index{n\_scid@{n\_scid}!srsran::pusch\_processor::pdu\_t@{srsran::pusch\_processor::pdu\_t}}
\doxysubsubsection{\texorpdfstring{n\_scid}{n\_scid}}
{\footnotesize\ttfamily bool srsran\+::pusch\+\_\+processor\+::pdu\+\_\+t\+::n\+\_\+scid}



Parameter $n_{SCID}$ from TS 38.\+211 section 6.\+4.\+1.\+1.\+1. 

It is equal to\+:
\begin{DoxyItemize}
\item {\ttfamily true} or {\ttfamily false} according DM-\/\+RS sequence initialization field, in the DCI associated with the PUSCH transmission if DCI format 0\+\_\+1 is used,
\item {\ttfamily false} otherwise. 
\end{DoxyItemize}\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_aa5694a5649abd83e58e9672717311610}\label{structsrsran_1_1pusch__processor_1_1pdu__t_aa5694a5649abd83e58e9672717311610} 
\index{srsran::pusch\_processor::pdu\_t@{srsran::pusch\_processor::pdu\_t}!scrambling\_id@{scrambling\_id}}
\index{scrambling\_id@{scrambling\_id}!srsran::pusch\_processor::pdu\_t@{srsran::pusch\_processor::pdu\_t}}
\doxysubsubsection{\texorpdfstring{scrambling\_id}{scrambling\_id}}
{\footnotesize\ttfamily unsigned srsran\+::pusch\+\_\+processor\+::pdu\+\_\+t\+::scrambling\+\_\+id}



Parameter $N^{n_{SCID}}_{ID}$ TS 38.\+211 section 6.\+4.\+1.\+1.\+1. 

It is equal to\+:
\begin{DoxyItemize}
\item \{0,1, â€¦ ,65535\} given by the higher-\/layer parameters scrambling\+ID0 and scrambling\+ID1,
\item $N^{cell}_{ID}$ otherwise. 
\end{DoxyItemize}\Hypertarget{structsrsran_1_1pusch__processor_1_1pdu__t_ae985ac826524aa7310143a2540cad0b5}\label{structsrsran_1_1pusch__processor_1_1pdu__t_ae985ac826524aa7310143a2540cad0b5} 
\index{srsran::pusch\_processor::pdu\_t@{srsran::pusch\_processor::pdu\_t}!tbs\_lbrm\_bytes@{tbs\_lbrm\_bytes}}
\index{tbs\_lbrm\_bytes@{tbs\_lbrm\_bytes}!srsran::pusch\_processor::pdu\_t@{srsran::pusch\_processor::pdu\_t}}
\doxysubsubsection{\texorpdfstring{tbs\_lbrm\_bytes}{tbs\_lbrm\_bytes}}
{\footnotesize\ttfamily unsigned srsran\+::pusch\+\_\+processor\+::pdu\+\_\+t\+::tbs\+\_\+lbrm\+\_\+bytes}



Limits codeblock encoding circular buffer in bytes. 

Parameter $TBS_{LBRM}$ from 3GPP TS 38.\+212 section 5.\+4.\+2.\+1, for computing the size of the circular buffer. \begin{DoxyRemark}{Remarks}
Use {\ttfamily  ldpc\+::\+MAX\+\_\+\+CODEBLOCK\+\_\+\+SIZE / 8 } for maximum length. 

Zero is reserved. 
\end{DoxyRemark}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/channel\+\_\+processors/pusch/pusch\+\_\+processor.\+h\end{DoxyCompactItemize}
