============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 05 2023  03:43:33 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (275 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    1800            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1900          100     
                                              
      Output Delay:-    -300                  
       Uncertainty:-     160                  
     Required Time:=    2040                  
      Launch Clock:-     100                  
         Data Path:-    1665                  
             Slack:=     275                  

Exceptions/Constraints:
  output_delay             -300            ou_del_18_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -     100   400     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    207     307    70      4    4.3  DFFARX1_RVT wptr_full/wfull_reg/QN  
     63     370    71      2   22.8  INVX4_RVT   wptr_full/g4534/Y       
   1394    1765   886      1 1433.8  D8I1025_NS  io_t_wfull/PADIO        
      0    1765     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved

