$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 32 # src1 [31:0] $end
  $var wire 32 $ src2 [31:0] $end
  $var wire 32 % result [31:0] $end
  $scope module Adder $end
   $var wire 32 # src1 [31:0] $end
   $var wire 32 $ src2 [31:0] $end
   $var wire 32 % result [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
#1
b00000000000000000000000000000001 #
b00000000000000000000000000000001 $
b00000000000000000000000000000010 %
#2
b00000000000000000000000000001010 #
b00000000000000000000000000000101 $
b00000000000000000000000000001111 %
#3
b11111111111111111111111111111111 #
b00000000000000000000000000000001 $
b00000000000000000000000000000000 %
#4
b01111111111111111111111111111111 #
b10000000000000000000000000000000 %
#5
b10000000000000000000000000000000 #
b11111111111111111111111111111111 $
b01111111111111111111111111111111 %
#6
b00010010001101000101011001111000 #
b10011010101111001101111011110000 $
b10101100111100010011010101101000 %
#7
b00000000000000000000000000000001 #
b11111111111111111111111111111110 $
b11111111111111111111111111111111 %
#8
b10101010101010101010101010101010 #
b01010101010101010101010101010101 $
#9
b11011110101011011011111011101111 #
b00000000000000000000000000000001 $
b11011110101011011011111011110000 %
