* Z:\mnt\design.r\spice\examples\4231-1.asc
M§Q1 N001 N004 N002 N002 Si7164DP
C1 OUT 0 220µ
R1 N001 IN 22.5m
C2 N010 0 180n
R2 IN N005 1020K
R3 N005 N007 1.65K
R4 N007 N008 4.22K
R5 N008 N009 32.4K
V1 IN 0 PWL(0 0 1u 24)
S1 0 OUT N003 0 SLD
V2 N003 0 PULSE(0 1 100m 100n 100n 10m 1000m)
XU1 N001 IN IN N005 N007 N008 N009 0 N006 N010 N002 N004 LTC4231-1
R6 OUT N006 20K
M§Q2 OUT N004 N002 N002 SI5410DU
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 700m
.model SLD SW(Ron=1 Roff=1K Vt=.5 Vh=-.3)
.lib LTC4231-1.sub
.backanno
.end
