// Generated by CIRCT unknown git version
module cr_iu_special(	// file.cleaned.mlir:2:3
  input        cp0_iu_cache_inv_done,	// file.cleaned.mlir:2:31
               ctrl_special_ex_data_sel,	// file.cleaned.mlir:2:63
               ctrl_special_ex_sel,	// file.cleaned.mlir:2:98
  input  [4:0] ctrl_special_expt_vec,	// file.cleaned.mlir:2:128
  input        ctrl_special_expt_vld,	// file.cleaned.mlir:2:160
               decd_special_fencei,	// file.cleaned.mlir:2:192
               decd_special_icall,	// file.cleaned.mlir:2:222
               decd_special_icpa,	// file.cleaned.mlir:2:251
               wb_special_st_uncmplt,	// file.cleaned.mlir:2:279
  output       special_ctrl_stall,	// file.cleaned.mlir:2:312
               special_ctrl_stall_noinput,	// file.cleaned.mlir:2:341
               special_pcgen_chgflw_vld,	// file.cleaned.mlir:2:378
  output [4:0] special_rbus_expt_vec,	// file.cleaned.mlir:2:413
  output       special_rbus_expt_vld,	// file.cleaned.mlir:2:445
               special_rbus_flush,	// file.cleaned.mlir:2:477
               special_rbus_req,	// file.cleaned.mlir:2:506
               special_retire_inst_wsc	// file.cleaned.mlir:2:533
);

  wire _GEN = decd_special_fencei | decd_special_icall | decd_special_icpa;	// file.cleaned.mlir:5:10
  wire special_stall = _GEN & (wb_special_st_uncmplt | ~cp0_iu_cache_inv_done);	// file.cleaned.mlir:5:10, :6:10, :7:10, :8:10
  wire _GEN_0 =
    ctrl_special_ex_sel & _GEN & ~wb_special_st_uncmplt & cp0_iu_cache_inv_done;	// file.cleaned.mlir:5:10, :9:10, :12:10
  assign special_ctrl_stall = ctrl_special_ex_data_sel & special_stall;	// file.cleaned.mlir:8:10, :14:10, :16:5
  assign special_ctrl_stall_noinput = ctrl_special_ex_data_sel & _GEN;	// file.cleaned.mlir:5:10, :15:11, :16:5
  assign special_pcgen_chgflw_vld = _GEN_0;	// file.cleaned.mlir:12:10, :16:5
  assign special_rbus_expt_vec = ctrl_special_expt_vec;	// file.cleaned.mlir:16:5
  assign special_rbus_expt_vld = ctrl_special_ex_sel & ctrl_special_expt_vld;	// file.cleaned.mlir:13:10, :16:5
  assign special_rbus_flush = _GEN_0;	// file.cleaned.mlir:12:10, :16:5
  assign special_rbus_req = ctrl_special_ex_sel & ~special_stall;	// file.cleaned.mlir:8:10, :10:10, :11:10, :16:5
  assign special_retire_inst_wsc = 1'h0;	// file.cleaned.mlir:4:14, :16:5
endmodule

