TimeQuest Timing Analyzer report for radioberry-10CL016
Sat Sep 15 10:32:17 2018
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 15. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 16. Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 17. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 18. Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'
 19. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 20. Slow 1200mV 85C Model Setup: 'spi_ce0'
 21. Slow 1200mV 85C Model Setup: 'spi_ce1'
 22. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Hold: 'spi_ce1'
 25. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 26. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 29. Slow 1200mV 85C Model Hold: 'spi_ce0'
 30. Slow 1200mV 85C Model Hold: 'spi_sck'
 31. Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 32. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 33. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 34. Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'
 35. Slow 1200mV 85C Model Recovery: 'spi_sck'
 36. Slow 1200mV 85C Model Recovery: 'clk_10mhz'
 37. Slow 1200mV 85C Model Removal: 'spi_sck'
 38. Slow 1200mV 85C Model Removal: 'clk_10mhz'
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 47. Slow 1200mV 0C Model Setup: 'spi_sck'
 48. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 49. Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 50. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 51. Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 52. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 53. Slow 1200mV 0C Model Setup: 'spi_ce0'
 54. Slow 1200mV 0C Model Setup: 'spi_ce1'
 55. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 0C Model Hold: 'spi_ce1'
 58. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 59. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 61. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 62. Slow 1200mV 0C Model Hold: 'spi_ce0'
 63. Slow 1200mV 0C Model Hold: 'spi_sck'
 64. Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 65. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 66. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 67. Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'
 68. Slow 1200mV 0C Model Recovery: 'spi_sck'
 69. Slow 1200mV 0C Model Recovery: 'clk_10mhz'
 70. Slow 1200mV 0C Model Removal: 'spi_sck'
 71. Slow 1200mV 0C Model Removal: 'clk_10mhz'
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'spi_sck'
 79. Fast 1200mV 0C Model Setup: 'ad9866_clk'
 80. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 81. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 82. Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'
 83. Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'
 84. Fast 1200mV 0C Model Setup: 'clk_10mhz'
 85. Fast 1200mV 0C Model Setup: 'spi_ce0'
 86. Fast 1200mV 0C Model Setup: 'spi_ce1'
 87. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 89. Fast 1200mV 0C Model Hold: 'spi_ce1'
 90. Fast 1200mV 0C Model Hold: 'ad9866_clk'
 91. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'spi_ce0'
 93. Fast 1200mV 0C Model Hold: 'spi_sck'
 94. Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'
 95. Fast 1200mV 0C Model Hold: 'clk_10mhz'
 96. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 97. Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'
 98. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 99. Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'
100. Fast 1200mV 0C Model Recovery: 'spi_sck'
101. Fast 1200mV 0C Model Recovery: 'clk_10mhz'
102. Fast 1200mV 0C Model Removal: 'spi_sck'
103. Fast 1200mV 0C Model Removal: 'clk_10mhz'
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths Summary
118. Clock Status Summary
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                 ;
; Revision Name         ; radioberry-10CL016                                  ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YE144C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; rtl/radioberry.sdc ; OK     ; Sat Sep 15 10:32:06 2018 ;
+--------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; 10.000    ; 100.0 MHz ; 0.000 ; 5.000     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866:ad9866_inst|dut1_pc[0] }                               ;
; ad9866_clk                                                  ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_clk }                                                  ;
; ad9866_rxclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_rxclk }                                                ;
; ad9866_txclk                                                ; Base      ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { ad9866_txclk }                                                ;
; clk_10mhz                                                   ; Base      ; 100.000   ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { clk_10mhz }                                                   ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5208.333  ; 0.19 MHz  ; 0.000 ; 2604.166  ; 50.00      ; 625       ; 12          ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 33333.333 ; 0.03 MHz  ; 0.000 ; 16666.666 ; 50.00      ; 1000      ; 3           ;       ;        ;           ;            ; false    ; clk_10mhz ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; spi_ce0                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[0] }                                                   ;
; spi_ce1                                                     ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_ce[1] }                                                   ;
; spi_sck                                                     ; Base      ; 64.000    ; 15.63 MHz ; 0.000 ; 32.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_sck }                                                     ;
; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx2_inst|done }                           ;
; spi_slave:spi_slave_rx_inst|done                            ; Base      ; 2500.000  ; 0.4 MHz   ; 0.000 ; 1250.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { spi_slave:spi_slave_rx_inst|done }                            ;
; virt_ad9866_clk                                             ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_rxclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
; virt_ad9866_txclk                                           ; Virtual   ; 13.020    ; 76.8 MHz  ; 0.000 ; 6.510     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 41.45 MHz  ; 41.45 MHz       ; spi_sck                                                     ;                                                   ;
; 96.22 MHz  ; 96.22 MHz       ; ad9866_clk                                                  ;                                                   ;
; 103.0 MHz  ; 103.0 MHz       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 104.74 MHz ; 104.74 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 135.12 MHz ; 135.12 MHz      ; clk_10mhz                                                   ;                                                   ;
; 140.57 MHz ; 140.57 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 197.86 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 211.1 MHz  ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.391     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.612     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.851     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.443     ; 0.000         ;
; ad9866_clk                                                  ; 2.627     ; 0.000         ;
; virt_ad9866_txclk                                           ; 3.249     ; 0.000         ;
; clk_10mhz                                                   ; 92.599    ; 0.000         ;
; spi_ce0                                                     ; 2494.946  ; 0.000         ;
; spi_ce1                                                     ; 2495.263  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.393  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33323.624 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_ce1                                                     ; 0.310  ; 0.000         ;
; clk_10mhz                                                   ; 0.454  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.455  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.455  ; 0.000         ;
; ad9866_clk                                                  ; 0.474  ; 0.000         ;
; spi_ce0                                                     ; 0.475  ; 0.000         ;
; spi_sck                                                     ; 0.475  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.764  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.012  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.174  ; 0.000         ;
; virt_ad9866_txclk                                           ; 13.228 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; spi_sck   ; 0.212  ; 0.000             ;
; clk_10mhz ; 96.030 ; 0.000             ;
+-----------+--------+-------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-----------+-------+-------------------+
; Clock     ; Slack ; End Point TNS     ;
+-----------+-------+-------------------+
; spi_sck   ; 2.028 ; 0.000             ;
; clk_10mhz ; 3.123 ; 0.000             ;
+-----------+-------+-------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.366     ; 0.000         ;
; ad9866_clk                                                  ; 5.763     ; 0.000         ;
; spi_sck                                                     ; 31.543    ; 0.000         ;
; clk_10mhz                                                   ; 49.555    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.342  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.368  ; 0.000         ;
; spi_ce0                                                     ; 1249.476  ; 0.000         ;
; spi_ce1                                                     ; 1249.498  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.371  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.871 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                           ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.899      ; 4.499      ;
; 0.391 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.899      ; 4.499      ;
; 0.391 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.899      ; 4.499      ;
; 0.391 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.899      ; 4.499      ;
; 0.391 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.899      ; 4.499      ;
; 0.391 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.899      ; 4.499      ;
; 0.391 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.899      ; 4.499      ;
; 0.396 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 3.684      ; 5.279      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.451 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.682      ;
; 0.469 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.557      ; 5.079      ;
; 0.469 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.557      ; 5.079      ;
; 0.469 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.557      ; 5.079      ;
; 0.469 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.557      ; 5.079      ;
; 0.469 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.557      ; 5.079      ;
; 0.469 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.557      ; 5.079      ;
; 0.469 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.557      ; 5.079      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.473 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.386      ; 5.904      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.509 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.284      ; 4.766      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.736      ; 5.191      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.736      ; 5.191      ;
; 0.536 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.736      ; 5.191      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.547 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.656      ; 5.100      ;
; 0.559 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.337      ; 4.769      ;
; 0.559 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.337      ; 4.769      ;
; 0.559 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.337      ; 4.769      ;
; 0.559 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.337      ; 4.769      ;
; 0.559 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.337      ; 4.769      ;
; 0.559 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.337      ; 4.769      ;
; 0.559 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.337      ; 4.769      ;
; 0.559 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.337      ; 4.769      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.569 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.142      ; 5.564      ;
; 0.573 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.278      ; 5.696      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.612 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.880     ; 2.250      ;
; 0.616 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.881     ; 2.245      ;
; 0.656 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.881     ; 2.205      ;
; 0.656 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.881     ; 2.205      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.880     ; 2.194      ;
; 0.692 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.556     ; 2.494      ;
; 0.705 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.557     ; 2.480      ;
; 0.706 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.557     ; 2.479      ;
; 0.710 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 2.529      ;
; 0.729 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.511      ;
; 0.731 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.557     ; 2.454      ;
; 0.746 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.881     ; 2.115      ;
; 0.780 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.460      ;
; 0.782 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.458      ;
; 0.794 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.446      ;
; 0.819 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.506      ;
; 0.821 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.419      ;
; 0.843 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.876     ; 2.023      ;
; 0.847 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.412     ; 2.483      ;
; 0.851 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.474      ;
; 0.855 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.470      ;
; 0.857 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.468      ;
; 0.858 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.412     ; 2.472      ;
; 0.860 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.380      ;
; 0.877 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.448      ;
; 0.878 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.447      ;
; 0.882 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.443      ;
; 0.883 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.442      ;
; 0.887 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.438      ;
; 0.888 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.437      ;
; 0.888 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.352      ;
; 0.892 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.433      ;
; 0.894 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.431      ;
; 0.908 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.417      ;
; 0.911 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.781     ; 2.299      ;
; 0.917 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.408      ;
; 0.928 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.397      ;
; 0.929 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.396      ;
; 0.929 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.396      ;
; 0.930 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.395      ;
; 0.930 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.395      ;
; 0.933 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.392      ;
; 0.935 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.390      ;
; 0.938 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.387      ;
; 0.941 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.384      ;
; 0.944 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 2.295      ;
; 0.957 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.368      ;
; 0.996 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.557     ; 2.189      ;
; 1.003 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.322      ;
; 1.003 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.688     ; 2.300      ;
; 1.029 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.688     ; 2.274      ;
; 1.048 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.552     ; 2.142      ;
; 1.053 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.781     ; 2.157      ;
; 1.057 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.183      ;
; 1.086 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.688     ; 2.217      ;
; 1.089 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.556     ; 2.097      ;
; 1.105 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 2.135      ;
; 1.116 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.879     ; 1.747      ;
; 1.129 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.688     ; 2.174      ;
; 1.146 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 2.093      ;
; 1.154 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.171      ;
; 1.154 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 2.085      ;
; 1.156 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 2.083      ;
; 1.158 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 2.081      ;
; 1.159 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.557     ; 2.026      ;
; 1.161 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.557     ; 2.024      ;
; 1.162 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.501     ; 2.079      ;
; 1.174 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 2.065      ;
; 1.174 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.874     ; 1.694      ;
; 1.181 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.501     ; 2.060      ;
; 1.182 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.878     ; 1.682      ;
; 1.185 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.414     ; 2.143      ;
; 1.185 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.879     ; 1.678      ;
; 1.191 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.414     ; 2.137      ;
; 1.193 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 2.046      ;
; 1.197 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.417     ; 2.128      ;
; 1.203 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.501     ; 2.038      ;
; 1.204 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.412     ; 2.126      ;
; 1.209 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 2.030      ;
; 1.215 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.501     ; 2.026      ;
; 1.217 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.414     ; 2.111      ;
; 1.222 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.412     ; 2.108      ;
; 1.222 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.501     ; 2.019      ;
; 1.222 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.420     ; 2.100      ;
; 1.235 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.412     ; 2.095      ;
; 1.235 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.414     ; 2.093      ;
; 1.239 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 2.000      ;
; 1.241 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 1.998      ;
; 1.241 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.503     ; 1.998      ;
; 1.241 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.414     ; 2.087      ;
; 1.245 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.502     ; 1.995      ;
; 1.249 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.414     ; 2.079      ;
; 1.250 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.412     ; 2.080      ;
; 1.259 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.414     ; 2.069      ;
; 1.266 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.420     ; 2.056      ;
; 1.270 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.412     ; 2.060      ;
; 1.283 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.414     ; 2.045      ;
; 1.285 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.414     ; 2.043      ;
; 1.286 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.412     ; 2.044      ;
; 1.288 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.414     ; 2.040      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.851 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.731     ; 2.409      ;
; 0.854 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.731     ; 2.406      ;
; 0.946 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.731     ; 2.314      ;
; 0.947 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.356     ; 2.688      ;
; 0.959 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.689     ; 2.343      ;
; 0.961 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.689     ; 2.341      ;
; 0.983 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.900     ; 1.859      ;
; 1.040 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.844      ;
; 1.046 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.838      ;
; 1.050 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.900     ; 1.792      ;
; 1.053 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.503     ; 2.186      ;
; 1.062 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.361     ; 2.568      ;
; 1.070 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.503     ; 2.169      ;
; 1.072 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.812      ;
; 1.093 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.900     ; 1.749      ;
; 1.095 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.356     ; 2.540      ;
; 1.096 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.870     ; 1.776      ;
; 1.102 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.503     ; 2.137      ;
; 1.112 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.363     ; 2.516      ;
; 1.124 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.900     ; 1.718      ;
; 1.124 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.361     ; 2.506      ;
; 1.132 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.819     ; 1.791      ;
; 1.138 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.503     ; 2.101      ;
; 1.159 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.725      ;
; 1.166 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.526     ; 2.050      ;
; 1.176 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.832     ; 1.734      ;
; 1.177 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.707      ;
; 1.181 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.526     ; 2.035      ;
; 1.185 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.699      ;
; 1.185 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.819     ; 1.738      ;
; 1.189 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.530     ; 2.023      ;
; 1.195 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.526     ; 2.021      ;
; 1.203 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.526     ; 2.013      ;
; 1.203 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.530     ; 2.009      ;
; 1.206 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.526     ; 2.010      ;
; 1.215 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.819     ; 1.708      ;
; 1.219 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.503     ; 2.020      ;
; 1.224 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.226     ; 2.541      ;
; 1.235 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.762     ; 1.745      ;
; 1.237 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 2.098      ;
; 1.261 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.207     ; 2.523      ;
; 1.263 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.621      ;
; 1.303 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.334     ; 2.354      ;
; 1.306 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.678     ; 2.007      ;
; 1.307 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; tx_iq[5]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.678     ; 2.006      ;
; 1.311 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.691     ; 1.989      ;
; 1.323 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.226     ; 2.442      ;
; 1.327 ; spi_slave:spi_slave_rx_inst|rdata[11] ; tx_iq[11]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.689     ; 1.975      ;
; 1.337 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.643     ; 2.011      ;
; 1.340 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.733     ; 1.918      ;
; 1.342 ; spi_slave:spi_slave_rx_inst|rdata[25] ; tx_iq[25]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.643     ; 2.006      ;
; 1.342 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.323     ; 2.326      ;
; 1.345 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.678     ; 1.968      ;
; 1.346 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.900     ; 1.496      ;
; 1.349 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.726     ; 1.916      ;
; 1.353 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.731     ; 1.907      ;
; 1.360 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.689     ; 1.942      ;
; 1.364 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.356     ; 2.271      ;
; 1.379 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.733     ; 1.879      ;
; 1.379 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.356     ; 2.256      ;
; 1.383 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.870     ; 1.489      ;
; 1.388 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 1.947      ;
; 1.389 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.656     ; 1.946      ;
; 1.409 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.821     ; 1.512      ;
; 1.409 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.900     ; 1.433      ;
; 1.412 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.900     ; 1.430      ;
; 1.424 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.503     ; 1.815      ;
; 1.425 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.459      ;
; 1.437 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.447      ;
; 1.439 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.445      ;
; 1.439 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.870     ; 1.433      ;
; 1.450 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.870     ; 1.422      ;
; 1.453 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.597     ; 1.941      ;
; 1.454 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.597     ; 1.940      ;
; 1.465 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.419      ;
; 1.466 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.528     ; 1.748      ;
; 1.468 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.689     ; 1.834      ;
; 1.470 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.689     ; 1.832      ;
; 1.480 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.858     ; 1.404      ;
; 1.480 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.870     ; 1.392      ;
; 1.483 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.834     ; 1.425      ;
; 1.501 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.900     ; 1.341      ;
; 1.504 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.528     ; 1.710      ;
; 1.507 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.526     ; 1.709      ;
; 1.507 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.528     ; 1.707      ;
; 1.508 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.762     ; 1.472      ;
; 1.511 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.597     ; 1.883      ;
; 1.512 ; spi_slave:spi_slave_rx_inst|rdata[29] ; tx_iq[29]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.597     ; 1.882      ;
; 1.517 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.528     ; 1.697      ;
; 1.519 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.528     ; 1.695      ;
; 1.528 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.720     ; 1.743      ;
; 1.533 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.528     ; 1.681      ;
; 1.537 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.226     ; 2.228      ;
; 1.540 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.643     ; 1.808      ;
; 1.544 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.870     ; 1.328      ;
; 1.550 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.821     ; 1.371      ;
; 1.571 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.821     ; 1.350      ;
; 1.578 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.762     ; 1.402      ;
; 1.582 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.762     ; 1.398      ;
; 1.591 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.678     ; 1.722      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                   ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.443 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.266      ; 8.087      ;
; 1.494 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.277      ; 8.039      ;
; 1.561 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.294      ; 7.997      ;
; 1.654 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.277      ; 7.888      ;
; 1.656 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.259      ; 7.860      ;
; 1.692 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.294      ; 7.868      ;
; 1.787 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.277      ; 7.756      ;
; 1.850 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.449      ; 8.057      ;
; 2.137 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.293      ; 7.421      ;
; 2.303 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.268      ; 7.424      ;
; 2.320 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.275      ; 7.220      ;
; 2.322 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.259      ; 7.387      ;
; 2.394 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 5.267      ; 7.331      ;
; 6.056 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.266      ; 8.474      ;
; 6.119 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.294      ; 8.439      ;
; 6.156 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.277      ; 8.377      ;
; 6.307 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.277      ; 8.236      ;
; 6.358 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.277      ; 8.184      ;
; 6.398 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.449      ; 8.509      ;
; 6.953 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.374      ; 7.678      ;
; 7.048 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.409      ; 7.627      ;
; 7.413 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.275      ; 7.127      ;
; 7.435 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.383      ; 7.407      ;
; 7.572 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.267      ; 7.153      ;
; 7.701 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.374      ; 7.123      ;
; 7.770 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 5.408      ; 6.903      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.627 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.480      ;
; 2.636 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.471      ;
; 2.667 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.785      ; 4.139      ;
; 2.685 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.992     ;
; 2.726 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.326      ; 3.621      ;
; 2.773 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.334      ;
; 2.782 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.325      ;
; 2.803 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.304      ;
; 2.812 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.295      ;
; 2.919 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.188      ;
; 2.928 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.179      ;
; 2.949 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.158      ;
; 2.958 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.149      ;
; 3.021 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.656     ;
; 3.021 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.656     ;
; 3.063 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.748      ; 10.726     ;
; 3.065 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.042      ;
; 3.074 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.033      ;
; 3.088 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.643      ; 3.576      ;
; 3.095 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.012      ;
; 3.103 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.781      ;
; 3.104 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 9.003      ;
; 3.112 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.772      ;
; 3.122 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.999      ; 3.898      ;
; 3.155 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.266      ; 3.642      ;
; 3.164 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.643      ; 3.500      ;
; 3.189 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.666      ; 10.518     ;
; 3.197 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.666      ; 10.510     ;
; 3.199 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.748      ; 10.590     ;
; 3.208 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.672      ; 10.505     ;
; 3.211 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 8.896      ;
; 3.214 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[4]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.199      ; 3.516      ;
; 3.220 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.748      ; 10.569     ;
; 3.220 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 8.887      ;
; 3.231 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.748      ; 10.558     ;
; 3.234 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.650      ;
; 3.241 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 8.866      ;
; 3.243 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.641      ;
; 3.249 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.635      ;
; 3.250 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 8.857      ;
; 3.258 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.626      ;
; 3.268 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.702     ; 9.071      ;
; 3.288 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.389     ;
; 3.292 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.666      ; 10.415     ;
; 3.315 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.362     ;
; 3.323 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.748      ; 10.466     ;
; 3.337 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.603      ; 10.307     ;
; 3.342 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.335     ;
; 3.357 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[13]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 8.750      ;
; 3.366 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[13]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 8.741      ;
; 3.366 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.035      ; 3.690      ;
; 3.369 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.132      ; 2.784      ;
; 3.380 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.504      ;
; 3.385 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.999      ; 3.635      ;
; 3.387 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 8.720      ;
; 3.389 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.495      ;
; 3.395 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.489      ;
; 3.396 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 8.711      ;
; 3.404 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.480      ;
; 3.411 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13] ; transmitter:transmitter_inst|out_data[11]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.216      ; 3.336      ;
; 3.412 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.265     ;
; 3.413 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.528     ; 9.100      ;
; 3.414 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.702     ; 8.925      ;
; 3.427 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.528     ; 9.086      ;
; 3.444 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.702     ; 8.895      ;
; 3.463 ; ad9866_adio[6]                                                    ; adcpipe[1][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 4.016      ; 3.574      ;
; 3.465 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.672      ; 10.248     ;
; 3.480 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.197     ;
; 3.515 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.785      ; 3.291      ;
; 3.521 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.803      ; 10.323     ;
; 3.525 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.722      ; 3.218      ;
; 3.526 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.603      ; 10.118     ;
; 3.526 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.358      ;
; 3.533 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[12]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 8.574      ;
; 3.535 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.349      ;
; 3.541 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.343      ;
; 3.542 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[12]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.934     ; 8.565      ;
; 3.550 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.157     ; 8.334      ;
; 3.559 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.528     ; 8.954      ;
; 3.560 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.702     ; 8.779      ;
; 3.561 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.603      ; 10.083     ;
; 3.566 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[47]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.603      ; 10.078     ;
; 3.567 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.778      ; 10.252     ;
; 3.573 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.528     ; 8.940      ;
; 3.590 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.702     ; 8.749      ;
; 3.603 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.074     ;
; 3.603 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.074     ;
; 3.609 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[11]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.828     ; 8.604      ;
; 3.618 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[11]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.828     ; 8.595      ;
; 3.624 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.053     ;
; 3.624 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.636      ; 10.053     ;
; 3.626 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.666      ; 10.081     ;
; 3.638 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[44]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.603      ; 10.006     ;
; 3.644 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[23]   ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.065     ; 8.332      ;
; 3.644 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[22]   ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.065     ; 8.332      ;
; 3.644 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Rmult[33]    ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.065     ; 8.332      ;
; 3.644 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[21]   ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.065     ; 8.332      ;
; 3.644 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[20]   ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.065     ; 8.332      ;
; 3.644 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[19]   ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.065     ; 8.332      ;
; 3.644 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                  ; receiver:receiver_rx_inst|firX8R8:fir2|fir256:E|Raccum[18]   ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.065     ; 8.332      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_txclk'                                                                ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 3.249 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.358     ; 8.973      ;
; 3.794 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.992     ; 8.794      ;
; 3.939 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.157     ; 8.484      ;
; 4.348 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.572     ; 8.660      ;
; 5.163 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.992     ; 7.425      ;
; 5.351 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.949     ; 7.280      ;
; 5.613 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.468     ; 6.499      ;
; 5.858 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.475     ; 7.247      ;
; 5.935 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.468     ; 6.177      ;
; 6.127 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.336     ; 6.117      ;
; 7.313 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.711     ; 5.556      ;
; 8.140 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.535     ; 4.905      ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                        ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.599 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.176      ;
; 92.698 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 7.067      ;
; 92.698 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 7.067      ;
; 92.698 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 7.067      ;
; 92.698 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 7.067      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.766 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 7.009      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.816 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 6.959      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 6.900      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 6.900      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 6.900      ;
; 92.865 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 6.900      ;
; 92.915 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 6.850      ;
; 92.915 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 6.850      ;
; 92.915 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 6.850      ;
; 92.915 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 6.850      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.015 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.898      ;
; 93.097 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.115     ; 6.789      ;
; 93.097 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.115     ; 6.789      ;
; 93.097 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.115     ; 6.789      ;
; 93.097 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.115     ; 6.789      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.368 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.088     ; 6.545      ;
; 93.450 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.115     ; 6.436      ;
; 93.450 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.115     ; 6.436      ;
; 93.450 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.115     ; 6.436      ;
; 93.450 ; ad9866:ad9866_inst|dut1_pc[1] ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.115     ; 6.436      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.851 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[0]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.226     ; 5.924      ;
; 93.950 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[13] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 5.815      ;
; 93.950 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[14] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 5.815      ;
; 93.950 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[12] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 5.815      ;
; 93.950 ; counter[22]                   ; ad9866:ad9866_inst|dut2_data[15] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.236     ; 5.815      ;
; 94.275 ; ad9866:ad9866_inst|dut1_pc[4] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 5.627      ;
; 94.442 ; ad9866:ad9866_inst|dut1_pc[5] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 5.460      ;
; 94.492 ; ad9866:ad9866_inst|dut1_pc[3] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.099     ; 5.410      ;
; 94.656 ; ad9866:ad9866_inst|dut1_pc[2] ; ad9866:ad9866_inst|sen_n         ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.004      ; 5.349      ;
+--------+-------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                           ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2494.946 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[8]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.159     ; 4.916      ;
; 2495.344 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.076     ; 4.648      ;
; 2495.523 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 4.512      ;
; 2495.761 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 4.153      ;
; 2495.810 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 4.210      ;
; 2495.815 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.029     ; 4.224      ;
; 2495.912 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.025     ; 4.084      ;
; 2496.002 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.744      ;
; 2496.002 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.744      ;
; 2496.002 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.744      ;
; 2496.019 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.727      ;
; 2496.034 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.028     ; 4.006      ;
; 2496.106 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.089      ; 4.051      ;
; 2496.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.159     ; 3.661      ;
; 2496.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.221      ; 4.084      ;
; 2496.207 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 3.828      ;
; 2496.230 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 3.718      ;
; 2496.239 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.748     ; 3.034      ;
; 2496.243 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.067     ; 3.758      ;
; 2496.300 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.160     ; 3.476      ;
; 2496.300 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.160     ; 3.476      ;
; 2496.300 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.160     ; 3.476      ;
; 2496.300 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.160     ; 3.476      ;
; 2496.305 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 3.476      ;
; 2496.305 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 3.476      ;
; 2496.305 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 3.476      ;
; 2496.305 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 3.476      ;
; 2496.309 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.309 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.310 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.150     ; 3.476      ;
; 2496.311 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.311 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.149     ; 3.476      ;
; 2496.312 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 3.476      ;
; 2496.312 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 3.476      ;
; 2496.312 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 3.476      ;
; 2496.312 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 3.476      ;
; 2496.312 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 3.476      ;
; 2496.312 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 3.476      ;
; 2496.312 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 3.476      ;
; 2496.312 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 3.476      ;
; 2496.314 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.432      ;
; 2496.314 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.432      ;
; 2496.314 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.432      ;
; 2496.316 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.316 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.144     ; 3.476      ;
; 2496.317 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.317 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.143     ; 3.476      ;
; 2496.318 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.318 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 3.476      ;
; 2496.320 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 3.476      ;
; 2496.320 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 3.476      ;
; 2496.320 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 3.476      ;
; 2496.320 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.140     ; 3.476      ;
; 2496.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.415      ;
; 2496.378 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 3.560      ;
; 2496.382 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.270     ; 3.416      ;
; 2496.429 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.317      ;
; 2496.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.316      ;
; 2496.446 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.183     ; 3.439      ;
; 2496.466 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.200     ; 3.402      ;
; 2496.468 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.188     ; 3.412      ;
; 2496.530 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.412     ; 3.126      ;
; 2496.555 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[5]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 3.393      ;
; 2496.564 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.072      ; 3.529      ;
; 2496.565 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.072      ; 3.528      ;
; 2496.567 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.072      ; 3.526      ;
; 2496.574 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.067     ; 3.427      ;
; 2496.596 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[8]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.124     ; 3.301      ;
; 2496.600 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[10]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.159     ; 3.262      ;
; 2496.606 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.293      ;
; 2496.613 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.166     ; 3.289      ;
; 2496.621 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[2]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 3.377      ;
; 2496.631 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.023     ; 3.367      ;
; 2496.672 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.072      ; 3.421      ;
; 2496.673 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.072      ; 3.420      ;
; 2496.675 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.072      ; 3.418      ;
; 2496.684 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.429     ; 2.955      ;
; 2496.685 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.214      ;
; 2496.690 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.083     ; 3.248      ;
; 2496.732 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[3]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.465     ; 2.824      ;
; 2496.735 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[10]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.060     ; 3.273      ;
; 2496.741 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.005      ;
; 2496.742 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.275     ; 3.004      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.263 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.220      ; 4.978      ;
; 2495.264 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.220      ; 4.977      ;
; 2495.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 4.987      ;
; 2495.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 4.986      ;
; 2495.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.220      ; 4.751      ;
; 2495.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.220      ; 4.750      ;
; 2495.641 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.057     ; 4.370      ;
; 2495.805 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.057     ; 4.206      ;
; 2495.827 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.441      ; 4.682      ;
; 2495.877 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 4.423      ;
; 2495.878 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 4.422      ;
; 2495.996 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.347      ; 4.419      ;
; 2496.011 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 4.289      ;
; 2496.012 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 4.288      ;
; 2496.144 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.701      ; 4.625      ;
; 2496.165 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 4.135      ;
; 2496.166 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 4.134      ;
; 2496.229 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.002      ; 3.794      ;
; 2496.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.089      ; 3.839      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.141     ; 3.476      ;
; 2496.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.328 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.132     ; 3.476      ;
; 2496.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 3.476      ;
; 2496.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 3.476      ;
; 2496.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 3.476      ;
; 2496.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 3.476      ;
; 2496.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 3.476      ;
; 2496.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 3.476      ;
; 2496.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 3.476      ;
; 2496.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 3.476      ;
; 2496.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.130     ; 3.476      ;
; 2496.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.129     ; 3.476      ;
; 2496.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.129     ; 3.476      ;
; 2496.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.129     ; 3.476      ;
; 2496.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.129     ; 3.476      ;
; 2496.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.129     ; 3.476      ;
; 2496.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.129     ; 3.476      ;
; 2496.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.129     ; 3.476      ;
; 2496.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.129     ; 3.476      ;
; 2496.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.129     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.334 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 3.476      ;
; 2496.335 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.269      ; 4.002      ;
; 2496.389 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.056      ; 3.735      ;
; 2496.407 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.893      ;
; 2496.408 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.892      ;
; 2496.482 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.089      ; 3.675      ;
; 2496.550 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.316      ; 3.834      ;
; 2496.553 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.056      ; 3.571      ;
; 2496.636 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.664      ;
; 2496.637 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.663      ;
; 2496.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.030     ; 3.381      ;
; 2496.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.021      ; 3.422      ;
; 2496.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.474      ; 3.872      ;
; 2496.687 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.220      ; 3.554      ;
; 2496.714 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.316      ; 3.670      ;
; 2496.737 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.279      ; 3.563      ;
; 2496.776 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.224      ; 3.469      ;
; 2496.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.030     ; 3.217      ;
; 2496.831 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.021      ; 3.258      ;
; 2496.841 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.474      ; 3.701      ;
; 2496.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.220      ; 3.379      ;
; 2496.879 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.296      ; 3.485      ;
; 2496.966 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.415      ; 3.517      ;
; 2496.979 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.145     ; 2.897      ;
; 2497.037 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.701      ; 3.732      ;
; 2497.041 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 2.854      ;
; 2497.092 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 2.803      ;
; 2497.102 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.056     ; 2.863      ;
; 2497.125 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 2.770      ;
; 2497.125 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.347     ; 2.549      ;
; 2497.137 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.328      ; 3.259      ;
; 2497.153 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.056     ; 2.812      ;
; 2497.192 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 2.703      ;
; 2497.208 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.181     ; 2.632      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.393 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 4.566      ;
; 2599.393 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 4.566      ;
; 2599.393 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 4.566      ;
; 2599.393 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 4.566      ;
; 2599.393 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 4.566      ;
; 2599.393 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 4.566      ;
; 2599.393 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 4.566      ;
; 2599.393 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 4.566      ;
; 2599.393 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.208     ; 4.566      ;
; 2600.233 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 3.725      ;
; 2600.233 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 3.725      ;
; 2600.233 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 3.725      ;
; 2600.233 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 3.725      ;
; 2600.233 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 3.725      ;
; 2600.233 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 3.725      ;
; 2600.233 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 3.725      ;
; 2600.233 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 3.725      ;
; 2600.233 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 3.725      ;
; 2601.543 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.209     ; 2.415      ;
; 2602.129 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.221     ; 1.817      ;
; 2602.133 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.221     ; 1.813      ;
; 5200.074 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 8.180      ;
; 5200.074 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 8.180      ;
; 5200.074 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 8.180      ;
; 5200.074 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 8.180      ;
; 5200.074 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 8.180      ;
; 5200.074 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 8.180      ;
; 5200.117 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 8.137      ;
; 5200.117 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 8.137      ;
; 5200.117 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 8.137      ;
; 5200.117 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 8.137      ;
; 5200.995 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.099     ; 7.240      ;
; 5201.069 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.099     ; 7.166      ;
; 5201.285 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.969      ;
; 5201.285 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.969      ;
; 5201.285 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.969      ;
; 5201.285 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.969      ;
; 5201.285 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.969      ;
; 5201.285 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.969      ;
; 5201.326 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.928      ;
; 5201.326 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.928      ;
; 5201.326 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.928      ;
; 5201.326 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.928      ;
; 5201.326 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.928      ;
; 5201.326 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.928      ;
; 5201.328 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.926      ;
; 5201.328 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.926      ;
; 5201.328 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.926      ;
; 5201.328 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.926      ;
; 5201.343 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.099     ; 6.892      ;
; 5201.344 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.910      ;
; 5201.344 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.910      ;
; 5201.344 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.910      ;
; 5201.344 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.910      ;
; 5201.344 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.910      ;
; 5201.344 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.910      ;
; 5201.369 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.885      ;
; 5201.369 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.885      ;
; 5201.369 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.885      ;
; 5201.369 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.885      ;
; 5201.376 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.878      ;
; 5201.376 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.878      ;
; 5201.376 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.878      ;
; 5201.376 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.878      ;
; 5201.376 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.878      ;
; 5201.376 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.878      ;
; 5201.387 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.867      ;
; 5201.387 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.867      ;
; 5201.387 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.867      ;
; 5201.387 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.867      ;
; 5201.404 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.850      ;
; 5201.404 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.850      ;
; 5201.404 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.850      ;
; 5201.404 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.850      ;
; 5201.481 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.773      ;
; 5201.481 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.773      ;
; 5201.481 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.773      ;
; 5201.481 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.773      ;
; 5201.481 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.773      ;
; 5201.481 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.773      ;
; 5201.524 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.730      ;
; 5201.524 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.730      ;
; 5201.524 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.730      ;
; 5201.524 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.730      ;
; 5201.585 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.669      ;
; 5201.585 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.669      ;
; 5201.585 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.669      ;
; 5201.585 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.669      ;
; 5201.585 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.669      ;
; 5201.585 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.669      ;
; 5201.612 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.642      ;
; 5201.612 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.642      ;
; 5201.612 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.642      ;
; 5201.612 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.642      ;
; 5201.612 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.642      ;
; 5201.612 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.642      ;
; 5201.628 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.626      ;
; 5201.628 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.626      ;
; 5201.628 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.626      ;
; 5201.628 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.080     ; 6.626      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                   ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33323.624 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.630      ;
; 33323.624 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.630      ;
; 33323.624 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.630      ;
; 33323.624 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.630      ;
; 33323.624 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.630      ;
; 33323.624 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.630      ;
; 33323.624 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.630      ;
; 33323.624 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.630      ;
; 33323.624 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.630      ;
; 33323.801 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.453      ;
; 33323.801 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.453      ;
; 33323.801 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.453      ;
; 33323.801 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.453      ;
; 33323.801 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.453      ;
; 33323.801 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.453      ;
; 33323.801 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.453      ;
; 33323.801 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.453      ;
; 33323.801 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.453      ;
; 33323.904 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.351      ;
; 33323.904 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.351      ;
; 33323.904 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.351      ;
; 33323.904 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.351      ;
; 33323.904 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.351      ;
; 33323.904 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.351      ;
; 33323.904 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.351      ;
; 33323.904 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.351      ;
; 33323.904 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.351      ;
; 33324.081 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.174      ;
; 33324.081 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.174      ;
; 33324.081 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.174      ;
; 33324.081 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.174      ;
; 33324.081 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.174      ;
; 33324.081 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.174      ;
; 33324.081 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.174      ;
; 33324.081 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.174      ;
; 33324.081 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 9.174      ;
; 33324.223 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.031      ;
; 33324.223 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.031      ;
; 33324.223 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.031      ;
; 33324.223 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.031      ;
; 33324.223 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.031      ;
; 33324.223 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.031      ;
; 33324.223 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.031      ;
; 33324.223 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.031      ;
; 33324.223 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 9.031      ;
; 33324.503 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.752      ;
; 33324.503 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.752      ;
; 33324.503 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.752      ;
; 33324.503 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.752      ;
; 33324.503 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.752      ;
; 33324.503 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.752      ;
; 33324.503 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.752      ;
; 33324.503 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.752      ;
; 33324.503 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.752      ;
; 33324.629 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.625      ;
; 33324.629 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.625      ;
; 33324.629 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.625      ;
; 33324.629 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.625      ;
; 33324.629 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.625      ;
; 33324.629 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.625      ;
; 33324.629 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.625      ;
; 33324.629 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.625      ;
; 33324.629 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.625      ;
; 33324.909 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.346      ;
; 33324.909 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.346      ;
; 33324.909 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.346      ;
; 33324.909 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.346      ;
; 33324.909 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.346      ;
; 33324.909 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.346      ;
; 33324.909 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.346      ;
; 33324.909 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.346      ;
; 33324.909 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.079     ; 8.346      ;
; 33324.931 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.323      ;
; 33324.931 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.323      ;
; 33324.931 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.323      ;
; 33324.931 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.323      ;
; 33324.931 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.323      ;
; 33324.931 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.323      ;
; 33324.931 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.323      ;
; 33324.931 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.323      ;
; 33324.931 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.323      ;
; 33324.979 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.275      ;
; 33324.979 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.275      ;
; 33324.979 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.275      ;
; 33324.979 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.275      ;
; 33324.979 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.275      ;
; 33324.979 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.275      ;
; 33324.979 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.275      ;
; 33324.979 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.275      ;
; 33324.979 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.275      ;
; 33325.079 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.175      ;
; 33325.079 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.175      ;
; 33325.079 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.175      ;
; 33325.079 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.175      ;
; 33325.079 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.175      ;
; 33325.079 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.175      ;
; 33325.079 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.175      ;
; 33325.079 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.175      ;
; 33325.079 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.175      ;
; 33325.199 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.080     ; 8.055      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.948      ; 1.512      ;
; 0.376 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.948      ; 1.578      ;
; 0.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 0.746      ;
; 0.495 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.833      ;
; 0.509 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.779      ;
; 0.530 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.800      ;
; 0.543 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.677      ; 1.474      ;
; 0.556 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 1.451      ;
; 0.605 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.677      ; 1.536      ;
; 0.620 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 0.958      ;
; 0.629 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 1.524      ;
; 0.643 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.948      ; 1.845      ;
; 0.643 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.587      ; 1.484      ;
; 0.647 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.917      ;
; 0.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 1.572      ;
; 0.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.587      ; 1.538      ;
; 0.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.058      ; 0.968      ;
; 0.713 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.051      ;
; 0.718 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.587      ; 1.559      ;
; 0.727 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.587      ; 1.568      ;
; 0.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.074      ;
; 0.737 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.075      ;
; 0.767 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.587      ; 1.608      ;
; 0.769 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.578      ; 1.601      ;
; 0.780 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.048      ;
; 0.781 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.049      ;
; 0.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.068      ;
; 0.805 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.073      ;
; 0.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.712      ; 1.783      ;
; 0.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.091      ;
; 0.827 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.095      ;
; 0.834 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.712      ; 1.800      ;
; 0.847 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.712      ; 1.813      ;
; 0.872 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.140      ;
; 0.899 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.948      ; 2.101      ;
; 0.904 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.126      ;
; 0.914 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.677      ; 1.845      ;
; 0.920 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.258      ;
; 0.929 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.151      ;
; 0.930 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.712      ; 1.896      ;
; 0.933 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.560      ; 1.747      ;
; 0.944 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 1.839      ;
; 0.948 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.216      ;
; 0.968 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.560      ; 1.782      ;
; 0.981 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.948      ; 2.183      ;
; 0.994 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.560      ; 1.808      ;
; 1.006 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.342      ; 1.602      ;
; 1.019 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.307      ; 1.580      ;
; 1.027 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.271      ; 1.552      ;
; 1.116 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.217      ; 1.587      ;
; 1.127 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.476      ; 1.815      ;
; 1.133 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.641      ; 2.028      ;
; 1.143 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.015      ; 1.370      ;
; 1.146 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.368      ;
; 1.146 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.015      ; 1.373      ;
; 1.147 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.015      ; 1.374      ;
; 1.166 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.388      ;
; 1.168 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.390      ;
; 1.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.126      ; 1.538      ;
; 1.221 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.712      ; 2.187      ;
; 1.222 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.560      ; 2.036      ;
; 1.231 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.677      ; 2.162      ;
; 1.246 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.514      ;
; 1.252 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.476      ; 1.940      ;
; 1.253 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.521      ;
; 1.260 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.528      ;
; 1.278 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.546      ;
; 1.301 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.569      ;
; 1.303 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.571      ;
; 1.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.535      ;
; 1.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.539      ;
; 1.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.010      ; 1.541      ;
; 1.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.610      ;
; 1.348 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.015      ; 1.575      ;
; 1.359 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.560      ; 2.173      ;
; 1.409 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.476      ; 2.097      ;
; 1.465 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.190      ; 1.909      ;
; 1.487 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.677      ; 2.418      ;
; 1.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.176     ; 1.532      ;
; 1.508 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.476      ; 2.196      ;
; 1.534 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.191      ; 1.937      ;
; 1.538 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.806      ;
; 1.607 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.034      ; 1.853      ;
; 1.636 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.904      ;
; 1.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.587      ; 2.504      ;
; 1.692 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.034      ; 1.938      ;
; 1.716 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.587      ; 2.557      ;
; 1.718 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.056      ; 1.986      ;
; 1.730 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.034      ; 1.976      ;
; 1.776 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.677      ; 2.707      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.758      ;
; 0.502 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.794      ;
; 0.504 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.796      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.985      ;
; 0.735 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.027      ;
; 0.736 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.763 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.055      ;
; 0.766 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.781 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.073      ;
; 0.786 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.077      ;
; 0.787 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.079      ;
; 0.797 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.088      ;
; 0.807 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.098      ;
; 0.810 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 1.080      ;
; 0.827 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.058      ; 1.097      ;
; 0.949 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.240      ;
; 0.951 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.242      ;
; 1.004 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.218      ; 1.434      ;
; 1.013 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.218      ; 1.443      ;
; 1.090 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.381      ;
; 1.091 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
; 1.094 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.076      ; 1.382      ;
; 1.100 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.393      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.455 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.495 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.786      ;
; 0.504 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.795      ;
; 0.517 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.808      ;
; 0.532 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.823      ;
; 0.715 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.422      ;
; 0.745 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.759 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.759 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.759 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.050      ;
; 0.760 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.051      ;
; 0.764 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.772 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.773 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.792 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.499      ;
; 0.796 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.503      ;
; 0.796 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.503      ;
; 0.800 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.091      ;
; 0.808 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.515      ;
; 0.811 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.518      ;
; 0.824 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.531      ;
; 0.830 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.537      ;
; 0.834 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.125      ;
; 0.843 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.550      ;
; 0.844 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.551      ;
; 0.845 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.552      ;
; 0.867 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.574      ;
; 0.869 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.576      ;
; 0.886 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.593      ;
; 0.904 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.195      ;
; 0.923 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.214      ;
; 0.950 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.959 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.250      ;
; 0.964 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.255      ;
; 1.076 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.783      ;
; 1.099 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.390      ;
; 1.099 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.391      ;
; 1.101 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.107 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.107 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.399      ;
; 1.108 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.399      ;
; 1.109 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.116 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.408      ;
; 1.117 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.408      ;
; 1.118 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.455 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.535 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.826      ;
; 0.653 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.944      ;
; 0.765 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.056      ;
; 0.768 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.060      ;
; 0.768 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.060      ;
; 0.770 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.771 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.062      ;
; 0.772 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.063      ;
; 0.772 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.063      ;
; 0.772 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.065      ;
; 0.775 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.066      ;
; 0.775 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.066      ;
; 0.784 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.075      ;
; 0.798 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.089      ;
; 0.853 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.144      ;
; 0.866 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.157      ;
; 0.961 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.251      ;
; 0.987 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.279      ;
; 1.058 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.349      ;
; 1.059 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.350      ;
; 1.094 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.385      ;
; 1.119 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.416      ;
; 1.125 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.416      ;
; 1.126 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.418      ;
; 1.129 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.421      ;
; 1.133 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.424      ;
; 1.134 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.425      ;
; 1.134 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.427      ;
; 1.142 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.434      ;
; 1.142 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.433      ;
; 1.143 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.435      ;
; 1.143 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.434      ;
; 1.143 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.435      ;
; 1.145 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.436      ;
; 1.145 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.436      ;
; 1.201 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.492      ;
; 1.227 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.518      ;
; 1.250 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.542      ;
; 1.255 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.547      ;
; 1.256 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.547      ;
; 1.257 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.548      ;
; 1.257 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.548      ;
; 1.257 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.549      ;
; 1.259 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.551      ;
; 1.264 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.556      ;
; 1.265 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.557      ;
; 1.265 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.556      ;
; 1.266 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.266 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.557      ;
; 1.267 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.558      ;
; 1.273 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.565      ;
; 1.273 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.564      ;
; 1.274 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.565      ;
; 1.274 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.566      ;
; 1.274 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.566      ;
; 1.276 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.567      ;
; 1.276 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.567      ;
; 1.282 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.574      ;
; 1.282 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.573      ;
; 1.283 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.575      ;
; 1.283 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.574      ;
; 1.285 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.576      ;
; 1.285 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.576      ;
; 1.366 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.657      ;
; 1.384 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.675      ;
; 1.386 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.677      ;
; 1.390 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.682      ;
; 1.395 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.687      ;
; 1.396 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.688      ;
; 1.396 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.687      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[0]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.116      ; 0.802      ;
; 0.476 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.746      ;
; 0.476 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.746      ;
; 0.477 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                         ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                        ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.480 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.746      ;
; 0.494 ; transmitter:transmitter_inst|counter[0]                                                                                                 ; transmitter:transmitter_inst|counter[0]                                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.758      ;
; 0.509 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][0]                                                                            ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.777      ;
; 0.511 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][0]                                                                                   ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[14][2]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.776      ;
; 0.512 ; transmitter:transmitter_inst|CicInterpM5:in2|q3[45]                                                                                     ; transmitter:transmitter_inst|CicInterpM5:in2|dq3[45]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.741      ; 1.465      ;
; 0.523 ; transmitter:transmitter_inst|out_data[6]                                                                                                ; DACDp[6]                                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.523 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[1]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[2]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[2]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[2]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[2]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[4]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[4]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[5]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[5]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[5]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[5]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[2]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[2]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.793      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[1]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; transmitter:transmitter_inst|out_data[8]                                                                                                ; DACDp[8]                                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[1]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[1]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[2]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[2]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[4]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[4]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[4]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[4]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[7]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[7]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[7]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[7]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[5]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[5]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[1]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[1]          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[1]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[1]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                             ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[2]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[2]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[1]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[6]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[6]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[6]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[6]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[11] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[11]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[11] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[11] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[2]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[2]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.796      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[4]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[4]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[10]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[10]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[10]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[10]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[5]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[5]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.059      ; 0.796      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[6]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[0]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe12a[0]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe6a[1]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[1]          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[1]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[1]          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[1]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[1]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[6]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[6]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][0]                                                                                    ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][0]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[2]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[2]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[2]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[2]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[2]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[2]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
; 0.526 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[6]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[6]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.475 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.475 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.059      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.124      ; 0.813      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.477 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.746      ;
; 0.478 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.478 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.746      ;
; 0.480 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.746      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.124      ; 0.828      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.124      ; 0.829      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.794      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.795      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.794      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.797      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.795      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.796      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.796      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.796      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.796      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.795      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.795      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.795      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.795      ;
; 0.529 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.795      ;
; 0.530 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.797      ;
; 0.530 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.796      ;
; 0.530 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.797      ;
; 0.531 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.054      ; 0.797      ;
; 0.533 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.802      ;
; 0.546 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.080      ; 0.838      ;
; 0.549 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.818      ;
; 0.600 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|delayed_wrptr_g[11]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 0.821      ;
; 0.607 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.355      ; 1.216      ;
; 0.624 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.124      ; 0.960      ;
; 0.633 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.371      ; 1.258      ;
; 0.648 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.918      ;
; 0.652 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]           ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.921      ;
; 0.665 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.934      ;
; 0.665 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.934      ;
; 0.666 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.080      ; 0.958      ;
; 0.666 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.935      ;
; 0.666 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.935      ;
; 0.667 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.936      ;
; 0.667 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.934      ;
; 0.667 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.934      ;
; 0.668 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.935      ;
; 0.669 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.936      ;
; 0.670 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.327      ; 1.251      ;
; 0.672 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]           ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.072     ; 0.812      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.475 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.115      ; 0.802      ;
; 0.478 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.115      ; 0.805      ;
; 0.511 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.779      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.529 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.797      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.802      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.802      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.803      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.804      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.802      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.537 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.805      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.805      ;
; 0.540 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.806      ;
; 0.552 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.820      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.819      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.818      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.554 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.820      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.555 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.821      ;
; 0.556 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.793      ;
; 0.556 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.822      ;
; 0.567 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.804      ;
; 0.570 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 0.000        ; 3.800      ; 4.612      ;
; 0.570 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.800      ; 4.612      ;
; 0.570 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.800      ; 4.612      ;
; 0.570 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.800      ; 4.612      ;
; 0.570 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.800      ; 4.612      ;
; 0.570 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.800      ; 4.612      ;
; 0.570 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.800      ; 4.612      ;
; 0.570 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.800      ; 4.612      ;
; 0.570 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.800      ; 4.612      ;
; 0.626 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.180      ; 1.018      ;
; 0.632 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.162      ; 1.006      ;
; 0.655 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; -0.065     ; 0.802      ;
; 0.656 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; -0.065     ; 0.803      ;
; 0.660 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.767      ; 4.669      ;
; 0.660 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.767      ; 4.669      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.664 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.934      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_slave:spi_slave_rx_inst|treg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.935      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.936      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.933      ;
; 0.666 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.934      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.934      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.934      ;
; 0.667 ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.934      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.935      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.934      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.935      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.935      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.935      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.935      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.935      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.936      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.936      ;
; 0.668 ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.936      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.669 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.937      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.936      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.937      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.937      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.937      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.937      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.937      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.937      ;
; 0.671 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.938      ;
; 0.674 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; -0.065     ; 0.821      ;
; 0.682 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 1.001      ;
; 0.690 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.132      ; 1.034      ;
; 0.700 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.115      ; 1.027      ;
; 0.712 ; spi_slave:spi_slave_rx2_inst|nb[6]    ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.977      ;
; 0.714 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; -0.106     ; 0.820      ;
; 0.714 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 0.000        ; -0.106     ; 0.820      ;
; 0.716 ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.986      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.764 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.501      ; 6.526      ;
; 0.965 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.598      ; 6.824      ;
; 0.995 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.590      ; 6.846      ;
; 1.010 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.466      ; 6.737      ;
; 1.155 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.503      ; 6.919      ;
; 1.224 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.476      ; 6.961      ;
; 1.243 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.466      ; 6.970      ;
; 1.949 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.779      ; 7.989      ;
; 1.953 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.599      ; 7.813      ;
; 1.093 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.600      ; 6.954      ;
; 2.066 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.600      ; 7.927      ;
; 2.096 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.618      ; 7.975      ;
; 2.109 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.589      ; 7.959      ;
; 6.034 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.598      ; 6.913      ;
; 6.068 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.591      ; 6.940      ;
; 6.119 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.616      ; 7.016      ;
; 6.121 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.581      ; 6.983      ;
; 6.155 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.590      ; 7.026      ;
; 6.241 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.618      ; 7.140      ;
; 6.431 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.581      ; 7.293      ;
; 6.452 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.599      ; 7.332      ;
; 6.247 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.600      ; 7.128      ;
; 6.531 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.779      ; 7.591      ;
; 6.614 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.600      ; 7.495      ;
; 6.678 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.618      ; 7.577      ;
; 6.757 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.589      ; 7.627      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.012 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; tx_iq[4]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.056     ; 1.198      ;
; 1.104 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.056     ; 1.290      ;
; 1.120 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.056     ; 1.306      ;
; 1.195 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.078     ; 1.359      ;
; 1.230 ; spi_slave:spi_slave_rx_inst|rdata[24] ; tx_iq[24]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.078     ; 1.394      ;
; 1.242 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 1.525      ;
; 1.302 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 1.585      ;
; 1.316 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 1.599      ;
; 1.327 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 1.610      ;
; 1.349 ; spi_slave:spi_slave_rx_inst|rdata[19] ; tx_iq[19]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.078     ; 1.513      ;
; 1.392 ; spi_slave:spi_slave_rx_inst|rdata[21] ; tx_iq[21]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.078     ; 1.556      ;
; 1.414 ; spi_slave:spi_slave_rx_inst|rdata[20] ; tx_iq[20]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.078     ; 1.578      ;
; 1.478 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.404     ; 1.316      ;
; 1.488 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.433     ; 1.297      ;
; 1.510 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.440     ; 1.312      ;
; 1.522 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.433     ; 1.331      ;
; 1.558 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.078     ; 1.722      ;
; 1.564 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 1.847      ;
; 1.576 ; spi_slave:spi_slave_rx_inst|rdata[18] ; tx_iq[18]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.078     ; 1.740      ;
; 1.615 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.404     ; 1.453      ;
; 1.622 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.052     ; 1.812      ;
; 1.627 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.437     ; 0.999      ;
; 1.633 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.437     ; 1.005      ;
; 1.634 ; spi_slave:spi_slave_rx_inst|rdata[15] ; tx_iq[15]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.407     ; 1.469      ;
; 1.644 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.437     ; 1.016      ;
; 1.645 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; tx_iq[2]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.415     ; 1.472      ;
; 1.650 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.415     ; 1.477      ;
; 1.650 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.415     ; 1.477      ;
; 1.651 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 1.934      ;
; 1.665 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.437     ; 1.037      ;
; 1.667 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.404     ; 1.505      ;
; 1.673 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.317     ; 1.598      ;
; 1.675 ; spi_slave:spi_slave_rx_inst|rdata[27] ; tx_iq[27]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.317     ; 1.600      ;
; 1.691 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; tx_iq[3]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.415     ; 1.518      ;
; 1.693 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.386     ; 1.549      ;
; 1.695 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; tx_iq[1]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.415     ; 1.522      ;
; 1.699 ; spi_slave:spi_slave_rx_inst|rdata[28] ; tx_iq[28]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.317     ; 1.624      ;
; 1.700 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.317     ; 1.625      ;
; 1.716 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.433     ; 1.525      ;
; 1.736 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.393     ; 1.585      ;
; 1.753 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.543     ; 1.019      ;
; 1.763 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 2.046      ;
; 1.769 ; spi_slave:spi_slave_rx_inst|rdata[31] ; tx_iq[31]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.383     ; 1.628      ;
; 1.776 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.359     ; 1.659      ;
; 1.803 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.543     ; 1.069      ;
; 1.834 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 2.117      ;
; 1.846 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.433     ; 1.655      ;
; 1.853 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.317     ; 1.778      ;
; 1.853 ; spi_slave:spi_slave_rx_inst|rdata[29] ; tx_iq[29]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.317     ; 1.778      ;
; 1.874 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.404     ; 1.712      ;
; 1.877 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.404     ; 1.715      ;
; 1.906 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.317     ; 1.831      ;
; 1.907 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.317     ; 1.832      ;
; 1.946 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.440     ; 1.315      ;
; 1.947 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 2.230      ;
; 1.948 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.085     ; 2.105      ;
; 1.953 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.085     ; 2.110      ;
; 1.960 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.829      ;
; 1.961 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.496     ; 1.274      ;
; 1.961 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.373     ; 1.830      ;
; 1.966 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.496     ; 1.279      ;
; 1.970 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.052     ; 2.160      ;
; 1.972 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.440     ; 1.341      ;
; 1.974 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.215     ; 1.568      ;
; 1.976 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.215     ; 1.570      ;
; 1.976 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.447     ; 1.771      ;
; 1.977 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.215     ; 1.571      ;
; 1.977 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.215     ; 1.571      ;
; 1.980 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.212     ; 1.577      ;
; 1.982 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.215     ; 1.576      ;
; 1.988 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.543     ; 1.254      ;
; 2.001 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.440     ; 1.803      ;
; 2.002 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.405     ; 1.839      ;
; 2.004 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.063     ; 2.183      ;
; 2.006 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.393     ; 1.855      ;
; 2.008 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.447     ; 1.803      ;
; 2.011 ; spi_slave:spi_slave_rx_inst|rdata[25] ; tx_iq[25]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.359     ; 1.894      ;
; 2.016 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.359     ; 1.899      ;
; 2.020 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.444     ; 1.818      ;
; 2.023 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.407     ; 1.858      ;
; 2.025 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; tx_iq[5]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.393     ; 1.874      ;
; 2.027 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.393     ; 1.876      ;
; 2.027 ; spi_slave:spi_slave_rx_inst|rdata[11] ; tx_iq[11]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.404     ; 1.865      ;
; 2.038 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.440     ; 1.407      ;
; 2.039 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.215     ; 1.633      ;
; 2.039 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.543     ; 1.305      ;
; 2.039 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.572     ; 1.276      ;
; 2.041 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.509     ; 1.341      ;
; 2.045 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.061      ; 2.348      ;
; 2.065 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.532     ; 1.342      ;
; 2.077 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.532     ; 1.354      ;
; 2.078 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.041      ; 2.361      ;
; 2.080 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.191     ; 1.698      ;
; 2.090 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.543     ; 1.356      ;
; 2.095 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.532     ; 1.372      ;
; 2.098 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.543     ; 1.364      ;
; 2.105 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.532     ; 1.382      ;
; 2.120 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.532     ; 1.397      ;
; 2.123 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.572     ; 1.360      ;
; 2.130 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.572     ; 1.367      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.174 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.399     ; 1.017      ;
; 1.355 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.399     ; 1.198      ;
; 1.590 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.505     ; 1.327      ;
; 1.697 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.341      ;
; 1.706 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.350      ;
; 1.713 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.357      ;
; 1.721 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.365      ;
; 1.731 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.218     ; 1.322      ;
; 1.733 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.377      ;
; 1.749 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.528     ; 1.030      ;
; 1.760 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.218     ; 1.351      ;
; 1.861 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.505      ;
; 1.861 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 1.575      ;
; 1.883 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.511      ;
; 1.885 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.529      ;
; 1.942 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.654      ;
; 1.945 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.385     ; 1.802      ;
; 1.946 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.590      ;
; 1.968 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.612      ;
; 1.976 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.528     ; 1.257      ;
; 1.977 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.385     ; 1.834      ;
; 1.990 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 1.634      ;
; 1.991 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.176     ; 1.624      ;
; 2.017 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.645      ;
; 2.018 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.229     ; 1.598      ;
; 2.029 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.657      ;
; 2.034 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.177     ; 1.666      ;
; 2.035 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.229     ; 1.615      ;
; 2.036 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.664      ;
; 2.044 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.179     ; 1.674      ;
; 2.047 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.229     ; 1.627      ;
; 2.049 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.229     ; 1.629      ;
; 2.059 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.232     ; 1.636      ;
; 2.076 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 1.651      ;
; 2.076 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.704      ;
; 2.087 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 1.662      ;
; 2.092 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 1.806      ;
; 2.100 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.539     ; 1.370      ;
; 2.114 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.230     ; 1.693      ;
; 2.118 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.830      ;
; 2.118 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.232     ; 1.695      ;
; 2.120 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.832      ;
; 2.143 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 1.857      ;
; 2.152 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.864      ;
; 2.153 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 1.867      ;
; 2.160 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 1.874      ;
; 2.163 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 1.877      ;
; 2.165 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.877      ;
; 2.168 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.393     ; 2.017      ;
; 2.169 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.881      ;
; 2.170 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.102     ; 1.877      ;
; 2.174 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.886      ;
; 2.177 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.889      ;
; 2.184 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 1.898      ;
; 2.187 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.813      ;
; 2.193 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.905      ;
; 2.193 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.821      ;
; 2.197 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.823      ;
; 2.198 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.824      ;
; 2.198 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.393     ; 2.047      ;
; 2.199 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.911      ;
; 2.202 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.828      ;
; 2.202 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 1.916      ;
; 2.212 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.103     ; 1.918      ;
; 2.213 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.925      ;
; 2.214 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 1.928      ;
; 2.217 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.929      ;
; 2.219 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.847      ;
; 2.222 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.848      ;
; 2.225 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.937      ;
; 2.228 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.854      ;
; 2.230 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 1.944      ;
; 2.237 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.482     ; 1.997      ;
; 2.239 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.867      ;
; 2.241 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.095     ; 1.955      ;
; 2.249 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.877      ;
; 2.255 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.236     ; 1.828      ;
; 2.257 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.885      ;
; 2.260 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.886      ;
; 2.260 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.886      ;
; 2.263 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.889      ;
; 2.264 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.236     ; 1.837      ;
; 2.272 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.183     ; 1.898      ;
; 2.280 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.908      ;
; 2.282 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.097     ; 1.994      ;
; 2.286 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.393     ; 2.135      ;
; 2.291 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.556      ;
; 2.300 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.393     ; 2.149      ;
; 2.306 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.542     ; 1.573      ;
; 2.307 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.101     ; 2.015      ;
; 2.313 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.099     ; 2.023      ;
; 2.313 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.539     ; 1.583      ;
; 2.354 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 1.982      ;
; 2.372 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.482     ; 2.132      ;
; 2.377 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.642      ;
; 2.387 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.234     ; 1.962      ;
; 2.395 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.101     ; 2.103      ;
; 2.409 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.230     ; 1.988      ;
; 2.424 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.181     ; 2.052      ;
; 2.435 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.101     ; 2.143      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 13.228 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.397     ; 4.641      ;
; 13.952 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.565     ; 5.197      ;
; 15.163 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.166     ; 5.807      ;
; 15.329 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.292     ; 5.847      ;
; 15.409 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.339     ; 6.880      ;
; 15.649 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.292     ; 6.167      ;
; 15.896 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.794     ; 6.912      ;
; 16.111 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.836     ; 7.085      ;
; 16.819 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.432     ; 8.197      ;
; 17.157 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.994     ; 7.973      ;
; 17.310 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.836     ; 8.284      ;
; 17.885 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -4.187     ; 8.508      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.212 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 3.882      ;
; 0.212 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 3.882      ;
; 0.212 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 3.882      ;
; 0.212 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 3.882      ;
; 0.212 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 3.882      ;
; 0.212 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 3.882      ;
; 0.212 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 3.882      ;
; 0.371 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.736      ; 4.356      ;
; 0.371 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.736      ; 4.356      ;
; 0.371 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.736      ; 4.356      ;
; 0.371 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.736      ; 4.356      ;
; 0.406 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.291      ; 3.876      ;
; 0.406 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.291      ; 3.876      ;
; 0.406 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.291      ; 3.876      ;
; 0.406 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.291      ; 3.876      ;
; 0.406 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.291      ; 3.876      ;
; 0.406 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.291      ; 3.876      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.435 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.346      ; 3.902      ;
; 0.450 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.335      ; 3.876      ;
; 0.450 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.335      ; 3.876      ;
; 0.450 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.335      ; 3.876      ;
; 0.450 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.335      ; 3.876      ;
; 0.450 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.335      ; 3.876      ;
; 0.450 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.335      ; 3.876      ;
; 0.450 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.335      ; 3.876      ;
; 0.450 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.335      ; 3.876      ;
; 0.450 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.335      ; 3.876      ;
; 0.499 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.384      ; 3.876      ;
; 0.499 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.384      ; 3.876      ;
; 0.499 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.384      ; 3.876      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.513 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.406      ; 3.884      ;
; 0.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.408      ; 3.881      ;
; 0.520 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.410      ; 3.881      ;
; 0.520 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.410      ; 3.881      ;
; 0.520 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.410      ; 3.881      ;
; 0.520 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.410      ; 3.881      ;
; 0.520 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.410      ; 3.881      ;
; 0.520 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.410      ; 3.881      ;
; 0.520 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.410      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.448      ; 3.881      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.570 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.482      ; 3.903      ;
; 0.595 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.488      ; 3.884      ;
; 0.595 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.488      ; 3.884      ;
; 0.595 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.488      ; 3.884      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_10mhz'                                                                                                                 ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.030 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.091     ; 3.880      ;
; 96.032 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.868      ;
; 96.032 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.868      ;
; 96.032 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.868      ;
; 96.032 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.868      ;
; 96.032 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.868      ;
; 96.032 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.868      ;
; 96.032 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.868      ;
; 96.032 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.101     ; 3.868      ;
; 96.033 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.885      ;
; 96.033 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.885      ;
; 96.033 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.885      ;
; 96.035 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.873      ;
; 96.035 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.882      ;
; 96.134 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.018      ; 3.885      ;
; 96.134 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.018      ; 3.885      ;
; 96.134 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.018      ; 3.885      ;
; 96.142 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.018      ; 3.877      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.028 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 3.558      ;
; 2.118 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.201      ; 3.561      ;
; 2.118 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.201      ; 3.561      ;
; 2.118 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.201      ; 3.561      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.561      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.561      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.161 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.172      ; 3.575      ;
; 2.174 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.147      ; 3.563      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.116      ; 3.561      ;
; 2.211 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.561      ;
; 2.211 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.561      ;
; 2.211 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.561      ;
; 2.211 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.561      ;
; 2.211 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.561      ;
; 2.211 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.561      ;
; 2.211 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.561      ;
; 2.211 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.561      ;
; 2.211 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.561      ;
; 2.221 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.107      ; 3.570      ;
; 2.221 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.107      ; 3.570      ;
; 2.221 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.107      ; 3.570      ;
; 2.221 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.107      ; 3.570      ;
; 2.221 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.107      ; 3.570      ;
; 2.221 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.107      ; 3.570      ;
; 2.221 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.107      ; 3.570      ;
; 2.221 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.107      ; 3.570      ;
; 2.221 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.107      ; 3.570      ;
; 2.244 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.075      ; 3.561      ;
; 2.244 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.075      ; 3.561      ;
; 2.259 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 3.558      ;
; 2.259 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 3.558      ;
; 2.259 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 3.558      ;
; 2.259 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 3.558      ;
; 2.259 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 3.558      ;
; 2.259 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 3.558      ;
; 2.259 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 3.558      ;
; 2.259 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 3.558      ;
; 2.259 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.057      ; 3.558      ;
; 2.276 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.560      ;
; 2.276 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.560      ;
; 2.276 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.560      ;
; 2.298 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.558      ;
; 2.298 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.558      ;
; 2.298 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.558      ;
; 2.298 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.558      ;
; 2.298 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.558      ;
; 2.298 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.558      ;
; 2.298 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.018      ; 3.558      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.557      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.557      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.557      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.557      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.557      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.557      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.557      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.557      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.557      ;
; 2.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.006      ; 3.557      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_10mhz'                                                                                                                 ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.123 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.231      ; 3.566      ;
; 3.130 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.231      ; 3.573      ;
; 3.130 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.231      ; 3.573      ;
; 3.130 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.231      ; 3.573      ;
; 3.250 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.100      ; 3.562      ;
; 3.251 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.110      ; 3.573      ;
; 3.251 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.110      ; 3.573      ;
; 3.251 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.110      ; 3.573      ;
; 3.253 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.109      ; 3.574      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.558      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.558      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.558      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.558      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.558      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.558      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.558      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.091      ; 3.558      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
; 3.255 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.102      ; 3.569      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 59
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.203
Worst Case Available Settling Time: 13.831 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                              ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
; 44.7 MHz   ; 44.7 MHz        ; spi_sck                                                     ;                                                   ;
; 102.26 MHz ; 102.26 MHz      ; ad9866_clk                                                  ;                                                   ;
; 107.09 MHz ; 107.09 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                   ;
; 109.33 MHz ; 109.33 MHz      ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                   ;
; 140.85 MHz ; 140.85 MHz      ; clk_10mhz                                                   ;                                                   ;
; 146.54 MHz ; 146.54 MHz      ; ad9866:ad9866_inst|dut1_pc[0]                               ;                                                   ;
; 214.27 MHz ; 63.75 MHz       ; spi_ce0                                                     ; limit due to minimum port rate restriction (tmin) ;
; 222.92 MHz ; 63.75 MHz       ; spi_ce1                                                     ; limit due to minimum port rate restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_slave:spi_slave_rx2_inst|done                           ; 0.641     ; 0.000         ;
; spi_sck                                                     ; 0.645     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.864     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 1.588     ; 0.000         ;
; ad9866_clk                                                  ; 2.700     ; 0.000         ;
; virt_ad9866_txclk                                           ; 4.841     ; 0.000         ;
; clk_10mhz                                                   ; 92.900    ; 0.000         ;
; spi_ce0                                                     ; 2495.333  ; 0.000         ;
; spi_ce1                                                     ; 2495.514  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.593  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33323.995 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; spi_ce1                                                     ; 0.284  ; 0.000         ;
; ad9866_clk                                                  ; 0.367  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.403  ; 0.000         ;
; clk_10mhz                                                   ; 0.403  ; 0.000         ;
; spi_ce0                                                     ; 0.422  ; 0.000         ;
; spi_sck                                                     ; 0.438  ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.691  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1.040  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1.233  ; 0.000         ;
; virt_ad9866_txclk                                           ; 12.394 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 0.592  ; 0.000            ;
; clk_10mhz ; 96.331 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 1.717 ; 0.000            ;
; clk_10mhz ; 2.760 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; -2.666    ; -2.666        ;
; ad9866_txclk                                                ; -2.666    ; -2.666        ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.246     ; 0.000         ;
; ad9866_clk                                                  ; 5.762     ; 0.000         ;
; spi_sck                                                     ; 31.454    ; 0.000         ;
; clk_10mhz                                                   ; 49.502    ; 0.000         ;
; spi_ce0                                                     ; 1249.350  ; 0.000         ;
; spi_ce1                                                     ; 1249.364  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.407  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.434  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.436  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16665.935 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.641 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.978     ; 2.140      ;
; 0.643 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.981     ; 2.135      ;
; 0.687 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.976     ; 2.096      ;
; 0.688 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.976     ; 2.095      ;
; 0.691 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.978     ; 2.090      ;
; 0.720 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.665     ; 2.374      ;
; 0.733 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.663     ; 2.363      ;
; 0.734 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.607     ; 2.418      ;
; 0.742 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.663     ; 2.354      ;
; 0.754 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.663     ; 2.342      ;
; 0.758 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.392      ;
; 0.764 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.981     ; 2.014      ;
; 0.801 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.349      ;
; 0.815 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.335      ;
; 0.820 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.330      ;
; 0.846 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.304      ;
; 0.849 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.381      ;
; 0.851 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.527     ; 2.381      ;
; 0.854 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.974     ; 1.931      ;
; 0.861 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.527     ; 2.371      ;
; 0.863 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.367      ;
; 0.875 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.355      ;
; 0.876 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.354      ;
; 0.895 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.335      ;
; 0.896 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.254      ;
; 0.902 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.328      ;
; 0.903 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.327      ;
; 0.904 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.326      ;
; 0.910 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.320      ;
; 0.915 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.315      ;
; 0.919 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.311      ;
; 0.920 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.230      ;
; 0.927 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.303      ;
; 0.933 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.860     ; 2.199      ;
; 0.937 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.293      ;
; 0.938 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.292      ;
; 0.940 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.290      ;
; 0.943 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.287      ;
; 0.947 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.283      ;
; 0.950 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.280      ;
; 0.952 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.278      ;
; 0.958 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.272      ;
; 0.958 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.607     ; 2.194      ;
; 0.960 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.270      ;
; 0.961 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.269      ;
; 0.962 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.268      ;
; 0.976 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.254      ;
; 1.001 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.788     ; 2.203      ;
; 1.017 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.663     ; 2.079      ;
; 1.020 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.788     ; 2.184      ;
; 1.026 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.204      ;
; 1.051 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.661     ; 2.047      ;
; 1.066 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.860     ; 2.066      ;
; 1.071 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.788     ; 2.133      ;
; 1.083 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.067      ;
; 1.104 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.665     ; 1.990      ;
; 1.118 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.978     ; 1.663      ;
; 1.119 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.788     ; 2.085      ;
; 1.121 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 2.029      ;
; 1.154 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.076      ;
; 1.159 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.988      ;
; 1.160 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.987      ;
; 1.161 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.986      ;
; 1.166 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.984      ;
; 1.166 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.668     ; 1.925      ;
; 1.166 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.668     ; 1.925      ;
; 1.168 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.979      ;
; 1.169 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.970     ; 1.620      ;
; 1.177 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.526     ; 2.056      ;
; 1.177 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.526     ; 2.056      ;
; 1.180 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.973     ; 1.606      ;
; 1.180 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.978     ; 1.601      ;
; 1.181 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.969      ;
; 1.186 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.961      ;
; 1.190 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.527     ; 2.042      ;
; 1.195 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.955      ;
; 1.201 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.529     ; 2.029      ;
; 1.202 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.526     ; 2.031      ;
; 1.208 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.942      ;
; 1.211 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.527     ; 2.021      ;
; 1.215 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.932      ;
; 1.216 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.934      ;
; 1.222 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.925      ;
; 1.225 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.527     ; 2.007      ;
; 1.227 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.532     ; 2.000      ;
; 1.228 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.526     ; 2.005      ;
; 1.236 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.526     ; 1.997      ;
; 1.236 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.526     ; 1.997      ;
; 1.236 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.527     ; 1.996      ;
; 1.246 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.901      ;
; 1.246 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.901      ;
; 1.250 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.526     ; 1.983      ;
; 1.254 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.612     ; 1.893      ;
; 1.254 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.527     ; 1.978      ;
; 1.259 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.609     ; 1.891      ;
; 1.269 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.532     ; 1.958      ;
; 1.273 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.527     ; 1.959      ;
; 1.274 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.526     ; 1.959      ;
; 1.276 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.526     ; 1.957      ;
; 1.282 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.526     ; 1.951      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.645 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.750      ; 4.097      ;
; 0.645 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.750      ; 4.097      ;
; 0.645 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.750      ; 4.097      ;
; 0.645 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.750      ; 4.097      ;
; 0.645 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.750      ; 4.097      ;
; 0.645 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.750      ; 4.097      ;
; 0.645 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 2.750      ; 4.097      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.684 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.171      ;
; 0.689 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.554      ; 4.857      ;
; 0.689 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.554      ; 4.857      ;
; 0.689 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.554      ; 4.857      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.705 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.131      ; 4.418      ;
; 0.710 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 3.528      ; 4.810      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.747 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41]  ; spi_ce1      ; spi_sck     ; 3.000        ; 2.863      ; 5.108      ;
; 0.757 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.185      ; 4.420      ;
; 0.757 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 3.185      ; 4.420      ;
; 0.757 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.185      ; 4.420      ;
; 0.757 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.185      ; 4.420      ;
; 0.757 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.185      ; 4.420      ;
; 0.757 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.185      ; 4.420      ;
; 0.757 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.185      ; 4.420      ;
; 0.757 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 3.185      ; 4.420      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.398      ; 4.612      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.398      ; 4.612      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.398      ; 4.612      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.398      ; 4.612      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.398      ; 4.612      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.398      ; 4.612      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.301      ;
; 0.778 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 3.398      ; 4.612      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
; 0.789 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 3.000        ; 3.087      ; 5.290      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.864 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.837     ; 2.291      ;
; 0.871 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.836     ; 2.285      ;
; 0.945 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.836     ; 2.211      ;
; 0.946 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.461     ; 2.585      ;
; 0.977 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.780     ; 2.235      ;
; 0.979 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.780     ; 2.233      ;
; 0.990 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.006     ; 1.763      ;
; 1.053 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.006     ; 1.700      ;
; 1.054 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.755      ;
; 1.058 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.465     ; 2.469      ;
; 1.060 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.749      ;
; 1.065 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.605     ; 2.089      ;
; 1.078 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.731      ;
; 1.081 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.605     ; 2.073      ;
; 1.082 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.006     ; 1.671      ;
; 1.091 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.975     ; 1.693      ;
; 1.096 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.605     ; 2.058      ;
; 1.116 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.006     ; 1.637      ;
; 1.116 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.461     ; 2.415      ;
; 1.118 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.465     ; 2.409      ;
; 1.125 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.920     ; 1.714      ;
; 1.136 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.467     ; 2.389      ;
; 1.147 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.605     ; 2.007      ;
; 1.163 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.631     ; 1.965      ;
; 1.166 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.643      ;
; 1.173 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.631     ; 1.955      ;
; 1.182 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.920     ; 1.657      ;
; 1.185 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.624      ;
; 1.189 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.635     ; 1.935      ;
; 1.189 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.931     ; 1.639      ;
; 1.192 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.617      ;
; 1.199 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.635     ; 1.925      ;
; 1.201 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.631     ; 1.927      ;
; 1.203 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.631     ; 1.925      ;
; 1.204 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.631     ; 1.924      ;
; 1.215 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.605     ; 1.939      ;
; 1.217 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.920     ; 1.622      ;
; 1.238 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.331     ; 2.423      ;
; 1.248 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.756     ; 1.988      ;
; 1.248 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.862     ; 1.649      ;
; 1.253 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.310     ; 2.429      ;
; 1.264 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.545      ;
; 1.294 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.435     ; 2.263      ;
; 1.318 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.770     ; 1.904      ;
; 1.319 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.783     ; 1.890      ;
; 1.319 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; tx_iq[5]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.770     ; 1.903      ;
; 1.330 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.832     ; 1.830      ;
; 1.332 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.006     ; 1.421      ;
; 1.333 ; spi_slave:spi_slave_rx_inst|rdata[11] ; tx_iq[11]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.780     ; 1.879      ;
; 1.338 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.839     ; 1.815      ;
; 1.342 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.836     ; 1.814      ;
; 1.344 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.425     ; 2.223      ;
; 1.354 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.744     ; 1.894      ;
; 1.359 ; spi_slave:spi_slave_rx_inst|rdata[25] ; tx_iq[25]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.744     ; 1.889      ;
; 1.360 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.331     ; 2.301      ;
; 1.360 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.770     ; 1.862      ;
; 1.362 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.781     ; 1.849      ;
; 1.368 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.461     ; 2.163      ;
; 1.371 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.839     ; 1.782      ;
; 1.377 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.756     ; 1.859      ;
; 1.378 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.756     ; 1.858      ;
; 1.379 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.461     ; 2.152      ;
; 1.380 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.975     ; 1.404      ;
; 1.399 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.006     ; 1.354      ;
; 1.403 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.922     ; 1.434      ;
; 1.405 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.006     ; 1.348      ;
; 1.415 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.605     ; 1.739      ;
; 1.432 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.975     ; 1.352      ;
; 1.432 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.377      ;
; 1.436 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.373      ;
; 1.440 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.975     ; 1.344      ;
; 1.443 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.366      ;
; 1.450 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.633     ; 1.676      ;
; 1.453 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.696     ; 1.843      ;
; 1.454 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.696     ; 1.842      ;
; 1.460 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.975     ; 1.324      ;
; 1.472 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.337      ;
; 1.473 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.780     ; 1.739      ;
; 1.476 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.780     ; 1.736      ;
; 1.477 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.933     ; 1.349      ;
; 1.477 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -1.006     ; 1.276      ;
; 1.482 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.950     ; 1.327      ;
; 1.487 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.631     ; 1.641      ;
; 1.489 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.633     ; 1.637      ;
; 1.492 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.633     ; 1.634      ;
; 1.496 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.633     ; 1.630      ;
; 1.500 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.633     ; 1.626      ;
; 1.500 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.862     ; 1.397      ;
; 1.511 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.696     ; 1.785      ;
; 1.511 ; spi_slave:spi_slave_rx_inst|rdata[29] ; tx_iq[29]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.696     ; 1.785      ;
; 1.519 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.633     ; 1.607      ;
; 1.519 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.975     ; 1.265      ;
; 1.524 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.922     ; 1.313      ;
; 1.538 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.744     ; 1.710      ;
; 1.549 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.331     ; 2.112      ;
; 1.554 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.922     ; 1.283      ;
; 1.570 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.826     ; 1.596      ;
; 1.574 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.862     ; 1.323      ;
; 1.576 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.862     ; 1.321      ;
; 1.588 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.770     ; 1.634      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.588 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.729      ; 7.457      ;
; 1.593 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.756      ; 7.484      ;
; 1.656 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.734      ; 7.400      ;
; 1.717 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.742      ; 7.340      ;
; 1.814 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.756      ; 7.261      ;
; 1.872 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.742      ; 7.190      ;
; 2.018 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.755      ; 7.056      ;
; 2.075 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.902      ; 7.320      ;
; 2.125 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.743      ; 6.939      ;
; 2.192 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.729      ; 7.022      ;
; 2.311 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.741      ; 6.749      ;
; 2.377 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.736      ; 6.854      ;
; 2.389 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 4.735      ; 6.841      ;
; 5.916 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.734      ; 8.140      ;
; 6.004 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.756      ; 8.071      ;
; 6.009 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.742      ; 8.048      ;
; 6.162 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.743      ; 7.902      ;
; 6.198 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.742      ; 7.864      ;
; 6.265 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.902      ; 8.130      ;
; 7.030 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.833      ; 7.119      ;
; 7.075 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.860      ; 7.106      ;
; 7.459 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.840      ; 6.876      ;
; 7.484 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.741      ; 6.576      ;
; 7.647 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.735      ; 6.583      ;
; 7.908 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.833      ; 6.410      ;
; 7.965 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 4.859      ; 6.213      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.700 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.149      ; 3.471      ;
; 2.753 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.604      ; 3.873      ;
; 3.102 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.491      ; 3.411      ;
; 3.131 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.076      ; 3.477      ;
; 3.169 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.491      ; 3.344      ;
; 3.193 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.818      ; 3.647      ;
; 3.196 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[4]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.029      ; 3.365      ;
; 3.241 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.910      ;
; 3.248 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.903      ;
; 3.322 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 2.984      ; 2.684      ;
; 3.334 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.605      ; 10.313     ;
; 3.357 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13] ; transmitter:transmitter_inst|out_data[11]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.027      ; 3.202      ;
; 3.367 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.784      ;
; 3.374 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.777      ;
; 3.385 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.836      ; 3.473      ;
; 3.406 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.745      ;
; 3.413 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.738      ;
; 3.427 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.818      ; 3.413      ;
; 3.439 ; ad9866_adio[6]                                                    ; adcpipe[1][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.838      ; 3.421      ;
; 3.490 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.536      ; 3.068      ;
; 3.493 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.658      ;
; 3.500 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.651      ;
; 3.532 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.619      ;
; 3.536 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.604      ; 3.090      ;
; 3.539 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.612      ;
; 3.547 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.605      ; 10.100     ;
; 3.564 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.605      ; 10.083     ;
; 3.619 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.532      ;
; 3.626 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.525      ;
; 3.640 ; ad9866_adio[9]                                                    ; adcpipe[1][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.499      ; 2.881      ;
; 3.644 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.715      ; 10.113     ;
; 3.644 ; ad9866_adio[10]                                                   ; adcpipe[1][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.149      ; 2.527      ;
; 3.658 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.493      ;
; 3.665 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.486      ;
; 3.668 ; ad9866_adio[8]                                                    ; adcpipe[1][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.491      ; 2.845      ;
; 3.699 ; ad9866_adio[1]                                                    ; adcpipe[1][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.499      ; 2.822      ;
; 3.708 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.604      ; 2.918      ;
; 3.710 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 8.242      ;
; 3.715 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.536      ; 2.843      ;
; 3.717 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 8.235      ;
; 3.731 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.632      ; 9.943      ;
; 3.745 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.406      ;
; 3.747 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.536      ; 2.811      ;
; 3.752 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.399      ;
; 3.773 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.715      ; 9.984      ;
; 3.784 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.367      ;
; 3.786 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.715      ; 9.971      ;
; 3.791 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.360      ;
; 3.794 ; ad9866_adio[3]                                                    ; adcpipe[1][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.491      ; 2.719      ;
; 3.830 ; ad9866_adio[11]                                                   ; adcpipe[1][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.499      ; 2.691      ;
; 3.833 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.639      ; 9.848      ;
; 3.836 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 8.116      ;
; 3.838 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.693     ; 8.511      ;
; 3.843 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 8.109      ;
; 3.846 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.639      ; 9.835      ;
; 3.865 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.639      ; 9.816      ;
; 3.871 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[13]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.280      ;
; 3.875 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 8.077      ;
; 3.878 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[13]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.273      ;
; 3.879 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.605      ; 9.768      ;
; 3.882 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 8.070      ;
; 3.885 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.605      ; 9.762      ;
; 3.891 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[45]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.571      ; 9.722      ;
; 3.910 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.241      ;
; 3.917 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.234      ;
; 3.934 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.715      ; 9.823      ;
; 3.958 ; ad9866_adio[7]                                                    ; adcpipe[1][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.704      ; 2.768      ;
; 3.962 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 7.990      ;
; 3.964 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.693     ; 8.385      ;
; 3.969 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 7.983      ;
; 3.970 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.605      ; 9.677      ;
; 3.974 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.606      ; 2.654      ;
; 3.991 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.508     ; 8.543      ;
; 4.001 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 7.951      ;
; 4.003 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.693     ; 8.346      ;
; 4.008 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 7.944      ;
; 4.013 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.759      ; 9.788      ;
; 4.019 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.632      ; 9.655      ;
; 4.022 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.605      ; 9.625      ;
; 4.028 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 3.838      ; 2.832      ;
; 4.032 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.715      ; 9.725      ;
; 4.036 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[12]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.115      ;
; 4.043 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[12]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.891     ; 8.108      ;
; 4.076 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[8]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.054      ; 2.510      ;
; 4.082 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[47]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.571      ; 9.531      ;
; 4.083 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]  ; transmitter:transmitter_inst|out_data[0]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; -0.005     ; 2.444      ;
; 4.087 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[11]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.801     ; 8.154      ;
; 4.088 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.605      ; 9.559      ;
; 4.088 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 7.864      ;
; 4.090 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.693     ; 8.259      ;
; 4.094 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[11]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.801     ; 8.147      ;
; 4.094 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[43]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.571      ; 9.519      ;
; 4.095 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -1.090     ; 7.857      ;
; 4.098 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.605      ; 9.549      ;
; 4.102 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.508     ; 8.432      ;
; 4.110 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[42]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.571      ; 9.503      ;
; 4.111 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.605      ; 9.536      ;
; 4.115 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[39]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.605      ; 9.532      ;
; 4.115 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][16] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.639      ; 9.566      ;
; 4.117 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.508     ; 8.417      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                 ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 4.841 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.947     ; 7.792      ;
; 5.315 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.636     ; 7.629      ;
; 5.432 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.784     ; 7.364      ;
; 5.809 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.265     ; 7.506      ;
; 6.090 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.636     ; 6.854      ;
; 6.257 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.598     ; 6.725      ;
; 6.552 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.058     ; 5.970      ;
; 6.704 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.173     ; 6.703      ;
; 6.882 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -4.058     ; 5.640      ;
; 7.040 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.933     ; 5.607      ;
; 8.153 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.365     ; 5.062      ;
; 8.928 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -3.227     ; 4.425      ;
+-------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 92.900 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.881      ;
; 93.008 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.763      ;
; 93.008 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.763      ;
; 93.008 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.763      ;
; 93.008 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.763      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.050 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.731      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.121 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.221     ; 6.660      ;
; 93.158 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.613      ;
; 93.158 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.613      ;
; 93.158 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.613      ;
; 93.158 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.613      ;
; 93.229 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.542      ;
; 93.229 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.542      ;
; 93.229 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.542      ;
; 93.229 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.231     ; 6.542      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.418 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.506      ;
; 93.511 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.388      ;
; 93.511 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.388      ;
; 93.511 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.388      ;
; 93.511 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.388      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 6.190      ;
; 93.827 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.072      ;
; 93.827 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.072      ;
; 93.827 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.072      ;
; 93.827 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.103     ; 6.072      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.119 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.224     ; 5.659      ;
; 94.227 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.234     ; 5.541      ;
; 94.227 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.234     ; 5.541      ;
; 94.227 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.234     ; 5.541      ;
; 94.227 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.234     ; 5.541      ;
; 94.524 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 5.393      ;
; 94.674 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 5.243      ;
; 94.745 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.085     ; 5.172      ;
; 94.921 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.010      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.333 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[8]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 4.547      ;
; 2495.635 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 4.374      ;
; 2495.759 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.015     ; 4.285      ;
; 2495.996 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.121     ; 3.942      ;
; 2496.083 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.008     ; 3.968      ;
; 2496.084 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.024     ; 3.951      ;
; 2496.229 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.021     ; 3.772      ;
; 2496.261 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 3.519      ;
; 2496.261 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 3.519      ;
; 2496.262 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 3.518      ;
; 2496.276 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 3.504      ;
; 2496.281 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.006     ; 3.772      ;
; 2496.351 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.105      ; 3.813      ;
; 2496.384 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 3.496      ;
; 2496.408 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.014     ; 3.637      ;
; 2496.438 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.227      ; 3.848      ;
; 2496.456 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.064     ; 3.502      ;
; 2496.481 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.042     ; 3.536      ;
; 2496.500 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.673     ; 2.849      ;
; 2496.534 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 3.246      ;
; 2496.534 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 3.246      ;
; 2496.535 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 3.245      ;
; 2496.549 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 3.231      ;
; 2496.637 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 3.271      ;
; 2496.649 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.157      ;
; 2496.649 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.157      ;
; 2496.649 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.157      ;
; 2496.649 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.138     ; 3.157      ;
; 2496.652 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.210     ; 3.197      ;
; 2496.655 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.157      ;
; 2496.655 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.157      ;
; 2496.655 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.157      ;
; 2496.655 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.132     ; 3.157      ;
; 2496.659 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.109     ; 3.254      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[8]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[9]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[10]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[11]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.660 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.127     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.661 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 3.157      ;
; 2496.665 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[7]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[6]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[5]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[4]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.122     ; 3.157      ;
; 2496.665 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 3.115      ;
; 2496.666 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.121     ; 3.157      ;
; 2496.666 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 3.114      ;
; 2496.667 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.667 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.667 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.667 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[12]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.120     ; 3.157      ;
; 2496.668 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.714 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.164     ; 3.181      ;
; 2496.718 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.149     ; 3.192      ;
; 2496.731 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.068      ; 3.359      ;
; 2496.732 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.068      ; 3.358      ;
; 2496.734 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.068      ; 3.356      ;
; 2496.738 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.225      ;
; 2496.773 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.355     ; 2.931      ;
; 2496.794 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[5]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.064     ; 3.164      ;
; 2496.809 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.043     ; 3.207      ;
; 2496.817 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[2]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.146      ;
; 2496.817 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.107     ; 3.098      ;
; 2496.821 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.136     ; 3.102      ;
; 2496.866 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[10]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.142     ; 3.014      ;
; 2496.884 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[8]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.109     ; 3.029      ;
; 2496.893 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[3]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.453     ; 2.676      ;
; 2496.894 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[10]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.038     ; 3.127      ;
; 2496.907 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.068      ; 3.183      ;
; 2496.908 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.068      ; 3.182      ;
; 2496.910 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.068      ; 3.180      ;
; 2496.916 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.370     ; 2.773      ;
; 2496.932 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.109     ; 2.981      ;
; 2496.938 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 2.842      ;
; 2496.939 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.242     ; 2.841      ;
; 2496.957 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.107     ; 2.958      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2495.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.205      ; 4.713      ;
; 2495.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.205      ; 4.712      ;
; 2495.561 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 4.718      ;
; 2495.562 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 4.717      ;
; 2495.694 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.205      ; 4.533      ;
; 2495.695 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.205      ; 4.532      ;
; 2495.812 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.039     ; 4.208      ;
; 2495.962 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.039     ; 4.058      ;
; 2495.988 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.419      ; 4.490      ;
; 2496.102 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 4.177      ;
; 2496.103 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 4.176      ;
; 2496.225 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 4.054      ;
; 2496.226 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 4.053      ;
; 2496.241 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.329      ; 4.147      ;
; 2496.275 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.646      ; 4.430      ;
; 2496.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 3.873      ;
; 2496.407 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 3.872      ;
; 2496.412 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.006      ; 3.616      ;
; 2496.482 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.099      ; 3.676      ;
; 2496.555 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.069      ; 3.573      ;
; 2496.568 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.259      ; 3.750      ;
; 2496.571 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 3.708      ;
; 2496.572 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 3.707      ;
; 2496.632 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.099      ; 3.526      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.668 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.119     ; 3.157      ;
; 2496.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.111     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.677 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 3.157      ;
; 2496.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.108     ; 3.157      ;
; 2496.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.108     ; 3.157      ;
; 2496.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.108     ; 3.157      ;
; 2496.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.108     ; 3.157      ;
; 2496.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.108     ; 3.157      ;
; 2496.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.108     ; 3.157      ;
; 2496.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.108     ; 3.157      ;
; 2496.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.108     ; 3.157      ;
; 2496.679 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.108     ; 3.157      ;
; 2496.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.107     ; 3.157      ;
; 2496.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.107     ; 3.157      ;
; 2496.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.107     ; 3.157      ;
; 2496.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.107     ; 3.157      ;
; 2496.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.107     ; 3.157      ;
; 2496.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.107     ; 3.157      ;
; 2496.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.107     ; 3.157      ;
; 2496.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.107     ; 3.157      ;
; 2496.680 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.107     ; 3.157      ;
; 2496.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 3.157      ;
; 2496.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 3.157      ;
; 2496.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.105     ; 3.157      ;
; 2496.685 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.296      ; 3.670      ;
; 2496.705 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.069      ; 3.423      ;
; 2496.798 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.449      ; 3.710      ;
; 2496.811 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.013     ; 3.235      ;
; 2496.815 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.031      ; 3.275      ;
; 2496.835 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.296      ; 3.520      ;
; 2496.890 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.205      ; 3.337      ;
; 2496.899 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 3.380      ;
; 2496.900 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 3.379      ;
; 2496.919 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.210      ; 3.313      ;
; 2496.937 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.257      ; 3.342      ;
; 2496.961 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.013     ; 3.085      ;
; 2496.965 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.031      ; 3.125      ;
; 2496.970 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.449      ; 3.538      ;
; 2497.070 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.205      ; 3.157      ;
; 2497.080 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.285      ; 3.264      ;
; 2497.141 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.646      ; 3.564      ;
; 2497.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.397      ; 3.271      ;
; 2497.224 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.126     ; 2.672      ;
; 2497.233 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.311      ; 3.137      ;
; 2497.281 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 2.631      ;
; 2497.294 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.313     ; 2.415      ;
; 2497.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 2.581      ;
; 2497.338 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 2.636      ;
; 2497.355 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.311      ; 3.015      ;
; 2497.372 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.162     ; 2.488      ;
; 2497.388 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 2.586      ;
; 2497.416 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.110     ; 2.496      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2599.593 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.197     ; 4.378      ;
; 2599.593 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.197     ; 4.378      ;
; 2599.593 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.197     ; 4.378      ;
; 2599.593 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.197     ; 4.378      ;
; 2599.593 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.197     ; 4.378      ;
; 2599.593 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.197     ; 4.378      ;
; 2599.593 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.197     ; 4.378      ;
; 2599.593 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.197     ; 4.378      ;
; 2599.593 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.197     ; 4.378      ;
; 2600.422 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.198     ; 3.548      ;
; 2600.422 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.198     ; 3.548      ;
; 2600.422 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.198     ; 3.548      ;
; 2600.422 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.198     ; 3.548      ;
; 2600.422 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.198     ; 3.548      ;
; 2600.422 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.198     ; 3.548      ;
; 2600.422 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.198     ; 3.548      ;
; 2600.422 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.198     ; 3.548      ;
; 2600.422 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.198     ; 3.548      ;
; 2601.651 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.198     ; 2.319      ;
; 2602.257 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.211     ; 1.700      ;
; 2602.270 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.211     ; 1.687      ;
; 5200.457 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 7.807      ;
; 5200.457 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 7.807      ;
; 5200.457 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 7.807      ;
; 5200.457 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 7.807      ;
; 5200.457 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 7.807      ;
; 5200.457 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 7.807      ;
; 5200.496 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 7.767      ;
; 5200.496 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 7.767      ;
; 5200.496 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 7.767      ;
; 5200.496 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 7.767      ;
; 5201.316 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.092     ; 6.927      ;
; 5201.431 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.092     ; 6.812      ;
; 5201.638 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.626      ;
; 5201.638 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.626      ;
; 5201.638 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.626      ;
; 5201.638 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.626      ;
; 5201.638 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.626      ;
; 5201.638 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.626      ;
; 5201.646 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.092     ; 6.597      ;
; 5201.657 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.607      ;
; 5201.657 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.607      ;
; 5201.657 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.607      ;
; 5201.657 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.607      ;
; 5201.657 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.607      ;
; 5201.657 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.607      ;
; 5201.677 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.586      ;
; 5201.677 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.586      ;
; 5201.677 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.586      ;
; 5201.677 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.586      ;
; 5201.681 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.583      ;
; 5201.681 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.583      ;
; 5201.681 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.583      ;
; 5201.681 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.583      ;
; 5201.681 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.583      ;
; 5201.681 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.583      ;
; 5201.696 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.567      ;
; 5201.696 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.567      ;
; 5201.696 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.567      ;
; 5201.696 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.567      ;
; 5201.720 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.543      ;
; 5201.720 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.543      ;
; 5201.720 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.543      ;
; 5201.720 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.543      ;
; 5201.820 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.820 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.820 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.820 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.820 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.820 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.820 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.820 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.820 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.820 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.820 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.820 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.444      ;
; 5201.845 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.418      ;
; 5201.845 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.418      ;
; 5201.845 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.418      ;
; 5201.845 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.418      ;
; 5201.859 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.404      ;
; 5201.859 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.404      ;
; 5201.859 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.404      ;
; 5201.859 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.404      ;
; 5201.911 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.353      ;
; 5201.911 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.353      ;
; 5201.911 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.353      ;
; 5201.911 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.353      ;
; 5201.911 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.353      ;
; 5201.911 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.353      ;
; 5201.950 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.313      ;
; 5201.950 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.313      ;
; 5201.950 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.313      ;
; 5201.950 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.072     ; 6.313      ;
; 5202.031 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.233      ;
; 5202.031 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.233      ;
; 5202.031 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.233      ;
; 5202.031 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.233      ;
; 5202.031 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.233      ;
; 5202.031 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.071     ; 6.233      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33323.995 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.269      ;
; 33323.995 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.269      ;
; 33323.995 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.269      ;
; 33323.995 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.269      ;
; 33323.995 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.269      ;
; 33323.995 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.269      ;
; 33323.995 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.269      ;
; 33323.995 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.269      ;
; 33323.995 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.269      ;
; 33324.174 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.090      ;
; 33324.174 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.090      ;
; 33324.174 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.090      ;
; 33324.174 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.090      ;
; 33324.174 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.090      ;
; 33324.174 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.090      ;
; 33324.174 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.090      ;
; 33324.174 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.090      ;
; 33324.174 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.090      ;
; 33324.255 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.009      ;
; 33324.255 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.009      ;
; 33324.255 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.009      ;
; 33324.255 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.009      ;
; 33324.255 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.009      ;
; 33324.255 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.009      ;
; 33324.255 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.009      ;
; 33324.255 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.009      ;
; 33324.255 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 9.009      ;
; 33324.434 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.830      ;
; 33324.434 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.830      ;
; 33324.434 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.830      ;
; 33324.434 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.830      ;
; 33324.434 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.830      ;
; 33324.434 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.830      ;
; 33324.434 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.830      ;
; 33324.434 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.830      ;
; 33324.434 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.830      ;
; 33324.617 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.647      ;
; 33324.617 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.647      ;
; 33324.617 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.647      ;
; 33324.617 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.647      ;
; 33324.617 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.647      ;
; 33324.617 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.647      ;
; 33324.617 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.647      ;
; 33324.617 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.647      ;
; 33324.617 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.647      ;
; 33324.877 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.387      ;
; 33324.877 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.387      ;
; 33324.877 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.387      ;
; 33324.877 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.387      ;
; 33324.877 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.387      ;
; 33324.877 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.387      ;
; 33324.877 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.387      ;
; 33324.877 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.387      ;
; 33324.877 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.387      ;
; 33325.047 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.217      ;
; 33325.047 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.217      ;
; 33325.047 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.217      ;
; 33325.047 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.217      ;
; 33325.047 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.217      ;
; 33325.047 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.217      ;
; 33325.047 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.217      ;
; 33325.047 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.217      ;
; 33325.047 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 8.217      ;
; 33325.307 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.957      ;
; 33325.307 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.957      ;
; 33325.307 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.957      ;
; 33325.307 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.957      ;
; 33325.307 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.957      ;
; 33325.307 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.957      ;
; 33325.307 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.957      ;
; 33325.307 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.957      ;
; 33325.307 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.957      ;
; 33325.314 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.950      ;
; 33325.314 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.950      ;
; 33325.314 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.950      ;
; 33325.314 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.950      ;
; 33325.314 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.950      ;
; 33325.314 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.950      ;
; 33325.314 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.950      ;
; 33325.314 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.950      ;
; 33325.314 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.950      ;
; 33325.358 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.906      ;
; 33325.358 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.906      ;
; 33325.358 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.906      ;
; 33325.358 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.906      ;
; 33325.358 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.906      ;
; 33325.358 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.906      ;
; 33325.358 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.906      ;
; 33325.358 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.906      ;
; 33325.358 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.906      ;
; 33325.412 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.852      ;
; 33325.412 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.852      ;
; 33325.412 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.852      ;
; 33325.412 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.852      ;
; 33325.412 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.852      ;
; 33325.412 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.852      ;
; 33325.412 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.852      ;
; 33325.412 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.852      ;
; 33325.412 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.852      ;
; 33325.574 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.071     ; 7.690      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.855      ; 1.369      ;
; 0.346 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.855      ; 1.431      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.669      ;
; 0.464 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.769      ;
; 0.473 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.718      ;
; 0.484 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.619      ; 1.333      ;
; 0.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.741      ;
; 0.502 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.579      ; 1.311      ;
; 0.543 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.619      ; 1.392      ;
; 0.574 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.579      ; 1.383      ;
; 0.577 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 1.341      ;
; 0.578 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.883      ;
; 0.579 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.855      ; 1.664      ;
; 0.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.845      ;
; 0.620 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.579      ; 1.429      ;
; 0.631 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 1.395      ;
; 0.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.954      ;
; 0.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.050      ; 0.894      ;
; 0.651 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 1.415      ;
; 0.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 1.422      ;
; 0.686 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.991      ;
; 0.691 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 0.996      ;
; 0.697 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 1.461      ;
; 0.702 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.519      ; 1.451      ;
; 0.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.950      ;
; 0.708 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.951      ;
; 0.733 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.650      ; 1.613      ;
; 0.745 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.988      ;
; 0.746 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.650      ; 1.626      ;
; 0.751 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 0.994      ;
; 0.760 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.650      ; 1.640      ;
; 0.768 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.011      ;
; 0.774 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.017      ;
; 0.810 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.053      ;
; 0.813 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.855      ; 1.898      ;
; 0.814 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.619      ; 1.663      ;
; 0.837 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.650      ; 1.717      ;
; 0.844 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.506      ; 1.580      ;
; 0.845 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 1.150      ;
; 0.846 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 1.049      ;
; 0.852 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.579      ; 1.661      ;
; 0.868 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 1.071      ;
; 0.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.506      ; 1.609      ;
; 0.887 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.855      ; 1.972      ;
; 0.888 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.131      ;
; 0.899 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.506      ; 1.635      ;
; 0.908 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.314      ; 1.452      ;
; 0.916 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.283      ; 1.429      ;
; 0.931 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.243      ; 1.404      ;
; 1.007 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.198      ; 1.435      ;
; 1.016 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.579      ; 1.825      ;
; 1.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.015      ; 1.228      ;
; 1.020 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.015      ; 1.230      ;
; 1.020 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.015      ; 1.230      ;
; 1.024 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.429      ; 1.648      ;
; 1.063 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.110      ; 1.368      ;
; 1.069 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 1.272      ;
; 1.089 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 1.292      ;
; 1.091 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 1.294      ;
; 1.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.506      ; 1.831      ;
; 1.098 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.650      ; 1.978      ;
; 1.107 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.619      ; 1.956      ;
; 1.133 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.376      ;
; 1.139 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.429      ; 1.763      ;
; 1.145 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.388      ;
; 1.146 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.389      ;
; 1.169 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.412      ;
; 1.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.446      ;
; 1.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.448      ;
; 1.211 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 1.414      ;
; 1.219 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 1.422      ;
; 1.220 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.015      ; 1.430      ;
; 1.221 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.008      ; 1.424      ;
; 1.221 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.506      ; 1.957      ;
; 1.223 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.466      ;
; 1.245 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.429      ; 1.869      ;
; 1.327 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.170      ; 1.727      ;
; 1.332 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.619      ; 2.181      ;
; 1.356 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.162     ; 1.389      ;
; 1.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.429      ; 1.982      ;
; 1.367 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.171      ; 1.733      ;
; 1.395 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.638      ;
; 1.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 1.670      ;
; 1.497 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.740      ;
; 1.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 2.265      ;
; 1.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 1.757      ;
; 1.545 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.534      ; 2.309      ;
; 1.552 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.027      ; 1.774      ;
; 1.575 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.048      ; 1.818      ;
; 1.597 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.619      ; 2.446      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.367 ; transmitter:transmitter_inst|CicInterpM5:in2|q3[45]                                                                                     ; transmitter:transmitter_inst|CicInterpM5:in2|dq3[45]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.744      ; 1.306      ;
; 0.421 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                         ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.669      ;
; 0.423 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.669      ;
; 0.424 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                        ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.424 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.669      ;
; 0.427 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                          ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[0]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.112      ; 0.737      ;
; 0.442 ; transmitter:transmitter_inst|counter[0]                                                                                                 ; transmitter:transmitter_inst|counter[0]                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.684      ;
; 0.473 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[13][0]                                                                                   ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[14][2]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.715      ;
; 0.473 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][0]                                                                            ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.716      ;
; 0.477 ; transmitter:transmitter_inst|CicInterpM5:in2|y3[50]                                                                                     ; transmitter:transmitter_inst|CicInterpM5:in2|y4[50]                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.466      ; 1.138      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[4]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[4]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[1]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[2]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[2]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[4]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[4]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[4]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[4]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[4]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[7]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[7]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[7]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[7]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[1]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[1]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[1]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[1]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[1]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[1]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[4]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[4]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[4]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.738      ;
; 0.491 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[2]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.737      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|parity7                             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[2] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe11a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[1]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[1]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[9]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[1]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; receiver:receiver_rx2_inst|cordic:cordic_inst|X[5][18]                                                                                  ; receiver:receiver_rx2_inst|cordic:cordic_inst|X[6][18]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.408      ; 1.095      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[2]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[2]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[3]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[3]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[3]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[3]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[4]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[4]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[4]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[8]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[8]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[10]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[10]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[10]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[10]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[5]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[5]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[5]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[5]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[6]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[6]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[6]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[6]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[6]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[6]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe6a[1]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[1]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[1]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[1]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[6]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[6]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[6]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[6]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[9]         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[9]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[9]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[9]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[9]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe12a[9]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][0]                                                                                    ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                             ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[4]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.739      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[2]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[2]  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[2]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.738      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.460 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.723      ;
; 0.465 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.731      ;
; 0.483 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.749      ;
; 0.489 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.755      ;
; 0.656 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.286      ;
; 0.693 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.960      ;
; 0.696 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.960      ;
; 0.697 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.697 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.698 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.962      ;
; 0.699 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.962      ;
; 0.700 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.963      ;
; 0.700 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.963      ;
; 0.702 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.966      ;
; 0.708 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.708 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.710 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.973      ;
; 0.712 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.975      ;
; 0.712 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.723 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.989      ;
; 0.726 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.990      ;
; 0.731 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.361      ;
; 0.734 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.365      ;
; 0.737 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.367      ;
; 0.745 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.011      ;
; 0.745 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.375      ;
; 0.746 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.377      ;
; 0.757 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.387      ;
; 0.768 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.399      ;
; 0.776 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.405      ;
; 0.779 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.408      ;
; 0.780 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.046      ;
; 0.782 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.413      ;
; 0.796 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.426      ;
; 0.803 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.433      ;
; 0.816 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.446      ;
; 0.836 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.099      ;
; 0.858 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.121      ;
; 0.865 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.865 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.879 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.142      ;
; 0.986 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.615      ;
; 1.013 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.279      ;
; 1.014 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.016 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.280      ;
; 1.016 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.280      ;
; 1.017 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.283      ;
; 1.018 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.282      ;
; 1.019 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.282      ;
; 1.019 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.285      ;
; 1.020 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.284      ;
; 1.020 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.284      ;
; 1.020 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.285      ;
; 1.021 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.285      ;
; 1.022 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.286      ;
; 1.023 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.286      ;
; 1.028 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.028 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.293      ;
; 1.029 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.660      ;
; 1.031 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.295      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.501 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.766      ;
; 0.609 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.874      ;
; 0.708 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.974      ;
; 0.710 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.715 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.715 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.715 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.715 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.716 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.983      ;
; 0.718 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.985      ;
; 0.726 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.991      ;
; 0.730 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.996      ;
; 0.745 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.011      ;
; 0.797 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.062      ;
; 0.809 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.075      ;
; 0.845 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.110      ;
; 0.875 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.141      ;
; 0.942 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.210      ;
; 0.998 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.263      ;
; 1.027 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.293      ;
; 1.029 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.294      ;
; 1.032 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.298      ;
; 1.034 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.034 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.301      ;
; 1.036 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.302      ;
; 1.037 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.303      ;
; 1.038 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.304      ;
; 1.039 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.305      ;
; 1.039 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.305      ;
; 1.039 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.305      ;
; 1.039 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.305      ;
; 1.040 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.306      ;
; 1.040 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.306      ;
; 1.041 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.307      ;
; 1.042 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.308      ;
; 1.042 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.308      ;
; 1.049 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.315      ;
; 1.049 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.315      ;
; 1.050 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.316      ;
; 1.051 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.317      ;
; 1.052 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.318      ;
; 1.053 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.319      ;
; 1.055 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.321      ;
; 1.126 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.391      ;
; 1.128 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.393      ;
; 1.129 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.395      ;
; 1.136 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.402      ;
; 1.136 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.402      ;
; 1.136 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.402      ;
; 1.136 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.402      ;
; 1.138 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.404      ;
; 1.139 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.405      ;
; 1.140 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.406      ;
; 1.149 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.415      ;
; 1.156 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.156 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.156 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.423      ;
; 1.158 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.424      ;
; 1.159 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.425      ;
; 1.160 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.426      ;
; 1.161 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.427      ;
; 1.161 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.427      ;
; 1.161 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.427      ;
; 1.162 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.428      ;
; 1.162 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.428      ;
; 1.163 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.429      ;
; 1.164 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.430      ;
; 1.164 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.430      ;
; 1.171 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.437      ;
; 1.171 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.437      ;
; 1.173 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.439      ;
; 1.174 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.440      ;
; 1.175 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.441      ;
; 1.177 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.443      ;
; 1.251 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.517      ;
; 1.252 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.517      ;
; 1.256 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.519      ;
; 1.258 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.524      ;
; 1.258 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.524      ;
; 1.258 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.524      ;
; 1.260 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.526      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.669      ;
; 0.419 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.684      ;
; 0.473 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.738      ;
; 0.475 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.740      ;
; 0.617 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.882      ;
; 0.684 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.955      ;
; 0.690 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.958      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.958      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.958      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.958      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.959      ;
; 0.694 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.959      ;
; 0.694 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.959      ;
; 0.694 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.959      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.961      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.963      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.965      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.710 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.714 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.720 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.985      ;
; 0.723 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.989      ;
; 0.732 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 0.997      ;
; 0.734 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.000      ;
; 0.745 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.010      ;
; 0.755 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 1.000      ;
; 0.758 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.023      ;
; 0.766 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.050      ; 1.011      ;
; 0.866 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.132      ;
; 0.866 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.131      ;
; 0.899 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.214      ; 1.308      ;
; 0.914 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.214      ; 1.323      ;
; 0.984 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.250      ;
; 0.985 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.250      ;
; 0.996 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.261      ;
; 1.006 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[6]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[4]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[16]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 1.272      ;
; 1.009 ; counter[20]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.275      ;
; 1.011 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.277      ;
; 1.012 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.278      ;
; 1.012 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.278      ;
; 1.013 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.279      ;
; 1.013 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.278      ;
; 1.014 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.280      ;
; 1.014 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.279      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.052      ; 0.669      ;
; 0.422 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.052      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.423 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.669      ;
; 0.425 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.426 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.427 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.669      ;
; 0.444 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.107      ; 0.746      ;
; 0.459 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.107      ; 0.761      ;
; 0.465 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.107      ; 0.767      ;
; 0.492 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.737      ;
; 0.493 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.738      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.739      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.737      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.740      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.737      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.738      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.738      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.740      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.740      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.738      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.738      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.738      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.738      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.738      ;
; 0.497 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.738      ;
; 0.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.739      ;
; 0.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.741      ;
; 0.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.739      ;
; 0.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.741      ;
; 0.498 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.739      ;
; 0.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.740      ;
; 0.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.740      ;
; 0.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.740      ;
; 0.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.740      ;
; 0.499 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.740      ;
; 0.509 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.755      ;
; 0.509 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.068      ; 0.772      ;
; 0.557 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.326      ; 1.113      ;
; 0.559 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|delayed_wrptr_g[11]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.007      ; 0.761      ;
; 0.578 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.342      ; 1.150      ;
; 0.585 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.107      ; 0.887      ;
; 0.602 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.846      ;
; 0.606 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]           ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.850      ;
; 0.607 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.305      ; 1.142      ;
; 0.618 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[2]           ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.068     ; 0.745      ;
; 0.620 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.865      ;
; 0.621 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.068      ; 0.884      ;
; 0.621 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.050      ; 0.866      ;
; 0.622 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.866      ;
; 0.622 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.866      ;
; 0.622 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.866      ;
; 0.623 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.866      ;
; 0.624 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.868      ;
; 0.624 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.865      ;
; 0.624 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.867      ;
; 0.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.046      ; 0.868      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.438 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.112      ; 0.745      ;
; 0.440 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.112      ; 0.747      ;
; 0.473 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 0.000        ; 3.628      ; 4.326      ;
; 0.473 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.628      ; 4.326      ;
; 0.473 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.628      ; 4.326      ;
; 0.473 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.628      ; 4.326      ;
; 0.473 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.628      ; 4.326      ;
; 0.473 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.628      ; 4.326      ;
; 0.473 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.628      ; 4.326      ;
; 0.473 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.628      ; 4.326      ;
; 0.473 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.628      ; 4.326      ;
; 0.475 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.718      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.739      ;
; 0.498 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.741      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.502 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.746      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.745      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.746      ;
; 0.503 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.747      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.747      ;
; 0.505 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.748      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
; 0.514 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.758      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.759      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.761      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.759      ;
; 0.516 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.516 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.760      ;
; 0.517 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.760      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.017      ; 0.737      ;
; 0.534 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.017      ; 0.746      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.170      ; 0.914      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.156      ; 0.900      ;
; 0.557 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.592      ; 4.374      ;
; 0.557 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 0.000        ; 3.592      ; 4.374      ;
; 0.610 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.121      ; 0.926      ;
; 0.617 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.106      ; 0.918      ;
; 0.620 ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.865      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_slave:spi_slave_rx_inst|treg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.866      ;
; 0.621 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.865      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_slave:spi_slave_rx_inst|treg[20]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.865      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.866      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.622 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.867      ;
; 0.623 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.866      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.868      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_slave:spi_slave_rx_inst|treg[11]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.868      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.868      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_slave:spi_slave_rx2_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_slave:spi_slave_rx_inst|treg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.869      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.867      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.868      ;
; 0.624 ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.868      ;
; 0.625 ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_slave:spi_slave_rx2_inst|treg[46]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.868      ;
; 0.625 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.868      ;
; 0.625 ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_slave:spi_slave_rx2_inst|treg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.868      ;
; 0.625 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.869      ;
; 0.626 ; spi_slave:spi_slave_rx2_inst|rreg[44] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.102      ; 0.923      ;
; 0.626 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; -0.077     ; 0.744      ;
; 0.626 ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.869      ;
; 0.627 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; -0.077     ; 0.745      ;
; 0.636 ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.883      ;
; 0.642 ; spi_slave:spi_slave_rx2_inst|nb[6]    ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.886      ;
; 0.643 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; -0.077     ; 0.761      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.499      ; 4.369      ;
; 0.645 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 0.000        ; 3.499      ; 4.369      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.691 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.943      ; 5.874      ;
; 0.909 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.915      ; 6.064      ;
; 1.024 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.032      ; 6.296      ;
; 1.036 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.026      ; 6.302      ;
; 1.042 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.944      ; 6.226      ;
; 1.119 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.915      ; 6.274      ;
; 1.296 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 4.923      ; 6.459      ;
; 2.100 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.033      ; 7.373      ;
; 2.116 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.199      ; 7.555      ;
; 2.210 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.034      ; 7.484      ;
; 1.125 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.034      ; 6.399      ;
; 2.243 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.025      ; 7.508      ;
; 2.256 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 5.048      ; 7.544      ;
; 6.123 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.027      ; 6.410      ;
; 6.176 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.032      ; 6.468      ;
; 6.262 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.033      ; 6.555      ;
; 6.266 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.026      ; 6.552      ;
; 6.273 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.048      ; 6.581      ;
; 6.274 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.034      ; 6.568      ;
; 6.348 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.199      ; 6.807      ;
; 6.360 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.019      ; 6.639      ;
; 6.363 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.047      ; 6.670      ;
; 6.408 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.034      ; 6.702      ;
; 6.456 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.019      ; 6.735      ;
; 6.488 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.048      ; 6.796      ;
; 6.549 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 5.025      ; 6.834      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.040 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; tx_iq[4]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.181     ; 1.084      ;
; 1.107 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.181     ; 1.151      ;
; 1.121 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.181     ; 1.165      ;
; 1.195 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.206     ; 1.214      ;
; 1.225 ; spi_slave:spi_slave_rx_inst|rdata[24] ; tx_iq[24]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.206     ; 1.244      ;
; 1.247 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.087     ; 1.385      ;
; 1.299 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.087     ; 1.437      ;
; 1.311 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.087     ; 1.449      ;
; 1.320 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.087     ; 1.458      ;
; 1.355 ; spi_slave:spi_slave_rx_inst|rdata[19] ; tx_iq[19]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.206     ; 1.374      ;
; 1.375 ; spi_slave:spi_slave_rx_inst|rdata[21] ; tx_iq[21]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.206     ; 1.394      ;
; 1.394 ; spi_slave:spi_slave_rx_inst|rdata[20] ; tx_iq[20]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.206     ; 1.413      ;
; 1.483 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.531     ; 1.177      ;
; 1.500 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.562     ; 1.163      ;
; 1.518 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.564     ; 1.179      ;
; 1.523 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.206     ; 1.542      ;
; 1.529 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.562     ; 1.192      ;
; 1.530 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 1.669      ;
; 1.542 ; spi_slave:spi_slave_rx_inst|rdata[18] ; tx_iq[18]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.206     ; 1.561      ;
; 1.587 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.176     ; 1.636      ;
; 1.618 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.531     ; 1.312      ;
; 1.622 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.087     ; 1.760      ;
; 1.627 ; spi_slave:spi_slave_rx_inst|rdata[15] ; tx_iq[15]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.522     ; 1.330      ;
; 1.650 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.565     ; 0.914      ;
; 1.650 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; tx_iq[2]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.542     ; 1.333      ;
; 1.655 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.542     ; 1.338      ;
; 1.655 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.542     ; 1.338      ;
; 1.658 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.531     ; 1.352      ;
; 1.662 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.439     ; 1.448      ;
; 1.665 ; spi_slave:spi_slave_rx_inst|rdata[27] ; tx_iq[27]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.439     ; 1.451      ;
; 1.667 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.565     ; 0.931      ;
; 1.672 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.565     ; 0.936      ;
; 1.681 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.565     ; 0.945      ;
; 1.686 ; spi_slave:spi_slave_rx_inst|rdata[28] ; tx_iq[28]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.439     ; 1.472      ;
; 1.688 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.439     ; 1.474      ;
; 1.691 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; tx_iq[3]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.542     ; 1.374      ;
; 1.695 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; tx_iq[1]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.542     ; 1.378      ;
; 1.697 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.507     ; 1.415      ;
; 1.700 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.508     ; 1.417      ;
; 1.722 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.561     ; 1.386      ;
; 1.726 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.087     ; 1.864      ;
; 1.743 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.483     ; 1.485      ;
; 1.753 ; spi_slave:spi_slave_rx_inst|rdata[31] ; tx_iq[31]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.504     ; 1.474      ;
; 1.786 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.675     ; 0.940      ;
; 1.788 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.087     ; 1.926      ;
; 1.818 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.439     ; 1.604      ;
; 1.818 ; spi_slave:spi_slave_rx_inst|rdata[29] ; tx_iq[29]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.439     ; 1.604      ;
; 1.833 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.675     ; 0.987      ;
; 1.842 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.519     ; 1.548      ;
; 1.845 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.519     ; 1.551      ;
; 1.868 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.439     ; 1.654      ;
; 1.870 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.561     ; 1.534      ;
; 1.870 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.439     ; 1.656      ;
; 1.880 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.087     ; 2.018      ;
; 1.889 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.212     ; 1.902      ;
; 1.891 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.212     ; 1.904      ;
; 1.902 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.176     ; 1.951      ;
; 1.923 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.567     ; 1.185      ;
; 1.927 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.347     ; 1.409      ;
; 1.929 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.347     ; 1.411      ;
; 1.929 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.187     ; 1.967      ;
; 1.930 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.347     ; 1.412      ;
; 1.931 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.496     ; 1.660      ;
; 1.932 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.496     ; 1.661      ;
; 1.933 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.345     ; 1.417      ;
; 1.934 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.347     ; 1.416      ;
; 1.935 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.065     ; 2.095      ;
; 1.935 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.347     ; 1.417      ;
; 1.944 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.624     ; 1.149      ;
; 1.945 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.567     ; 1.207      ;
; 1.947 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.624     ; 1.152      ;
; 1.951 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.575     ; 1.601      ;
; 1.958 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.520     ; 1.663      ;
; 1.961 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.509     ; 1.677      ;
; 1.970 ; spi_slave:spi_slave_rx_inst|rdata[25] ; tx_iq[25]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.482     ; 1.713      ;
; 1.972 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.522     ; 1.675      ;
; 1.973 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.568     ; 1.630      ;
; 1.975 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.675     ; 1.129      ;
; 1.975 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.482     ; 1.718      ;
; 1.977 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; tx_iq[5]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.508     ; 1.694      ;
; 1.979 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.575     ; 1.629      ;
; 1.979 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.508     ; 1.696      ;
; 1.981 ; spi_slave:spi_slave_rx_inst|rdata[11] ; tx_iq[11]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.519     ; 1.687      ;
; 1.987 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.347     ; 1.469      ;
; 1.995 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.572     ; 1.648      ;
; 2.003 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.086     ; 2.142      ;
; 2.004 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.567     ; 1.266      ;
; 2.013 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.635     ; 1.207      ;
; 2.019 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.320     ; 1.528      ;
; 2.020 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.675     ; 1.174      ;
; 2.028 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.705     ; 1.152      ;
; 2.034 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.211      ;
; 2.050 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.227      ;
; 2.059 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.236      ;
; 2.070 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.675     ; 1.224      ;
; 2.071 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.248      ;
; 2.074 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.217     ; 2.082      ;
; 2.078 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.496     ; 1.807      ;
; 2.078 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.675     ; 1.232      ;
; 2.080 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.652     ; 1.257      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.233 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.523     ; 0.935      ;
; 1.413 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.523     ; 1.115      ;
; 1.568 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.606     ; 1.187      ;
; 1.682 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.209      ;
; 1.691 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.218      ;
; 1.696 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.223      ;
; 1.704 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.231      ;
; 1.712 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.239      ;
; 1.720 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.356     ; 1.193      ;
; 1.742 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.356     ; 1.215      ;
; 1.781 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.656     ; 0.954      ;
; 1.824 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 1.416      ;
; 1.825 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.352      ;
; 1.843 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.356      ;
; 1.844 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.371      ;
; 1.900 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.240     ; 1.489      ;
; 1.904 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.502     ; 1.627      ;
; 1.904 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.431      ;
; 1.920 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.447      ;
; 1.937 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.502     ; 1.660      ;
; 1.941 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.302     ; 1.468      ;
; 1.941 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.307     ; 1.463      ;
; 1.958 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.656     ; 1.131      ;
; 1.965 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.478      ;
; 1.971 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.361     ; 1.439      ;
; 1.978 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.491      ;
; 1.982 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.495      ;
; 1.984 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.312     ; 1.501      ;
; 1.987 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.361     ; 1.455      ;
; 1.991 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.310     ; 1.510      ;
; 1.998 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.361     ; 1.466      ;
; 1.998 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.361     ; 1.466      ;
; 2.008 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.364     ; 1.473      ;
; 2.018 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.531      ;
; 2.025 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.370     ; 1.484      ;
; 2.028 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 1.620      ;
; 2.041 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.370     ; 1.500      ;
; 2.053 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.647      ;
; 2.053 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.647      ;
; 2.061 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.366     ; 1.524      ;
; 2.064 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.364     ; 1.529      ;
; 2.069 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.661     ; 1.237      ;
; 2.078 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.672      ;
; 2.078 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 1.670      ;
; 2.086 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 1.678      ;
; 2.089 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 1.681      ;
; 2.090 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 1.682      ;
; 2.092 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.686      ;
; 2.096 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.690      ;
; 2.099 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.693      ;
; 2.101 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.695      ;
; 2.101 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.242     ; 1.688      ;
; 2.110 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.517     ; 1.818      ;
; 2.112 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 1.704      ;
; 2.119 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.713      ;
; 2.125 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.719      ;
; 2.125 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.635      ;
; 2.129 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 1.721      ;
; 2.131 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.644      ;
; 2.133 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.643      ;
; 2.134 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.644      ;
; 2.135 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.729      ;
; 2.137 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 1.729      ;
; 2.138 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.648      ;
; 2.138 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.732      ;
; 2.139 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.517     ; 1.847      ;
; 2.141 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.242     ; 1.728      ;
; 2.144 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.657      ;
; 2.146 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.740      ;
; 2.155 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.665      ;
; 2.155 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 1.747      ;
; 2.156 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.666      ;
; 2.161 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.586     ; 1.800      ;
; 2.162 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.675      ;
; 2.163 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.237     ; 1.755      ;
; 2.167 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.680      ;
; 2.179 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.692      ;
; 2.184 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.694      ;
; 2.186 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.696      ;
; 2.189 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.699      ;
; 2.192 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.373     ; 1.648      ;
; 2.198 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.373     ; 1.654      ;
; 2.199 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.319     ; 1.709      ;
; 2.200 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.713      ;
; 2.202 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.235     ; 1.796      ;
; 2.219 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.239     ; 1.809      ;
; 2.222 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.517     ; 1.930      ;
; 2.228 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.517     ; 1.936      ;
; 2.230 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.238     ; 1.821      ;
; 2.240 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.670     ; 1.399      ;
; 2.250 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.664     ; 1.415      ;
; 2.254 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.661     ; 1.422      ;
; 2.270 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.783      ;
; 2.287 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.586     ; 1.926      ;
; 2.301 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.370     ; 1.760      ;
; 2.304 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.239     ; 1.894      ;
; 2.315 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.670     ; 1.474      ;
; 2.327 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.840      ;
; 2.329 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.366     ; 1.792      ;
; 2.336 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.239     ; 1.926      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                   ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 12.394 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.106     ; 4.098      ;
; 13.025 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.240     ; 4.595      ;
; 14.119 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.785     ; 5.144      ;
; 14.273 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.904     ; 5.179      ;
; 14.334 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.054     ; 6.090      ;
; 14.555 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.904     ; 5.461      ;
; 14.779 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.463     ; 6.126      ;
; 14.962 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.500     ; 6.272      ;
; 15.615 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.143     ; 7.282      ;
; 15.891 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.641     ; 7.060      ;
; 16.066 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.500     ; 7.376      ;
; 16.572 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -3.798     ; 7.584      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.592 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.193      ; 3.593      ;
; 0.592 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.193      ; 3.593      ;
; 0.592 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.193      ; 3.593      ;
; 0.592 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.193      ; 3.593      ;
; 0.592 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.193      ; 3.593      ;
; 0.592 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.193      ; 3.593      ;
; 0.592 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.193      ; 3.593      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.691 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.306      ; 3.607      ;
; 0.784 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.828      ; 4.036      ;
; 0.784 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.828      ; 4.036      ;
; 0.784 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.828      ; 4.036      ;
; 0.784 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.828      ; 4.036      ;
; 0.791 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.584      ;
; 0.791 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.584      ;
; 0.791 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.584      ;
; 0.791 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.584      ;
; 0.791 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.584      ;
; 0.791 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.383      ; 3.584      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.819 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.437      ; 3.610      ;
; 0.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.422      ; 3.584      ;
; 0.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.422      ; 3.584      ;
; 0.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.422      ; 3.584      ;
; 0.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.422      ; 3.584      ;
; 0.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.422      ; 3.584      ;
; 0.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.422      ; 3.584      ;
; 0.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.422      ; 3.584      ;
; 0.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.422      ; 3.584      ;
; 0.830 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.422      ; 3.584      ;
; 0.881 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.473      ; 3.584      ;
; 0.881 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.473      ; 3.584      ;
; 0.881 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.473      ; 3.584      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.899 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.499      ; 3.592      ;
; 0.904 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.502      ; 3.590      ;
; 0.904 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.502      ; 3.590      ;
; 0.904 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.502      ; 3.590      ;
; 0.904 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.502      ; 3.590      ;
; 0.904 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.502      ; 3.590      ;
; 0.904 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.502      ; 3.590      ;
; 0.904 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.502      ; 3.590      ;
; 0.905 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.502      ; 3.589      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.530      ; 3.611      ;
; 0.946 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.589      ;
; 0.946 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.543      ; 3.589      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.076     ; 3.595      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.076     ; 3.595      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.083     ; 3.588      ;
; 96.331 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.076     ; 3.595      ;
; 96.332 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.577      ;
; 96.332 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.577      ;
; 96.332 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.577      ;
; 96.332 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.577      ;
; 96.332 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.577      ;
; 96.332 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.577      ;
; 96.332 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.577      ;
; 96.332 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.093     ; 3.577      ;
; 96.334 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.075     ; 3.593      ;
; 96.336 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.084     ; 3.582      ;
; 96.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.033      ; 3.595      ;
; 96.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.033      ; 3.595      ;
; 96.440 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.033      ; 3.595      ;
; 96.452 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.036      ; 3.586      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                       ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.717 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.235      ; 3.177      ;
; 1.717 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.235      ; 3.177      ;
; 1.717 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.235      ; 3.177      ;
; 1.747 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.208      ; 3.180      ;
; 1.760 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.192      ; 3.177      ;
; 1.760 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.192      ; 3.177      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.783 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.170      ; 3.178      ;
; 1.790 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.178      ;
; 1.790 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.178      ;
; 1.790 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.178      ;
; 1.790 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[42] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.178      ;
; 1.790 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[43] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.178      ;
; 1.790 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.178      ;
; 1.790 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[37] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.178      ;
; 1.790 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.178      ;
; 1.790 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.163      ; 3.178      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.796 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.154      ; 3.175      ;
; 1.812 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 3.185      ;
; 1.812 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 3.185      ;
; 1.812 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 3.185      ;
; 1.812 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 3.185      ;
; 1.812 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 3.185      ;
; 1.812 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 3.185      ;
; 1.812 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 3.185      ;
; 1.812 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 3.185      ;
; 1.812 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.148      ; 3.185      ;
; 1.826 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[39] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.178      ;
; 1.826 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[47] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.127      ; 3.178      ;
; 1.850 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.175      ;
; 1.850 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.175      ;
; 1.850 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.175      ;
; 1.850 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.175      ;
; 1.850 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.175      ;
; 1.850 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.175      ;
; 1.850 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.175      ;
; 1.850 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.175      ;
; 1.850 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.175      ;
; 1.851 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.176      ;
; 1.851 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.176      ;
; 1.851 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.176      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.090      ; 3.175      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.090      ; 3.175      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.090      ; 3.175      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.090      ; 3.175      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.090      ; 3.175      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.090      ; 3.175      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.090      ; 3.175      ;
; 1.888 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.072      ; 3.185      ;
; 1.888 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.072      ; 3.185      ;
; 1.888 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.072      ; 3.185      ;
; 1.888 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.072      ; 3.185      ;
; 1.888 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.072      ; 3.185      ;
; 1.888 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.072      ; 3.185      ;
; 1.888 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.072      ; 3.185      ;
; 1.897 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.065      ; 3.187      ;
; 1.897 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.065      ; 3.187      ;
; 1.897 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.065      ; 3.187      ;
; 1.897 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.065      ; 3.187      ;
; 1.897 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.065      ; 3.187      ;
; 1.897 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.065      ; 3.187      ;
; 1.897 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.065      ; 3.187      ;
; 1.897 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.065      ; 3.187      ;
; 1.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.051      ; 3.187      ;
; 1.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.051      ; 3.187      ;
; 1.911 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.051      ; 3.187      ;
; 1.914 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 3.187      ;
; 1.914 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 3.187      ;
; 1.914 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 3.187      ;
; 1.914 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 3.187      ;
; 1.914 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 3.187      ;
; 1.914 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 3.187      ;
; 1.914 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 3.187      ;
; 1.914 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 3.187      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.760 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.226      ; 3.181      ;
; 2.771 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.223      ; 3.189      ;
; 2.771 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.223      ; 3.189      ;
; 2.771 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.223      ; 3.189      ;
; 2.896 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.178      ;
; 2.897 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.096      ; 3.188      ;
; 2.899 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.095      ; 3.189      ;
; 2.899 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.095      ; 3.189      ;
; 2.899 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.095      ; 3.189      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.901 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 3.183      ;
; 2.903 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.175      ;
; 2.903 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.175      ;
; 2.903 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.175      ;
; 2.903 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.175      ;
; 2.903 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.175      ;
; 2.903 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.175      ;
; 2.903 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.175      ;
; 2.903 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 3.175      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 59
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.203
Worst Case Available Settling Time: 15.498 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; spi_sck                                                     ; 0.451     ; 0.000         ;
; ad9866_clk                                                  ; 2.177     ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 2.557     ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 2.714     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 3.175     ; 0.000         ;
; virt_ad9866_txclk                                           ; 8.792     ; 0.000         ;
; clk_10mhz                                                   ; 96.737    ; 0.000         ;
; spi_ce0                                                     ; 2497.782  ; 0.000         ;
; spi_ce1                                                     ; 2497.945  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2602.096  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33329.002 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; spi_ce1                                                     ; 0.050 ; 0.000         ;
; ad9866_clk                                                  ; 0.146 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; spi_ce0                                                     ; 0.185 ; 0.000         ;
; spi_sck                                                     ; 0.186 ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; clk_10mhz                                                   ; 0.188 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 0.239 ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 0.317 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 0.319 ; 0.000         ;
; virt_ad9866_txclk                                           ; 9.644 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-----------+--------+------------------+
; Clock     ; Slack  ; End Point TNS    ;
+-----------+--------+------------------+
; spi_sck   ; 2.196  ; 0.000            ;
; clk_10mhz ; 98.187 ; 0.000            ;
+-----------+--------+------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-----------+-------+------------------+
; Clock     ; Slack ; End Point TNS    ;
+-----------+-------+------------------+
; spi_sck   ; 0.289 ; 0.000            ;
; clk_10mhz ; 1.358 ; 0.000            ;
+-----------+-------+------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; ad9866_rxclk                                                ; 2.563     ; 0.000         ;
; ad9866_txclk                                                ; 2.563     ; 0.000         ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; 4.726     ; 0.000         ;
; ad9866_clk                                                  ; 5.427     ; 0.000         ;
; spi_sck                                                     ; 30.981    ; 0.000         ;
; clk_10mhz                                                   ; 49.225    ; 0.000         ;
; spi_ce0                                                     ; 1248.951  ; 0.000         ;
; spi_ce1                                                     ; 1249.053  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done                           ; 1249.661  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done                            ; 1249.678  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2603.673  ; 0.000         ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 16666.212 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.451 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 1.499      ; 3.025      ;
; 0.564 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.877      ;
; 0.564 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.877      ;
; 0.564 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.877      ;
; 0.564 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.877      ;
; 0.564 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.877      ;
; 0.564 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.877      ;
; 0.564 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.464      ; 2.877      ;
; 0.587 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.181      ; 2.571      ;
; 0.587 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.181      ; 2.571      ;
; 0.587 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.181      ; 2.571      ;
; 0.587 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.181      ; 2.571      ;
; 0.587 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.181      ; 2.571      ;
; 0.587 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.181      ; 2.571      ;
; 0.587 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.181      ; 2.571      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[46]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[42]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.596 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.496      ; 2.877      ;
; 0.775 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.290      ; 2.492      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[36] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.784 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.349      ; 2.542      ;
; 0.792 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.360      ; 2.545      ;
; 0.792 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.360      ; 2.545      ;
; 0.792 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.360      ; 2.545      ;
; 0.792 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.360      ; 2.545      ;
; 0.792 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.360      ; 2.545      ;
; 0.792 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.360      ; 2.545      ;
; 0.792 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.360      ; 2.545      ;
; 0.792 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[32] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.360      ; 2.545      ;
; 0.807 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[46] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.546      ; 2.716      ;
; 0.807 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[44] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.546      ; 2.716      ;
; 0.807 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[45] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.546      ; 2.716      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.825 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.311      ; 2.463      ;
; 0.860 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.481      ; 2.598      ;
; 0.860 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.481      ; 2.598      ;
; 0.883 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.492      ; 2.586      ;
; 0.883 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.492      ; 2.586      ;
; 0.883 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.492      ; 2.586      ;
; 0.883 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.492      ; 2.586      ;
; 0.883 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[42] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.492      ; 2.586      ;
; 0.883 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[43] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.492      ; 2.586      ;
; 0.883 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[38] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.492      ; 2.586      ;
; 0.883 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[37] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.492      ; 2.586      ;
; 0.883 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_ce1      ; spi_sck     ; 2.000        ; 1.492      ; 2.586      ;
; 0.996 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[2]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.240      ;
; 0.996 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[1]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.240      ;
; 0.996 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.240      ;
; 0.996 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.240      ;
; 0.996 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.240      ;
; 0.996 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[0]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.240      ;
; 0.996 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.240      ;
; 0.996 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.240      ;
; 0.996 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[5]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.259      ; 2.240      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
; 1.066 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.304      ; 2.215      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                      ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+
; 2.177 ; ad9866_adio[1]                                                    ; adcpipe[0][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.574      ; 2.404      ;
; 2.319 ; ad9866_adio[4]                                                    ; adcpipe[1][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.375      ; 2.063      ;
; 2.396 ; ad9866_adio[0]                                                    ; adcpipe[1][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.472      ; 2.083      ;
; 2.418 ; ad9866_adio[0]                                                    ; adcpipe[0][0]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.679      ; 2.268      ;
; 2.419 ; ad9866_adio[5]                                                    ; adcpipe[1][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.472      ; 2.060      ;
; 2.508 ; ad9866_adio[2]                                                    ; adcpipe[0][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.706      ; 2.205      ;
; 2.555 ; ad9866_adio[3]                                                    ; adcpipe[0][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.679      ; 2.131      ;
; 2.566 ; ad9866_adio[4]                                                    ; adcpipe[0][4]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.266      ; 1.707      ;
; 2.585 ; ad9866_adio[6]                                                    ; adcpipe[1][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.669      ; 2.091      ;
; 2.603 ; ad9866_adio[10]                                                   ; adcpipe[0][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.574      ; 1.978      ;
; 2.634 ; ad9866_adio[8]                                                    ; adcpipe[0][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.553      ; 1.926      ;
; 2.671 ; ad9866_adio[9]                                                    ; adcpipe[1][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.508      ; 1.844      ;
; 2.678 ; ad9866_adio[8]                                                    ; adcpipe[1][8]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.472      ; 1.801      ;
; 2.721 ; ad9866_adio[7]                                                    ; adcpipe[0][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.553      ; 1.839      ;
; 2.721 ; ad9866_adio[9]                                                    ; adcpipe[0][9]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.574      ; 1.860      ;
; 2.726 ; ad9866_adio[1]                                                    ; adcpipe[1][1]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.508      ; 1.789      ;
; 2.733 ; ad9866_adio[3]                                                    ; adcpipe[1][3]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.472      ; 1.746      ;
; 2.736 ; ad9866_adio[5]                                                    ; adcpipe[0][5]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.553      ; 1.824      ;
; 2.794 ; ad9866_adio[11]                                                   ; adcpipe[1][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.508      ; 1.721      ;
; 2.797 ; ad9866_adio[10]                                                   ; adcpipe[1][10]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.375      ; 1.585      ;
; 2.819 ; ad9866_adio[11]                                                   ; adcpipe[0][11]                                               ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.583      ; 1.771      ;
; 2.831 ; ad9866_adio[7]                                                    ; adcpipe[1][7]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.580      ; 1.756      ;
; 2.848 ; ad9866_adio[6]                                                    ; adcpipe[0][6]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.669      ; 1.828      ;
; 3.026 ; ad9866_adio[2]                                                    ; adcpipe[1][2]                                                ; virt_ad9866_rxclk ; ad9866_clk  ; 13.020       ; 1.599      ; 1.580      ;
; 5.671 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11] ; transmitter:transmitter_inst|out_data[9]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.814      ; 1.660      ;
; 5.709 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13] ; transmitter:transmitter_inst|out_data[11]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.785      ; 1.593      ;
; 5.827 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]  ; transmitter:transmitter_inst|out_data[4]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.808      ; 1.498      ;
; 6.149 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]  ; transmitter:transmitter_inst|out_data[7]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.810      ; 1.178      ;
; 6.164 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10] ; transmitter:transmitter_inst|out_data[8]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.800      ; 1.153      ;
; 6.208 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]  ; transmitter:transmitter_inst|out_data[6]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.886      ; 1.195      ;
; 6.222 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]  ; transmitter:transmitter_inst|out_data[0]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.788      ; 1.083      ;
; 6.238 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]  ; transmitter:transmitter_inst|out_data[5]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.886      ; 1.165      ;
; 6.520 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12] ; transmitter:transmitter_inst|out_data[10]                    ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.772      ; 0.769      ;
; 6.521 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]  ; transmitter:transmitter_inst|out_data[2]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.626      ; 0.622      ;
; 6.530 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]  ; transmitter:transmitter_inst|out_data[1]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.723      ; 0.710      ;
; 6.789 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]  ; transmitter:transmitter_inst|out_data[3]                     ; ad9866_clk        ; ad9866_clk  ; 6.510        ; 0.647      ; 0.375      ;
; 8.481 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 4.150      ;
; 8.492 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 4.139      ;
; 8.495 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 4.136      ;
; 8.506 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 4.125      ;
; 8.549 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 4.082      ;
; 8.554 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.951      ;
; 8.558 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.947      ;
; 8.560 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 4.071      ;
; 8.563 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 4.068      ;
; 8.568 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.937      ;
; 8.572 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.933      ;
; 8.572 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.272      ; 4.727      ;
; 8.574 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 4.057      ;
; 8.585 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[23]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 4.203      ;
; 8.589 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[22]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 4.199      ;
; 8.617 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 4.014      ;
; 8.622 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.883      ;
; 8.626 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.879      ;
; 8.628 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.321      ; 4.720      ;
; 8.628 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 4.003      ;
; 8.631 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 4.000      ;
; 8.636 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[21]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.869      ;
; 8.640 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[20]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.865      ;
; 8.642 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 3.989      ;
; 8.653 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[21]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 4.135      ;
; 8.657 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[20]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 4.131      ;
; 8.661 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.272      ; 4.638      ;
; 8.662 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.321      ; 4.686      ;
; 8.685 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 3.946      ;
; 8.690 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.815      ;
; 8.691 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[38]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.321      ; 4.657      ;
; 8.694 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.811      ;
; 8.696 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 3.935      ;
; 8.699 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 3.932      ;
; 8.704 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[19]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.801      ;
; 8.704 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.321      ; 4.644      ;
; 8.708 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[18]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.797      ;
; 8.710 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 3.921      ;
; 8.721 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[19]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 4.067      ;
; 8.723 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][19] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.288      ; 4.592      ;
; 8.725 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[18]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 4.063      ;
; 8.727 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[37]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.321      ; 4.621      ;
; 8.753 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.320      ; 4.594      ;
; 8.753 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 3.878      ;
; 8.758 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.747      ;
; 8.762 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.743      ;
; 8.764 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.320      ; 4.583      ;
; 8.764 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 3.867      ;
; 8.767 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[15]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 3.864      ;
; 8.767 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.272      ; 4.532      ;
; 8.769 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.346      ; 4.604      ;
; 8.772 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[17]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.733      ;
; 8.774 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[23]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.273     ; 3.980      ;
; 8.776 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Racc[16]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.522     ; 3.729      ;
; 8.777 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][21] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.272      ; 4.522      ;
; 8.778 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[2]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[14]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 3.853      ;
; 8.785 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[22]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.273     ; 3.969      ;
; 8.789 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[17]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 3.999      ;
; 8.793 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[0]                  ; receiver:receiver_rx_inst|firX8R8:fir2|Racc[16]              ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.239     ; 3.995      ;
; 8.802 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.272      ; 4.497      ;
; 8.803 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[36]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.346      ; 4.570      ;
; 8.803 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][13] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.288      ; 4.512      ;
; 8.821 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[0]                 ; receiver:receiver_rx2_inst|firX8R8:fir2|Iacc[13]             ; ad9866_clk        ; ad9866_clk  ; 13.020       ; -0.396     ; 3.810      ;
; 8.825 ; transmitter:transmitter_inst|CicInterpM5:in2|y5[34]               ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22] ; ad9866_clk        ; ad9866_clk  ; 13.020       ; 0.369      ; 4.571      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.557 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.232     ; 1.073      ;
; 2.562 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.233     ; 1.067      ;
; 2.569 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 1.210      ;
; 2.605 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.231     ; 1.026      ;
; 2.606 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.231     ; 1.025      ;
; 2.612 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.232     ; 1.018      ;
; 2.654 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.233     ; 0.975      ;
; 2.655 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 1.113      ;
; 2.655 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 1.112      ;
; 2.658 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 1.110      ;
; 2.661 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.083     ; 1.118      ;
; 2.663 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.084     ; 1.115      ;
; 2.672 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 1.096      ;
; 2.679 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.084     ; 1.099      ;
; 2.685 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.084     ; 1.093      ;
; 2.689 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.084     ; 1.089      ;
; 2.690 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.129      ;
; 2.701 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.084     ; 1.077      ;
; 2.705 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.042     ; 1.115      ;
; 2.705 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.114      ;
; 2.711 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.108      ;
; 2.712 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.107      ;
; 2.715 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.084     ; 1.063      ;
; 2.717 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.102      ;
; 2.721 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.098      ;
; 2.722 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.097      ;
; 2.723 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.096      ;
; 2.725 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.094      ;
; 2.728 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.091      ;
; 2.728 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.042     ; 1.092      ;
; 2.729 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.090      ;
; 2.731 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.088      ;
; 2.731 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.084     ; 1.047      ;
; 2.732 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.087      ;
; 2.735 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.084      ;
; 2.736 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.083      ;
; 2.737 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.082      ;
; 2.738 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.081      ;
; 2.738 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.081      ;
; 2.740 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.079      ;
; 2.740 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.079      ;
; 2.744 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.075      ;
; 2.744 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.075      ;
; 2.744 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.219     ; 1.014      ;
; 2.748 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.230     ; 0.884      ;
; 2.751 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.068      ;
; 2.762 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.057      ;
; 2.779 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 1.040      ;
; 2.783 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.094     ; 0.985      ;
; 2.786 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.093     ; 0.983      ;
; 2.790 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.084     ; 0.988      ;
; 2.799 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 1.015      ;
; 2.802 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 1.012      ;
; 2.811 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.084     ; 0.967      ;
; 2.816 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.219     ; 0.942      ;
; 2.825 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.095     ; 0.942      ;
; 2.831 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.043     ; 0.988      ;
; 2.837 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 0.984      ;
; 2.843 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.019     ; 1.000      ;
; 2.844 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 0.970      ;
; 2.845 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.233     ; 0.784      ;
; 2.852 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.925      ;
; 2.852 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.925      ;
; 2.853 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.924      ;
; 2.855 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.922      ;
; 2.856 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.163     ; 0.958      ;
; 2.858 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.919      ;
; 2.866 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.042     ; 0.954      ;
; 2.866 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.911      ;
; 2.868 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.909      ;
; 2.873 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.096     ; 0.893      ;
; 2.874 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 0.947      ;
; 2.875 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.902      ;
; 2.875 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.902      ;
; 2.876 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.901      ;
; 2.879 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.227     ; 0.756      ;
; 2.879 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.096     ; 0.887      ;
; 2.880 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.897      ;
; 2.880 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 0.941      ;
; 2.881 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.229     ; 0.752      ;
; 2.881 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.042     ; 0.939      ;
; 2.882 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.042     ; 0.938      ;
; 2.883 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.894      ;
; 2.883 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.042     ; 0.937      ;
; 2.885 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 0.936      ;
; 2.888 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.889      ;
; 2.888 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 0.933      ;
; 2.889 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 0.932      ;
; 2.890 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.887      ;
; 2.890 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.084     ; 0.888      ;
; 2.895 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.233     ; 0.734      ;
; 2.896 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.085     ; 0.881      ;
; 2.896 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 0.925      ;
; 2.898 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 0.923      ;
; 2.902 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.042     ; 0.918      ;
; 2.907 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.042     ; 0.913      ;
; 2.907 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 0.914      ;
; 2.909 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 0.912      ;
; 2.909 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.021     ; 0.932      ;
; 2.911 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.042     ; 0.909      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.714 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.181     ; 1.082      ;
; 2.722 ; spi_slave:spi_slave_rx_inst|rdata[13] ; tx_iq[13]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.180     ; 1.075      ;
; 2.741 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.191     ; 1.045      ;
; 2.743 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; tx_iq[9]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.191     ; 1.043      ;
; 2.764 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.239     ; 0.859      ;
; 2.771 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.180     ; 1.026      ;
; 2.772 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.840      ;
; 2.779 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.833      ;
; 2.780 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.025     ; 1.172      ;
; 2.782 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.025     ; 1.170      ;
; 2.788 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 1.005      ;
; 2.791 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.031     ; 1.155      ;
; 2.797 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 0.996      ;
; 2.800 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.239     ; 0.823      ;
; 2.822 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.790      ;
; 2.824 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 0.969      ;
; 2.825 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.029     ; 1.123      ;
; 2.832 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 0.961      ;
; 2.835 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.235     ; 0.792      ;
; 2.842 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.239     ; 0.781      ;
; 2.848 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.764      ;
; 2.849 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.763      ;
; 2.850 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.029     ; 1.098      ;
; 2.853 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.047      ; 1.171      ;
; 2.863 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.083     ; 0.916      ;
; 2.863 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.088     ; 0.911      ;
; 2.867 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.745      ;
; 2.869 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.239     ; 0.754      ;
; 2.870 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.088     ; 0.904      ;
; 2.871 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.083     ; 0.908      ;
; 2.874 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.083     ; 0.905      ;
; 2.875 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.206     ; 0.781      ;
; 2.878 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.154     ; 0.945      ;
; 2.880 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.083     ; 0.899      ;
; 2.880 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 0.913      ;
; 2.887 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.083     ; 0.892      ;
; 2.889 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.206     ; 0.767      ;
; 2.891 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.209     ; 0.762      ;
; 2.902 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.206     ; 0.754      ;
; 2.914 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.184     ; 0.764      ;
; 2.918 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.694      ;
; 2.922 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.193     ; 0.862      ;
; 2.923 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.185     ; 0.869      ;
; 2.925 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; tx_iq[5]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.185     ; 0.867      ;
; 2.926 ; spi_slave:spi_slave_rx_inst|rdata[11] ; tx_iq[11]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.191     ; 0.860      ;
; 2.927 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.010     ; 1.040      ;
; 2.931 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.185     ; 0.861      ;
; 2.933 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.192     ; 0.852      ;
; 2.941 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.239     ; 0.682      ;
; 2.943 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.033      ; 1.067      ;
; 2.945 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.146     ; 0.886      ;
; 2.947 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.004     ; 1.026      ;
; 2.950 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.180     ; 0.847      ;
; 2.951 ; spi_slave:spi_slave_rx_inst|rdata[25] ; tx_iq[25]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.146     ; 0.880      ;
; 2.953 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.025     ; 0.999      ;
; 2.954 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.025     ; 0.998      ;
; 2.957 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.235     ; 0.670      ;
; 2.960 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.033      ; 1.050      ;
; 2.964 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.648      ;
; 2.966 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.209     ; 0.687      ;
; 2.966 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.646      ;
; 2.966 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.069     ; 0.827      ;
; 2.968 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.182     ; 0.827      ;
; 2.970 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.176     ; 0.831      ;
; 2.971 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.154     ; 0.852      ;
; 2.972 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.154     ; 0.851      ;
; 2.974 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.239     ; 0.649      ;
; 2.975 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.239     ; 0.648      ;
; 2.977 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.635      ;
; 2.977 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.635      ;
; 2.984 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.182     ; 0.811      ;
; 2.987 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.250     ; 0.625      ;
; 2.987 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.235     ; 0.640      ;
; 2.989 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.235     ; 0.638      ;
; 2.992 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.086     ; 0.784      ;
; 3.003 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.129     ; 0.845      ;
; 3.005 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.129     ; 0.843      ;
; 3.007 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.191     ; 0.779      ;
; 3.010 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.191     ; 0.776      ;
; 3.014 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.146     ; 0.817      ;
; 3.018 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.185     ; 0.774      ;
; 3.021 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.086     ; 0.755      ;
; 3.021 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.184     ; 0.657      ;
; 3.023 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.086     ; 0.753      ;
; 3.025 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.086     ; 0.751      ;
; 3.025 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.086     ; 0.751      ;
; 3.026 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.235     ; 0.601      ;
; 3.028 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.086     ; 0.748      ;
; 3.029 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.083     ; 0.750      ;
; 3.030 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.239     ; 0.593      ;
; 3.031 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.212     ; 0.619      ;
; 3.032 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.129     ; 0.816      ;
; 3.032 ; spi_slave:spi_slave_rx_inst|rdata[29] ; tx_iq[29]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.129     ; 0.816      ;
; 3.050 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.235     ; 0.577      ;
; 3.054 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.184     ; 0.624      ;
; 3.062 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.209     ; 0.591      ;
; 3.065 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.209     ; 0.588      ;
; 3.067 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.184     ; 0.611      ;
; 3.069 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.033      ; 0.941      ;
; 3.078 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.174     ; 0.725      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 3.175 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.484      ; 3.972      ;
; 3.215 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.471      ; 3.925      ;
; 3.307 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.544      ; 4.003      ;
; 3.321 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.476      ; 3.819      ;
; 3.369 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.476      ; 3.771      ;
; 3.382 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.476      ; 3.758      ;
; 3.672 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.469      ; 3.460      ;
; 3.692 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.484      ; 3.456      ;
; 3.871 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.473      ; 3.364      ;
; 3.922 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.475      ; 3.217      ;
; 4.045 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.472      ; 3.190      ;
; 4.064 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.483      ; 3.082      ;
; 4.111 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 5.000        ; 2.469      ; 3.117      ;
; 8.544 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.484      ; 3.603      ;
; 8.553 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.471      ; 3.587      ;
; 8.634 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.538      ; 3.568      ;
; 8.640 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.476      ; 3.500      ;
; 8.642 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.523      ; 3.544      ;
; 8.676 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.544      ; 3.634      ;
; 8.678 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.476      ; 3.462      ;
; 8.819 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.476      ; 3.321      ;
; 8.821 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.523      ; 3.461      ;
; 8.859 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.537      ; 3.341      ;
; 8.885 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.475      ; 3.254      ;
; 8.953 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.527      ; 3.336      ;
; 9.045 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 10.000       ; 2.472      ; 3.190      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_txclk'                                                                  ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 8.792  ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.544     ; 5.244      ;
; 9.048  ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.374     ; 5.158      ;
; 9.096  ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.472     ; 5.012      ;
; 9.322  ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.167     ; 5.091      ;
; 10.380 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.374     ; 3.826      ;
; 10.482 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.353     ; 3.745      ;
; 10.601 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.623     ; 3.356      ;
; 10.726 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.123     ; 3.731      ;
; 10.764 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.623     ; 3.193      ;
; 10.852 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.534     ; 3.194      ;
; 11.546 ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.210     ; 2.824      ;
; 11.913 ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; 18.000       ; -2.133     ; 2.534      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.737 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.113      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.762 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.088      ;
; 96.772 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.072      ;
; 96.772 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.072      ;
; 96.772 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.072      ;
; 96.772 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.072      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.137     ; 3.055      ;
; 96.797 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.047      ;
; 96.797 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.047      ;
; 96.797 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.047      ;
; 96.797 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.047      ;
; 96.830 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.014      ;
; 96.830 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.014      ;
; 96.830 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.014      ;
; 96.830 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.143     ; 3.014      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.925 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 3.019      ;
; 96.950 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 2.978      ;
; 96.950 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 2.978      ;
; 96.950 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 2.978      ;
; 96.950 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 2.978      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.126 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.043     ; 2.818      ;
; 97.151 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 2.777      ;
; 97.151 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 2.777      ;
; 97.151 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 2.777      ;
; 97.151 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.059     ; 2.777      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.302 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.149     ; 2.536      ;
; 97.337 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.155     ; 2.495      ;
; 97.337 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.155     ; 2.495      ;
; 97.337 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.155     ; 2.495      ;
; 97.337 ; counter[22]                                        ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.155     ; 2.495      ;
; 97.531 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.420      ;
; 97.556 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.395      ;
; 97.589 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.362      ;
; 97.684 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.268      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                                            ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                              ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2497.782 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 2.198      ;
; 2497.801 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[8]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.064     ; 2.142      ;
; 2497.843 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.066     ; 2.120      ;
; 2497.878 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 2.032      ;
; 2498.089 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 1.890      ;
; 2498.091 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.036     ; 1.902      ;
; 2498.115 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 1.864      ;
; 2498.138 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.399     ; 1.470      ;
; 2498.186 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.040     ; 1.803      ;
; 2498.212 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 1.680      ;
; 2498.238 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.003      ; 1.772      ;
; 2498.249 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.037      ; 1.817      ;
; 2498.288 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.061     ; 1.680      ;
; 2498.293 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 1.610      ;
; 2498.307 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.119      ; 1.841      ;
; 2498.322 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.531      ;
; 2498.322 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.531      ;
; 2498.322 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.531      ;
; 2498.324 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[3]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.039     ; 1.644      ;
; 2498.325 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.064     ; 1.618      ;
; 2498.332 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.248     ; 1.449      ;
; 2498.335 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.518      ;
; 2498.370 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.259     ; 1.400      ;
; 2498.373 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a4~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.130     ; 1.526      ;
; 2498.378 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 1.514      ;
; 2498.393 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.125     ; 1.511      ;
; 2498.426 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.126     ; 1.477      ;
; 2498.429 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 1.463      ;
; 2498.441 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.172     ; 1.416      ;
; 2498.444 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.029     ; 1.556      ;
; 2498.448 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.405      ;
; 2498.448 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.405      ;
; 2498.448 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.405      ;
; 2498.449 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.060     ; 1.520      ;
; 2498.461 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.392      ;
; 2498.462 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.040     ; 1.505      ;
; 2498.463 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 1.415      ;
; 2498.487 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[10]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a24~porta_address_reg0        ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 1.493      ;
; 2498.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 1.499      ;
; 2498.496 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a20~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.248     ; 1.285      ;
; 2498.496 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.137     ; 1.396      ;
; 2498.500 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[8]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.063     ; 1.444      ;
; 2498.500 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.353      ;
; 2498.501 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.352      ;
; 2498.505 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.041      ; 1.543      ;
; 2498.505 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.055     ; 1.447      ;
; 2498.506 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.041      ; 1.542      ;
; 2498.509 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 1.471      ;
; 2498.509 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.041      ; 1.539      ;
; 2498.523 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[10]                                                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.064     ; 1.420      ;
; 2498.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[5]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.039     ; 1.442      ;
; 2498.530 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a24~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.055     ; 1.444      ;
; 2498.534 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.259     ; 1.236      ;
; 2498.545 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[2]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.013     ; 1.449      ;
; 2498.558 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.029     ; 1.442      ;
; 2498.567 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[3]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.220     ; 1.220      ;
; 2498.572 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.527     ; 0.908      ;
; 2498.580 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[0]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.220     ; 1.207      ;
; 2498.583 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.055     ; 1.369      ;
; 2498.584 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.063     ; 1.360      ;
; 2498.591 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.130      ; 1.568      ;
; 2498.593 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.074     ; 1.362      ;
; 2498.598 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a28~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.236     ; 1.195      ;
; 2498.601 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[11]     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.063     ; 1.343      ;
; 2498.603 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[6]                                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.060     ; 1.344      ;
; 2498.604 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.040     ; 1.363      ;
; 2498.605 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a44~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.172     ; 1.252      ;
; 2498.609 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.055     ; 1.343      ;
; 2498.611 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 1.241      ;
; 2498.611 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 1.241      ;
; 2498.611 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 1.241      ;
; 2498.614 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|rdptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.382     ; 1.011      ;
; 2498.619 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.055     ; 1.333      ;
; 2498.619 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.041      ; 1.429      ;
; 2498.619 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.148     ; 1.262      ;
; 2498.619 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a8~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.039     ; 1.371      ;
; 2498.620 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.041      ; 1.428      ;
; 2498.621 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                       ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.041     ; 1.345      ;
; 2498.621 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.008      ; 1.416      ;
; 2498.623 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                       ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.041      ; 1.425      ;
; 2498.624 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.229      ;
; 2498.624 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.155     ; 1.228      ;
; 2498.625 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.228      ;
; 2498.625 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.228      ;
; 2498.626 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.227      ;
; 2498.627 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrfull_eq_comp_msb_mux_reg                                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.226      ;
; 2498.627 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a36~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.151     ; 1.251      ;
; 2498.632 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.154     ; 1.221      ;
; 2498.641 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.086     ; 1.248      ;
; 2498.641 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.086     ; 1.248      ;
; 2498.641 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.086     ; 1.248      ;
; 2498.641 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a40~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.086     ; 1.248      ;
; 2498.645 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.082     ; 1.248      ;
; 2498.645 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.082     ; 1.248      ;
; 2498.645 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.082     ; 1.248      ;
; 2498.645 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a32~portb_address_reg0 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.082     ; 1.248      ;
; 2498.648 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[3]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[2]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[1]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.079     ; 1.248      ;
; 2498.648 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a0~portb_address_reg0  ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|q_b[0]                           ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.079     ; 1.248      ;
+----------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2497.945 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.015      ;
; 2497.997 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.213      ; 2.245      ;
; 2498.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.127      ; 2.102      ;
; 2498.033 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.127      ; 2.101      ;
; 2498.037 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.923      ;
; 2498.040 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.127      ; 2.094      ;
; 2498.041 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.127      ; 2.093      ;
; 2498.049 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 2.114      ;
; 2498.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 2.113      ;
; 2498.165 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.344      ; 2.208      ;
; 2498.225 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.022      ; 1.826      ;
; 2498.232 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.162      ; 1.959      ;
; 2498.244 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.001      ; 1.764      ;
; 2498.266 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.004      ; 1.767      ;
; 2498.306 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 1.857      ;
; 2498.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 1.856      ;
; 2498.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.022      ; 1.734      ;
; 2498.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 1.826      ;
; 2498.338 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 1.825      ;
; 2498.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.135      ; 1.821      ;
; 2498.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.004      ; 1.675      ;
; 2498.370 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 1.793      ;
; 2498.371 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 1.792      ;
; 2498.385 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.111      ; 1.755      ;
; 2498.388 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.044     ; 1.597      ;
; 2498.389 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.018     ; 1.622      ;
; 2498.414 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.231      ; 1.846      ;
; 2498.435 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.135      ; 1.729      ;
; 2498.480 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.044     ; 1.505      ;
; 2498.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.018     ; 1.530      ;
; 2498.493 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.231      ; 1.767      ;
; 2498.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 1.630      ;
; 2498.534 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 1.629      ;
; 2498.534 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.135      ; 1.608      ;
; 2498.582 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 1.581      ;
; 2498.583 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 1.580      ;
; 2498.596 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.344      ; 1.777      ;
; 2498.648 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.202      ; 1.583      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.127      ; 1.482      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.652 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.075     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.070     ; 1.248      ;
; 2498.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.140      ; 1.512      ;
; 2498.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.248      ;
; 2498.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.248      ;
; 2498.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.248      ;
; 2498.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.248      ;
; 2498.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.248      ;
; 2498.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.248      ;
; 2498.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.248      ;
; 2498.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.248      ;
; 2498.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.248      ;
; 2498.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.248      ;
; 2498.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.248      ;
; 2498.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.248      ;
; 2498.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.248      ;
; 2498.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.248      ;
; 2498.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.248      ;
; 2498.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.248      ;
; 2498.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.248      ;
; 2498.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.248      ;
; 2498.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.127      ; 1.474      ;
; 2498.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.248      ;
; 2498.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.248      ;
; 2498.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.248      ;
; 2498.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.248      ;
; 2498.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.248      ;
; 2498.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.248      ;
; 2498.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.248      ;
; 2498.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.248      ;
; 2498.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.067     ; 1.248      ;
; 2498.661 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 1.248      ;
; 2498.661 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 1.248      ;
; 2498.661 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.066     ; 1.248      ;
; 2498.669 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.136      ; 1.496      ;
; 2498.669 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.156      ; 1.494      ;
; 2498.671 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.185     ; 1.151      ;
; 2498.704 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.096     ; 1.207      ;
; 2498.714 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.140      ; 1.455      ;
; 2498.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.060     ; 1.203      ;
; 2498.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.194      ;
; 2498.752 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.060     ; 1.195      ;
; 2498.762 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.191      ; 1.458      ;
; 2498.766 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.026     ; 1.215      ;
; 2498.773 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.060     ; 1.174      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                           ; To Node                             ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2602.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.059     ; 1.998      ;
; 2602.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.059     ; 1.998      ;
; 2602.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.059     ; 1.998      ;
; 2602.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.059     ; 1.998      ;
; 2602.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.059     ; 1.998      ;
; 2602.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.059     ; 1.998      ;
; 2602.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.059     ; 1.998      ;
; 2602.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.059     ; 1.998      ;
; 2602.096 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.059     ; 1.998      ;
; 2602.449 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[17]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.060     ; 1.644      ;
; 2602.449 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[16]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.060     ; 1.644      ;
; 2602.449 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.060     ; 1.644      ;
; 2602.449 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.060     ; 1.644      ;
; 2602.449 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.060     ; 1.644      ;
; 2602.449 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.060     ; 1.644      ;
; 2602.449 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.060     ; 1.644      ;
; 2602.449 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.060     ; 1.644      ;
; 2602.449 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.060     ; 1.644      ;
; 2602.989 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.060     ; 1.104      ;
; 2603.248 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state       ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.067     ; 0.838      ;
; 2603.249 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2604.166     ; -0.067     ; 0.837      ;
; 5204.531 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.753      ;
; 5204.531 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.753      ;
; 5204.531 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.753      ;
; 5204.531 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.753      ;
; 5204.531 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.753      ;
; 5204.531 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.753      ;
; 5204.547 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.737      ;
; 5204.547 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.737      ;
; 5204.547 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.737      ;
; 5204.547 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.737      ;
; 5204.981 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0010  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.046     ; 3.293      ;
; 5204.985 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0011  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.046     ; 3.289      ;
; 5205.109 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.175      ;
; 5205.109 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.175      ;
; 5205.109 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.175      ;
; 5205.109 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.175      ;
; 5205.109 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.175      ;
; 5205.109 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.175      ;
; 5205.125 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.159      ;
; 5205.125 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.159      ;
; 5205.125 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.159      ;
; 5205.125 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.159      ;
; 5205.139 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.145      ;
; 5205.139 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.145      ;
; 5205.139 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.145      ;
; 5205.139 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.145      ;
; 5205.139 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.145      ;
; 5205.139 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.145      ;
; 5205.155 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.129      ;
; 5205.155 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.129      ;
; 5205.155 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.129      ;
; 5205.155 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.129      ;
; 5205.158 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.126      ;
; 5205.158 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.126      ;
; 5205.158 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.126      ;
; 5205.158 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.126      ;
; 5205.158 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.126      ;
; 5205.158 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.126      ;
; 5205.159 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|prof_state.0001  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.046     ; 3.115      ;
; 5205.174 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.110      ;
; 5205.174 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.110      ;
; 5205.174 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.110      ;
; 5205.174 ; profile:profile_CW|profile_count[7] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.110      ;
; 5205.177 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.107      ;
; 5205.177 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.107      ;
; 5205.177 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.107      ;
; 5205.177 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.107      ;
; 5205.177 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.107      ;
; 5205.177 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.107      ;
; 5205.190 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.094      ;
; 5205.190 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.094      ;
; 5205.190 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.094      ;
; 5205.190 ; profile:profile_CW|profile_count[2] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 3.094      ;
; 5205.203 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.082      ;
; 5205.203 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.082      ;
; 5205.203 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.082      ;
; 5205.203 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.082      ;
; 5205.203 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.082      ;
; 5205.203 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.082      ;
; 5205.219 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.066      ;
; 5205.219 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.066      ;
; 5205.219 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.066      ;
; 5205.219 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.066      ;
; 5205.254 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.031      ;
; 5205.254 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.031      ;
; 5205.254 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.031      ;
; 5205.254 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.031      ;
; 5205.254 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.031      ;
; 5205.254 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.031      ;
; 5205.270 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[8] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.015      ;
; 5205.270 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.015      ;
; 5205.270 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[9] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.015      ;
; 5205.270 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_count[4] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.035     ; 3.015      ;
; 5205.306 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.978      ;
; 5205.306 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.978      ;
; 5205.306 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.978      ;
; 5205.306 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.978      ;
; 5205.306 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.978      ;
; 5205.306 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 5208.333     ; -0.036     ; 2.978      ;
+----------+-------------------------------------+-------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                    ; To Node                      ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33329.002 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.283      ;
; 33329.002 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.283      ;
; 33329.002 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.283      ;
; 33329.002 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.283      ;
; 33329.002 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.283      ;
; 33329.002 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.283      ;
; 33329.002 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.283      ;
; 33329.002 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.283      ;
; 33329.002 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.283      ;
; 33329.067 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.218      ;
; 33329.067 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.218      ;
; 33329.067 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.218      ;
; 33329.067 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.218      ;
; 33329.067 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.218      ;
; 33329.067 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.218      ;
; 33329.067 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.218      ;
; 33329.067 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.218      ;
; 33329.067 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.218      ;
; 33329.139 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.146      ;
; 33329.139 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.146      ;
; 33329.139 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.146      ;
; 33329.139 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.146      ;
; 33329.139 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.146      ;
; 33329.139 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.146      ;
; 33329.139 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.146      ;
; 33329.139 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.146      ;
; 33329.139 ; iambic:iambic_inst|delay[17] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.146      ;
; 33329.204 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.081      ;
; 33329.204 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.081      ;
; 33329.204 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.081      ;
; 33329.204 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.081      ;
; 33329.204 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.081      ;
; 33329.204 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.081      ;
; 33329.204 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.081      ;
; 33329.204 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.081      ;
; 33329.204 ; iambic:iambic_inst|delay[16] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.081      ;
; 33329.272 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.013      ;
; 33329.272 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.013      ;
; 33329.272 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.013      ;
; 33329.272 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.013      ;
; 33329.272 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.013      ;
; 33329.272 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.013      ;
; 33329.272 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.013      ;
; 33329.272 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.013      ;
; 33329.272 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 4.013      ;
; 33329.409 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.876      ;
; 33329.409 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.876      ;
; 33329.409 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.876      ;
; 33329.409 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.876      ;
; 33329.409 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.876      ;
; 33329.409 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.876      ;
; 33329.409 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.876      ;
; 33329.409 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.876      ;
; 33329.409 ; iambic:iambic_inst|delay[13] ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.876      ;
; 33329.516 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.768      ;
; 33329.516 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.768      ;
; 33329.516 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.768      ;
; 33329.516 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.768      ;
; 33329.516 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.768      ;
; 33329.516 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.768      ;
; 33329.516 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.768      ;
; 33329.516 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.768      ;
; 33329.516 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.768      ;
; 33329.651 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.651 ; iambic:iambic_inst|delay[4]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.633      ;
; 33329.653 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[6]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.631      ;
; 33329.653 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[5]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.631      ;
; 33329.653 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[8]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.631      ;
; 33329.653 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[1]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.631      ;
; 33329.653 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[0]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.631      ;
; 33329.653 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[2]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.631      ;
; 33329.653 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[3]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.631      ;
; 33329.653 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[7]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.631      ;
; 33329.653 ; iambic:iambic_inst|delay[3]  ; iambic:iambic_inst|delay[4]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.631      ;
; 33329.654 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.630      ;
; 33329.654 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.630      ;
; 33329.654 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.630      ;
; 33329.654 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.630      ;
; 33329.654 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.630      ;
; 33329.654 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.630      ;
; 33329.654 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.630      ;
; 33329.654 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.630      ;
; 33329.654 ; iambic:iambic_inst|delay[2]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.630      ;
; 33329.701 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[14] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.583      ;
; 33329.701 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[15] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.583      ;
; 33329.701 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[11] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.583      ;
; 33329.701 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[13] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.583      ;
; 33329.701 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.583      ;
; 33329.701 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[10] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.583      ;
; 33329.701 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[9]  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.583      ;
; 33329.701 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[16] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.583      ;
; 33329.701 ; iambic:iambic_inst|delay[5]  ; iambic:iambic_inst|delay[17] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.036     ; 3.583      ;
; 33329.712 ; iambic:iambic_inst|delay[15] ; iambic:iambic_inst|delay[12] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33333.333    ; -0.035     ; 3.573      ;
+-----------+------------------------------+------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.473      ; 0.627      ;
; 0.081 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.473      ; 0.658      ;
; 0.170 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.336      ; 0.610      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.313      ; 0.603      ;
; 0.189 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.473      ; 0.766      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.342      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.336      ; 0.639      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.316      ;
; 0.215 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.327      ;
; 0.217 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.313      ; 0.634      ;
; 0.228 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.286      ; 0.618      ;
; 0.242 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.313      ; 0.659      ;
; 0.248 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.392      ;
; 0.256 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.286      ; 0.646      ;
; 0.259 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.286      ; 0.649      ;
; 0.260 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.372      ;
; 0.271 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.415      ;
; 0.271 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.286      ; 0.661      ;
; 0.280 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.286      ; 0.670      ;
; 0.287 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.028      ; 0.399      ;
; 0.290 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.434      ;
; 0.290 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.273      ; 0.667      ;
; 0.292 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.436      ;
; 0.296 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.355      ; 0.755      ;
; 0.301 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.411      ;
; 0.303 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.413      ;
; 0.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.355      ; 0.766      ;
; 0.309 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.355      ; 0.768      ;
; 0.320 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.473      ; 0.897      ;
; 0.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.433      ;
; 0.323 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.336      ; 0.763      ;
; 0.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10                   ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.436      ;
; 0.335 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.445      ;
; 0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.449      ;
; 0.350 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.355      ; 0.809      ;
; 0.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.496      ;
; 0.355 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.465      ;
; 0.360 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.313      ; 0.777      ;
; 0.361 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.473      ; 0.938      ;
; 0.372 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.460      ;
; 0.376 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.486      ;
; 0.377 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.260      ; 0.741      ;
; 0.383 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.471      ;
; 0.389 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.260      ; 0.753      ;
; 0.404 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.260      ; 0.768      ;
; 0.408 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.155      ; 0.667      ;
; 0.409 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.136      ; 0.649      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.113      ; 0.644      ;
; 0.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.253      ; 0.775      ;
; 0.442 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a30~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.313      ; 0.859      ;
; 0.459 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.603      ;
; 0.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.011      ; 0.556      ;
; 0.462 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.011      ; 0.557      ;
; 0.463 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.551      ;
; 0.465 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.011      ; 0.560      ;
; 0.466 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.086      ; 0.656      ;
; 0.473 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.561      ;
; 0.475 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.563      ;
; 0.484 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a3~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.355      ; 0.943      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.336      ; 0.930      ;
; 0.504 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.253      ; 0.841      ;
; 0.505 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.615      ;
; 0.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.616      ;
; 0.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.260      ; 0.870      ;
; 0.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.253      ; 0.849      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.637      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.011      ; 0.622      ;
; 0.544 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.654      ;
; 0.544 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.654      ;
; 0.546 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.656      ;
; 0.554 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.642      ;
; 0.554 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.642      ;
; 0.556 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|parity4         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.004      ; 0.644      ;
; 0.560 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.260      ; 0.924      ;
; 0.575 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.685      ;
; 0.603 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.253      ; 0.940      ;
; 0.605 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.336      ; 1.045      ;
; 0.623 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[9]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; -0.105     ; 0.602      ;
; 0.625 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.735      ;
; 0.627 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.094      ; 0.805      ;
; 0.644 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.060      ; 0.808      ;
; 0.676 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.012      ; 0.772      ;
; 0.695 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|rdptr_g[10]                                               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.012      ; 0.791      ;
; 0.698 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.026      ; 0.808      ;
; 0.707 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.286      ; 1.097      ;
; 0.710 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a21~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.336      ; 1.150      ;
; 0.720 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.446      ; 1.270      ;
; 0.727 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|sub_parity5a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.012      ; 0.823      ;
; 0.729 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_v67:rdptr_g1p|counter3a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|ram_block9a39~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.286      ; 1.119      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]                                ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.100      ; 0.330      ;
; 0.146 ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[21]                                ; receiver:receiver_rx_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21]                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.100      ; 0.330      ;
; 0.184 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|wrptr_g[6]                                                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|altsyncram_d271:fifo_ram|ram_block1a16~porta_address_reg0  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.217      ; 0.505      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a4~portb_address_reg0          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.218      ; 0.507      ;
; 0.188 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~portb_address_reg0          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.211      ; 0.503      ;
; 0.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|wrptr_g[0]                                                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|dffpipe_pe9:ws_bwp|dffe3a[0]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.325      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~portb_address_reg0          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.211      ; 0.511      ;
; 0.197 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                          ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a2                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a3                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a1                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a4                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.307      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[1]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                        ; receiver:receiver_rx_inst|firX8R8:fir2|waddr[0]                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a0                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.307      ;
; 0.200 ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                       ; receiver:receiver_rx_inst|firX8R8:fir2|wstate[3]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                            ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.200 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                    ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a10                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a8                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a9                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a6                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a5                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|a_graycounter_rkc:wrptr_g1p|counter6a7                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; transmitter:transmitter_inst|out_data[8]                                                                                               ; DACDp[8]                                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.313      ;
; 0.203 ; transmitter:transmitter_inst|out_data[6]                                                                                               ; DACDp[6]                                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[3][0]                                                                                   ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[4][0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a[4]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[4]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe5a[10]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[10]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe6a[10]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[10]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[10]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[10]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[0]       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[0]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[0]       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe12a[0]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[5]       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[5]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[6]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[6]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[7] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[7]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[4]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[4]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[4]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[4]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[4]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[4]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][0]                                                                                  ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[10][1]                                                                                  ; receiver:receiver_rx_inst|cordic:cordic_inst|Z[11][1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[8]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|ws_dgrp_reg[8]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe7a[7]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[7]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe6a[0]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[0]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe12a[0]       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe13a[0]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[2]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[2]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[3]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[3]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[3]       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[3]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe7a[4]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[4]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[7]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[7]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe8a[6]        ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe9a[6]         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[6]       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[6]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[6]       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe12a[6]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe12a[6]       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe13a[6]        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe10a[11]      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_cql:rs_dgwp|dffpipe_1g9:dffpipe5|dffe11a[11]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                            ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][0]                                                                           ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[5] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[5] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[5] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[5]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[5] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a[7] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe5a[7]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe6a[9] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[1] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe7a[9] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe8a[9] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe9a[9] ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ef9:dffpipe3|dffe10a[9] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe8a[0]      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe9a[0]       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe10a[0]     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_7f9:dffpipe3|dffe11a[0]      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; profile:profile_CW|hang_PTT         ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; profile:profile_CW|enable_hang      ; profile:profile_CW|enable_hang                                                                                                                 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0001                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; profile:profile_CW|char_PTT         ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.196 ; profile:profile_CW|hang_state       ; profile:profile_CW|hang_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.201 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0100                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.320      ;
; 0.209 ; profile:profile_CW|prof_state.0011  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.328      ;
; 0.218 ; profile:profile_CW|prof_state.0000  ; profile:profile_CW|char_PTT                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.337      ;
; 0.276 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.590      ;
; 0.296 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[9]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[9]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[13]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[15]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[3]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_timer[17]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; profile:profile_CW|hang_timer[16]   ; profile:profile_CW|hang_timer[16]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; profile:profile_CW|hang_timer[8]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; profile:profile_CW|timer[17]        ; profile:profile_CW|timer[17]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; profile:profile_CW|timer[16]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; profile:profile_CW|timer[8]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; profile:profile_CW|timer[14]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.309 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[0]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.311 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[0]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.323 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0000                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.442      ;
; 0.323 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.637      ;
; 0.324 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.638      ;
; 0.326 ; profile:profile_CW|profile_count[9] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.640      ;
; 0.328 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.642      ;
; 0.330 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.644      ;
; 0.334 ; profile:profile_CW|profile_count[0] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.648      ;
; 0.337 ; profile:profile_CW|prof_state.0001  ; profile:profile_CW|prof_state.0010                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.341 ; profile:profile_CW|profile_count[4] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.655      ;
; 0.342 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.656      ;
; 0.343 ; profile:profile_CW|profile_count[3] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.657      ;
; 0.348 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.662      ;
; 0.351 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.665      ;
; 0.353 ; profile:profile_CW|profile_count[8] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.667      ;
; 0.355 ; profile:profile_CW|profile_count[5] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.669      ;
; 0.367 ; profile:profile_CW|timer[2]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.368 ; profile:profile_CW|hang_timer[12]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.490      ;
; 0.371 ; profile:profile_CW|prof_state.0100  ; profile:profile_CW|prof_state.0011                                                                                                             ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.490      ;
; 0.371 ; profile:profile_CW|hang_timer[15]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.493      ;
; 0.372 ; profile:profile_CW|hang_timer[17]   ; profile:profile_CW|hang_state                                                                                                                  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.494      ;
; 0.445 ; profile:profile_CW|hang_timer[5]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[7]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; profile:profile_CW|hang_timer[9]    ; profile:profile_CW|hang_timer[10]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; profile:profile_CW|hang_timer[1]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; profile:profile_CW|timer[7]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; profile:profile_CW|hang_timer[11]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; profile:profile_CW|timer[9]         ; profile:profile_CW|timer[10]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; profile:profile_CW|timer[1]         ; profile:profile_CW|timer[2]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; profile:profile_CW|hang_timer[13]   ; profile:profile_CW|hang_timer[14]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.569      ;
; 0.447 ; profile:profile_CW|profile_count[1] ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_6f91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 0.761      ;
; 0.448 ; profile:profile_CW|timer[15]        ; profile:profile_CW|timer[16]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[5]         ; profile:profile_CW|timer[6]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[3]         ; profile:profile_CW|timer[4]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; profile:profile_CW|timer[11]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; profile:profile_CW|timer[13]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.453 ; profile:profile_CW|hang_timer[3]    ; profile:profile_CW|hang_timer[4]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[7]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[11]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[5]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[1]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[11]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; profile:profile_CW|hang_timer[14]   ; profile:profile_CW|hang_timer[15]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[7]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[13]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; profile:profile_CW|hang_timer[6]    ; profile:profile_CW|hang_timer[8]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.457 ; profile:profile_CW|hang_timer[10]   ; profile:profile_CW|hang_timer[12]                                                                                                              ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.579      ;
; 0.457 ; profile:profile_CW|timer[4]         ; profile:profile_CW|timer[5]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; profile:profile_CW|hang_timer[4]    ; profile:profile_CW|hang_timer[6]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.458 ; profile:profile_CW|timer[0]         ; profile:profile_CW|timer[1]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; profile:profile_CW|timer[6]         ; profile:profile_CW|timer[8]                                                                                                                    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; profile:profile_CW|hang_timer[0]    ; profile:profile_CW|hang_timer[2]                                                                                                               ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.581      ;
; 0.459 ; profile:profile_CW|timer[10]        ; profile:profile_CW|timer[12]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; profile:profile_CW|timer[12]        ; profile:profile_CW|timer[14]                                                                                                                   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
+-------+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.062      ; 0.331      ;
; 0.185 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.062      ; 0.331      ;
; 0.193 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[1]                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.062      ; 0.339      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a11                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a9                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a7                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.194 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a10                      ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a7                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a8                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a1                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a0                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a6                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a5                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.195 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a1                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a3                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a4                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.307      ;
; 0.197 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a9                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a11               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a10               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.197 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.307      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.313      ;
; 0.200 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.313      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.313      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.315      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.313      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[6]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[7]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.315      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe22a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[11] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.316      ;
; 0.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.315      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.316      ;
; 0.205 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.316      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[2]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.317      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[9]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.317      ;
; 0.207 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[4]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.317      ;
; 0.216 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|parity4                   ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a0                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.326      ;
; 0.217 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a20~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.170      ; 0.491      ;
; 0.222 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a3                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a4                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.334      ;
; 0.224 ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|counter3a2                ; rxLargeFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_0lk1:auto_generated|a_graycounter_077:rdptr_g1p|sub_parity5a[0]           ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 0.346      ;
; 0.225 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a28~porta_address_reg0    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.183      ; 0.512      ;
; 0.237 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[11]                                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|delayed_wrptr_g[11]                                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.327      ;
; 0.244 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[6]                                                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.151      ; 0.479      ;
; 0.245 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a0~porta_address_reg0     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.153      ; 0.502      ;
; 0.249 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.062      ; 0.395      ;
; 0.259 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|counter6a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[5]                                                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.401      ;
; 0.260 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|sub_parity8a[2]                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|a_graycounter_skc:wrptr_g1p|parity7                          ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.373      ;
; 0.261 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[3]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.372      ;
; 0.262 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe18a[0]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.375      ;
; 0.262 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.373      ;
; 0.262 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|wrptr_g[0]                                                   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|altsyncram_v171:fifo_ram|ram_block9a8~porta_address_reg0     ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.151      ; 0.517      ;
; 0.262 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe16a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe17a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.373      ;
; 0.262 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe21a[8]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.373      ;
; 0.263 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[10] ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.374      ;
; 0.264 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe19a[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_qfn1:auto_generated|alt_synch_pipe_dql:ws_dgrp|dffpipe_2g9:dffpipe14|dffe20a[1]  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.375      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.318      ;
; 0.188 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.320      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.317      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[31]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[30]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[29]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[16]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[18]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[19]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[20]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[24]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.206 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.067      ; 2.387      ;
; 0.207 ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.320      ;
; 0.208 ; spi_slave:spi_slave_rx_inst|rreg[7]   ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.318      ;
; 0.208 ; spi_slave:spi_slave_rx_inst|rreg[20]  ; spi_slave:spi_slave_rx_inst|rreg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.318      ;
; 0.208 ; spi_slave:spi_slave_rx_inst|rreg[18]  ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[31]  ; spi_slave:spi_slave_rx_inst|rreg[32]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.209 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.317      ;
; 0.209 ; spi_slave:spi_slave_rx_inst|rreg[32]  ; spi_slave:spi_slave_rx_inst|rreg[33]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.318      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[34]  ; spi_slave:spi_slave_rx_inst|rreg[35]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.319      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_slave:spi_slave_rx_inst|rreg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.320      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.320      ;
; 0.211 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.320      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.321      ;
; 0.215 ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_slave:spi_slave_rx_inst|rreg[23]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.325      ;
; 0.215 ; spi_slave:spi_slave_rx_inst|rreg[2]   ; spi_slave:spi_slave_rx_inst|rreg[3]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.325      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[0]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[4]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_slave:spi_slave_rx_inst|rreg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.324      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[40] ; spi_slave:spi_slave_rx2_inst|rreg[41]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.326      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[2]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[39] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; spi_slave:spi_slave_rx_inst|rreg[6]   ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.026      ; 0.326      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[46] ; spi_slave:spi_slave_rx2_inst|rdata[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.013      ; 0.313      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[9]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[36] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[6]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[1]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[3]   ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[12]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[13]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.216 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.123      ; 2.453      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[15] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[14] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[42] ; spi_slave:spi_slave_rx2_inst|rreg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.326      ;
; 0.217 ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_slave:spi_slave_rx_inst|rreg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.025      ; 0.326      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.325      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218 ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.326      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.219 ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.024      ; 0.327      ;
; 0.223 ; spi_slave:spi_slave_rx2_inst|rreg[38] ; spi_slave:spi_slave_rx2_inst|rdata[39] ; spi_sck      ; spi_sck     ; 0.000        ; 0.013      ; 0.320      ;
; 0.231 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.081      ; 0.396      ;
; 0.236 ; spi_slave:spi_slave_rx2_inst|rreg[21] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.075      ; 0.395      ;
; 0.243 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rdata[34] ; spi_sck      ; spi_sck     ; 0.000        ; -0.009     ; 0.318      ;
; 0.243 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rdata[33] ; spi_sck      ; spi_sck     ; 0.000        ; -0.009     ; 0.318      ;
; 0.252 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rdata[35] ; spi_sck      ; spi_sck     ; 0.000        ; -0.009     ; 0.327      ;
; 0.255 ; spi_slave:spi_slave_rx2_inst|rreg[26] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; -0.013     ; 0.326      ;
; 0.255 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 0.000        ; -0.013     ; 0.326      ;
; 0.259 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.372      ;
; 0.260 ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_slave:spi_slave_rx2_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.372      ;
; 0.260 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_slave:spi_slave_rx_inst|treg[41]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_slave:spi_slave_rx_inst|treg[36]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.260 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_slave:spi_slave_rx_inst|treg[17]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.372      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.399      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.373      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_slave:spi_slave_rx_inst|treg[37]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_slave:spi_slave_rx2_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.261 ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_slave:spi_slave_rx2_inst|treg[23]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.374      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_slave:spi_slave_rx_inst|treg[26]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.373      ;
; 0.262 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.373      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|dash_memory         ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.210 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.329      ;
; 0.257 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.376      ;
; 0.305 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; iambic:iambic_inst|delay[17]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; iambic:iambic_inst|key_state.SENDDOT   ; iambic:iambic_inst|key_state.DOTDELAY  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.432      ;
; 0.318 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|key_state.DASHDELAY ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.437      ;
; 0.322 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[0]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.442      ;
; 0.350 ; iambic:iambic_inst|dash_memory         ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.469      ;
; 0.352 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|keyer_out           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.471      ;
; 0.380 ; iambic:iambic_inst|key_state.DASHDELAY ; iambic:iambic_inst|key_state.DASHHELD  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.498      ;
; 0.390 ; iambic:iambic_inst|key_state.PREDASH   ; iambic:iambic_inst|key_state.SENDDASH  ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.510      ;
; 0.418 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDASH   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.537      ;
; 0.426 ; iambic:iambic_inst|key_state.PREDOT    ; iambic:iambic_inst|key_state.SENDDOT   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.548      ;
; 0.434 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.553      ;
; 0.457 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.459 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.579      ;
; 0.464 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.583      ;
; 0.466 ; iambic:iambic_inst|delay[16]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.469 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[1]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[2]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.591      ;
; 0.476 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.595      ;
; 0.515 ; iambic:iambic_inst|key_state.DASHHELD  ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.634      ;
; 0.520 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.639      ;
; 0.521 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; iambic:iambic_inst|delay[15]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.642      ;
; 0.524 ; iambic:iambic_inst|delay[7]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.643      ;
; 0.525 ; iambic:iambic_inst|delay[1]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; iambic:iambic_inst|delay[5]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; iambic:iambic_inst|delay[3]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; iambic:iambic_inst|delay[11]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.645      ;
; 0.530 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[11]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.649      ;
; 0.533 ; iambic:iambic_inst|delay[8]            ; iambic:iambic_inst|delay[12]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.652      ;
; 0.534 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[9]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; iambic:iambic_inst|delay[14]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[7]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[15]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[5]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[3]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.537 ; iambic:iambic_inst|delay[6]            ; iambic:iambic_inst|delay[10]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.656      ;
; 0.538 ; iambic:iambic_inst|delay[0]            ; iambic:iambic_inst|delay[4]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; iambic:iambic_inst|delay[12]           ; iambic:iambic_inst|delay[16]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.657      ;
; 0.538 ; iambic:iambic_inst|delay[10]           ; iambic:iambic_inst|delay[14]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.657      ;
; 0.538 ; iambic:iambic_inst|delay[4]            ; iambic:iambic_inst|delay[8]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; iambic:iambic_inst|delay[2]            ; iambic:iambic_inst|delay[6]            ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.556 ; iambic:iambic_inst|dot_memory          ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.675      ;
; 0.568 ; iambic:iambic_inst|key_state.00000     ; iambic:iambic_inst|key_state.PREDOT    ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.687      ;
; 0.574 ; iambic:iambic_inst|key_state.DOTHELD   ; iambic:iambic_inst|key_state.00000     ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.693      ;
; 0.574 ; iambic:iambic_inst|key_state.SENDDASH  ; iambic:iambic_inst|dot_memory          ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.692      ;
; 0.574 ; iambic:iambic_inst|key_state.DOTDELAY  ; iambic:iambic_inst|key_state.DOTHELD   ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.691      ;
; 0.586 ; iambic:iambic_inst|delay[13]           ; iambic:iambic_inst|delay[17]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.705      ;
; 0.587 ; iambic:iambic_inst|delay[9]            ; iambic:iambic_inst|delay[13]           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.706      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.316      ;
; 0.264 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.383      ;
; 0.293 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.412      ;
; 0.294 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.421      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.315 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.434      ;
; 0.318 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.437      ;
; 0.320 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.439      ;
; 0.321 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.440      ;
; 0.327 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.446      ;
; 0.331 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.440      ;
; 0.336 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.025      ; 0.445      ;
; 0.367 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.486      ;
; 0.368 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.487      ;
; 0.379 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.129      ; 0.592      ;
; 0.382 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.129      ; 0.595      ;
; 0.426 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.545      ;
; 0.427 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.546      ;
; 0.430 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.549      ;
; 0.439 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.129      ; 0.652      ;
; 0.442 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.129      ; 0.655      ;
; 0.443 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 0.561      ;
; 0.444 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.129      ; 0.658      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.566      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.569      ;
; 0.453 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.572      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.239 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; tx_iq[4]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.111      ; 0.464      ;
; 0.281 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; tx_iq[0]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.111      ; 0.506      ;
; 0.284 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; tx_iq[8]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.111      ; 0.509      ;
; 0.333 ; spi_slave:spi_slave_rx_inst|rdata[17] ; tx_iq[17]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.097      ; 0.544      ;
; 0.339 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.151      ; 0.604      ;
; 0.345 ; spi_slave:spi_slave_rx_inst|rdata[24] ; tx_iq[24]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.097      ; 0.556      ;
; 0.361 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.151      ; 0.626      ;
; 0.363 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.151      ; 0.628      ;
; 0.370 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.151      ; 0.635      ;
; 0.392 ; spi_slave:spi_slave_rx_inst|rdata[19] ; tx_iq[19]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.097      ; 0.603      ;
; 0.400 ; spi_slave:spi_slave_rx_inst|rdata[21] ; tx_iq[21]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.097      ; 0.611      ;
; 0.408 ; spi_slave:spi_slave_rx_inst|rdata[20] ; tx_iq[20]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.097      ; 0.619      ;
; 0.463 ; spi_slave:spi_slave_rx_inst|rdata[12] ; tx_iq[12]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.048     ; 0.529      ;
; 0.464 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.044     ; 0.534      ;
; 0.468 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.047     ; 0.535      ;
; 0.475 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.151      ; 0.740      ;
; 0.482 ; spi_slave:spi_slave_rx_inst|rdata[16] ; tx_iq[16]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.048     ; 0.548      ;
; 0.484 ; spi_slave:spi_slave_rx_inst|rdata[22] ; tx_iq[22]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.097      ; 0.695      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rdata[18] ; tx_iq[18]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.097      ; 0.702      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.115      ; 0.728      ;
; 0.511 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.044     ; 0.581      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; tx_iq[2]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.050     ; 0.576      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; tx_iq[7]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.050     ; 0.576      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.050     ; 0.576      ;
; 0.517 ; spi_slave:spi_slave_rx_inst|rdata[33] ; rx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.151      ; 0.782      ;
; 0.521 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.005     ; 0.630      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|rdata[27] ; tx_iq[27]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.005     ; 0.632      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; tx_iq[3]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.050     ; 0.590      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.044     ; 0.597      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; tx_iq[1]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.050     ; 0.592      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rdata[15] ; tx_iq[15]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.067     ; 0.575      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.032     ; 0.610      ;
; 0.530 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.038     ; 0.399      ;
; 0.530 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.048     ; 0.596      ;
; 0.533 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.038     ; 0.402      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rdata[28] ; tx_iq[28]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.005     ; 0.643      ;
; 0.535 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.005     ; 0.644      ;
; 0.536 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.038     ; 0.405      ;
; 0.543 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.038     ; 0.412      ;
; 0.553 ; spi_slave:spi_slave_rx_inst|rdata[31] ; tx_iq[31]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.030     ; 0.637      ;
; 0.565 ; spi_slave:spi_slave_rx_inst|rdata[32] ; rx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.151      ; 0.830      ;
; 0.587 ; spi_slave:spi_slave_rx_inst|rdata[37] ; rx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.151      ; 0.852      ;
; 0.592 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.090     ; 0.409      ;
; 0.599 ; spi_slave:spi_slave_rx_inst|rdata[36] ; rx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.048     ; 0.665      ;
; 0.602 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.059     ; 0.657      ;
; 0.602 ; spi_slave:spi_slave_rx_inst|rdata[30] ; tx_iq[30]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.021     ; 0.695      ;
; 0.603 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.005     ; 0.712      ;
; 0.603 ; spi_slave:spi_slave_rx_inst|rdata[29] ; tx_iq[29]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.005     ; 0.712      ;
; 0.611 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.090     ; 0.428      ;
; 0.623 ; spi_slave:spi_slave_rx_inst|rdata[26] ; tx_iq[26]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.005     ; 0.732      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.005     ; 0.733      ;
; 0.632 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.065     ; 0.681      ;
; 0.634 ; spi_slave:spi_slave_rx_inst|rdata[10] ; tx_iq[10]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.065     ; 0.683      ;
; 0.640 ; spi_slave:spi_slave_rx_inst|rdata[34] ; rx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.151      ; 0.905      ;
; 0.651 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.095      ; 0.860      ;
; 0.652 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.057     ; 0.709      ;
; 0.655 ; spi_slave:spi_slave_rx_inst|rdata[23] ; tx_iq[23]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.029     ; 0.740      ;
; 0.656 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.029     ; 0.741      ;
; 0.656 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.095      ; 0.865      ;
; 0.660 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.050     ; 0.724      ;
; 0.663 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.115      ; 0.892      ;
; 0.668 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.057     ; 0.725      ;
; 0.670 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.109      ; 0.893      ;
; 0.672 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.041     ; 0.538      ;
; 0.672 ; spi_slave:spi_slave_rx_inst|rdata[25] ; tx_iq[25]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.021     ; 0.765      ;
; 0.673 ; spi_slave:spi_slave_rx_inst|rdata[14] ; tx_iq[14]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.054     ; 0.733      ;
; 0.674 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.065     ; 0.516      ;
; 0.674 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.041     ; 0.540      ;
; 0.677 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.021     ; 0.770      ;
; 0.678 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.065     ; 0.520      ;
; 0.685 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.066     ; 0.733      ;
; 0.687 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.090     ; 0.504      ;
; 0.688 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.056      ; 0.651      ;
; 0.688 ; spi_slave:spi_slave_rx_inst|rdata[11] ; tx_iq[11]                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.065     ; 0.737      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.650      ;
; 0.690 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.650      ;
; 0.694 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.654      ;
; 0.694 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; tx_iq[6]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.059     ; 0.749      ;
; 0.696 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.656      ;
; 0.697 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.657      ;
; 0.698 ; spi_slave:spi_slave_rx_inst|rdata[35] ; rx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.151      ; 0.963      ;
; 0.698 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.041     ; 0.564      ;
; 0.699 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.068     ; 0.538      ;
; 0.700 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; tx_iq[5]                  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.059     ; 0.755      ;
; 0.702 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.059     ; 0.757      ;
; 0.702 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.094     ; 0.515      ;
; 0.703 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.068     ; 0.749      ;
; 0.706 ; spi_slave:spi_slave_rx_inst|rdata[38] ; cw_fpga                   ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.165      ; 0.985      ;
; 0.711 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.090     ; 0.528      ;
; 0.713 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.673      ;
; 0.727 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.029     ; 0.812      ;
; 0.737 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.069      ; 0.713      ;
; 0.738 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.090     ; 0.555      ;
; 0.741 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.105     ; 0.543      ;
; 0.743 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.090     ; 0.560      ;
; 0.746 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.105     ; 0.548      ;
; 0.748 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.091      ; 0.953      ;
; 0.751 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.094     ; 0.564      ;
; 0.752 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.065     ; 0.594      ;
; 0.754 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.105     ; 0.556      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866:ad9866_inst|dut1_pc[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.317 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.627      ; 3.049      ;
; 0.379 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.629      ; 3.113      ;
; 0.358 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.631      ; 3.094      ;
; 0.435 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.631      ; 3.171      ;
; 0.456 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.574      ; 3.135      ;
; 0.468 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.584      ; 3.157      ;
; 0.507 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.585      ; 3.197      ;
; 0.507 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.631      ; 3.243      ;
; 0.510 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.702      ; 3.317      ;
; 0.562 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.639      ; 3.306      ;
; 0.573 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.569      ; 3.247      ;
; 0.588 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.626      ; 3.319      ;
; 0.599 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; 0.000        ; 2.569      ; 3.273      ;
; 5.143 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[10] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.638      ; 2.906      ;
; 5.191 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[12] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.623      ; 2.939      ;
; 5.308 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[7]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.627      ; 3.060      ;
; 5.309 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[8]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.639      ; 3.073      ;
; 5.322 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[11] ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.629      ; 3.076      ;
; 5.342 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[9]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.623      ; 3.090      ;
; 5.386 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[6]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.628      ; 3.139      ;
; 5.783 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[1]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.631      ; 3.539      ;
; 5.811 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[4]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.702      ; 3.638      ;
; 5.334 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[2]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.631      ; 3.090      ;
; 5.837 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[0]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.631      ; 3.593      ;
; 5.864 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[3]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.639      ; 3.628      ;
; 5.874 ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|datain[5]  ; ad9866:ad9866_inst|dut1_pc[0] ; ad9866:ad9866_inst|dut1_pc[0] ; -5.000       ; 2.626      ; 3.625      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.319 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.034     ; 0.399      ;
; 0.378 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.034     ; 0.458      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rdata[46] ; iambic_mode[0]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.098     ; 0.533      ;
; 0.570 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.069      ; 0.546      ;
; 0.570 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.069      ; 0.546      ;
; 0.577 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.069      ; 0.553      ;
; 0.579 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.074     ; 0.412      ;
; 0.579 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.069      ; 0.555      ;
; 0.581 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.058      ; 0.546      ;
; 0.584 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.069      ; 0.560      ;
; 0.585 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.058      ; 0.550      ;
; 0.642 ; spi_slave:spi_slave_rx2_inst|rdata[47] ; iambic_mode[1]            ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.033     ; 0.723      ;
; 0.649 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 0.657      ;
; 0.653 ; spi_slave:spi_slave_rx2_inst|rdata[39] ; keyer_revers              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.033     ; 0.734      ;
; 0.654 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.069      ; 0.630      ;
; 0.660 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.627      ;
; 0.664 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.069      ; 0.640      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.122      ; 0.694      ;
; 0.672 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.074     ; 0.505      ;
; 0.689 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.069      ; 0.665      ;
; 0.694 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.069      ; 0.670      ;
; 0.699 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.069      ; 0.675      ;
; 0.704 ; spi_slave:spi_slave_rx2_inst|rdata[36] ; keyer_weight[4]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.066      ; 0.677      ;
; 0.714 ; spi_slave:spi_slave_rx2_inst|rdata[32] ; keyer_weight[0]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.055      ; 0.676      ;
; 0.716 ; spi_slave:spi_slave_rx2_inst|rdata[35] ; keyer_weight[3]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.055      ; 0.678      ;
; 0.716 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.683      ;
; 0.718 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.063      ; 0.688      ;
; 0.720 ; spi_slave:spi_slave_rx2_inst|rdata[34] ; keyer_weight[2]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.055      ; 0.682      ;
; 0.722 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.689      ;
; 0.724 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.064      ; 0.695      ;
; 0.725 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.692      ;
; 0.727 ; spi_slave:spi_slave_rx2_inst|rdata[33] ; keyer_weight[1]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.055      ; 0.689      ;
; 0.727 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.687      ;
; 0.731 ; spi_slave:spi_slave_rx2_inst|rdata[38] ; keyer_weight[6]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.077     ; 0.561      ;
; 0.734 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.049      ; 0.690      ;
; 0.735 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.049      ; 0.691      ;
; 0.737 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.704      ;
; 0.747 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.052      ; 0.706      ;
; 0.755 ; spi_slave:spi_slave_rx2_inst|rdata[42] ; cw_speed[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.838      ;
; 0.756 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.053      ; 0.716      ;
; 0.758 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 0.766      ;
; 0.763 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.772      ;
; 0.765 ; spi_slave:spi_slave_rx2_inst|rdata[43] ; cw_speed[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.848      ;
; 0.767 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.121      ; 0.795      ;
; 0.769 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 0.777      ;
; 0.770 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.779      ;
; 0.776 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.785      ;
; 0.779 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 0.787      ;
; 0.780 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; cw_speed[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.863      ;
; 0.781 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 0.789      ;
; 0.782 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.791      ;
; 0.782 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.121      ; 0.810      ;
; 0.783 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 0.791      ;
; 0.785 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 0.793      ;
; 0.793 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.802      ;
; 0.793 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.802      ;
; 0.793 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.802      ;
; 0.794 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.803      ;
; 0.794 ; spi_slave:spi_slave_rx2_inst|rdata[45] ; cw_speed[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.085     ; 0.823      ;
; 0.795 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; cw_speed[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.031     ; 0.878      ;
; 0.798 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.807      ;
; 0.800 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 0.808      ;
; 0.801 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 0.809      ;
; 0.802 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.811      ;
; 0.803 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.812      ;
; 0.803 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.812      ;
; 0.808 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 0.816      ;
; 0.809 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.776      ;
; 0.809 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.061      ; 0.777      ;
; 0.809 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.776      ;
; 0.811 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.101      ; 0.819      ;
; 0.816 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.783      ;
; 0.816 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.783      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.785      ;
; 0.820 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.787      ;
; 0.821 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.083     ; 0.645      ;
; 0.823 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.079     ; 0.651      ;
; 0.823 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.790      ;
; 0.826 ; spi_slave:spi_slave_rx2_inst|rdata[37] ; keyer_weight[5]           ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.077     ; 0.656      ;
; 0.826 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.049      ; 0.782      ;
; 0.826 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.049      ; 0.782      ;
; 0.826 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.123      ; 0.856      ;
; 0.826 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.793      ;
; 0.830 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 0.839      ;
; 0.832 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.799      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.800      ;
; 0.834 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.801      ;
; 0.836 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.803      ;
; 0.836 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.803      ;
; 0.839 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.806      ;
; 0.839 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.100      ; 0.846      ;
; 0.845 ; spi_slave:spi_slave_rx2_inst|rdata[44] ; cw_speed[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.085     ; 0.874      ;
; 0.848 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.060      ; 0.815      ;
; 0.849 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.083     ; 0.673      ;
; 0.857 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.050      ; 0.814      ;
; 0.878 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.061      ; 0.846      ;
; 0.889 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.052      ; 0.848      ;
; 0.891 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.061      ; 0.859      ;
; 0.904 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.051      ; 0.862      ;
; 0.905 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.100      ; 0.912      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_txclk'                                                                   ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+
; 9.644  ; DACDp[11] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.063     ; 2.391      ;
; 9.965  ; DACDp[9]  ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.137     ; 2.638      ;
; 10.557 ; DACDp[8]  ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.448     ; 2.919      ;
; 10.629 ; DACDp[4]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.054     ; 3.385      ;
; 10.665 ; DACDp[6]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.534     ; 2.941      ;
; 10.795 ; DACDp[5]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.534     ; 3.071      ;
; 10.854 ; DACDp[2]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.274     ; 3.390      ;
; 10.934 ; DACDp[3]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.295     ; 3.449      ;
; 11.696 ; DACDp[0]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.096     ; 4.410      ;
; 11.916 ; DACDp[10] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.389     ; 4.337      ;
; 11.949 ; DACDp[1]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.295     ; 4.464      ;
; 12.187 ; DACDp[7]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_txclk ; -6.510       ; -2.458     ; 4.539      ;
+--------+-----------+-----------------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.196 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.027     ; 1.754      ;
; 2.196 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.027     ; 1.754      ;
; 2.196 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.027     ; 1.754      ;
; 2.196 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.027     ; 1.754      ;
; 2.196 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.027     ; 1.754      ;
; 2.196 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.027     ; 1.754      ;
; 2.196 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 4.000        ; -0.027     ; 1.754      ;
; 2.239 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.228      ; 1.966      ;
; 2.239 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.228      ; 1.966      ;
; 2.239 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.228      ; 1.966      ;
; 2.239 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.228      ; 1.966      ;
; 2.263 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.033      ; 1.747      ;
; 2.263 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.033      ; 1.747      ;
; 2.263 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[38]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.033      ; 1.747      ;
; 2.263 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.033      ; 1.747      ;
; 2.263 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.033      ; 1.747      ;
; 2.263 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.033      ; 1.747      ;
; 2.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.051      ; 1.747      ;
; 2.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.051      ; 1.747      ;
; 2.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.051      ; 1.747      ;
; 2.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.051      ; 1.747      ;
; 2.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.051      ; 1.747      ;
; 2.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.051      ; 1.747      ;
; 2.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.051      ; 1.747      ;
; 2.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.051      ; 1.747      ;
; 2.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.051      ; 1.747      ;
; 2.299 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.069      ; 1.747      ;
; 2.299 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.069      ; 1.747      ;
; 2.299 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.069      ; 1.747      ;
; 2.307 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.082      ; 1.752      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.087      ; 1.753      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.087      ; 1.753      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.087      ; 1.753      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.087      ; 1.753      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.087      ; 1.753      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.087      ; 1.753      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.087      ; 1.753      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.096      ; 1.752      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.325 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.103      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[36] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.363 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.755      ;
; 2.373 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.141      ; 1.745      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[33] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.152      ; 1.755      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[34] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.152      ; 1.755      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[35] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.152      ; 1.755      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.152      ; 1.755      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[32] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.152      ; 1.755      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.152      ; 1.755      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.152      ; 1.755      ;
; 2.374 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.152      ; 1.755      ;
; 2.401 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.181      ; 1.757      ;
; 2.401 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[27]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.181      ; 1.757      ;
; 2.401 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.181      ; 1.757      ;
; 2.401 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.181      ; 1.757      ;
; 2.426 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.205      ; 1.756      ;
; 2.426 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[25]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.205      ; 1.756      ;
; 2.426 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.205      ; 1.756      ;
; 2.429 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.208      ; 1.756      ;
; 2.429 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.207      ; 1.755      ;
; 2.429 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.207      ; 1.755      ;
; 2.429 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.207      ; 1.755      ;
; 2.429 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.207      ; 1.755      ;
; 2.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.209      ; 1.756      ;
; 2.430 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 4.000        ; 0.209      ; 1.756      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 98.187 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.745      ;
; 98.187 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.745      ;
; 98.187 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.745      ;
; 98.187 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.745      ;
; 98.187 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.745      ;
; 98.187 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.745      ;
; 98.187 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.745      ;
; 98.187 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.055     ; 1.745      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.188 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.049     ; 1.750      ;
; 98.191 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 1.755      ;
; 98.191 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 1.755      ;
; 98.191 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 1.755      ;
; 98.192 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.041     ; 1.754      ;
; 98.193 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.050     ; 1.744      ;
; 98.263 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.031      ; 1.755      ;
; 98.263 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.031      ; 1.755      ;
; 98.263 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.031      ; 1.755      ;
; 98.282 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 100.000      ; 0.043      ; 1.748      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                       ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.181      ; 1.584      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]    ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.128      ; 1.588      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.438 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.030      ; 1.582      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.524 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 1.602      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.579 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.908      ; 1.601      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 0.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.825      ; 1.600      ;
; 1.017 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[45] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.456      ; 1.587      ;
; 1.017 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[44] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.456      ; 1.587      ;
; 1.017 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[46] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.456      ; 1.587      ;
; 1.032 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[45]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.441      ; 1.587      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.358 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.145      ; 1.587      ;
; 1.377 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.133      ; 1.594      ;
; 1.377 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.133      ; 1.594      ;
; 1.377 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.133      ; 1.594      ;
; 1.460 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.040      ; 1.584      ;
; 1.460 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.049      ; 1.593      ;
; 1.461 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.049      ; 1.594      ;
; 1.461 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.049      ; 1.594      ;
; 1.461 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.049      ; 1.594      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.464 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.041      ; 1.589      ;
; 1.465 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 1.584      ;
; 1.465 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 1.584      ;
; 1.465 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 1.584      ;
; 1.465 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 1.584      ;
; 1.465 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 1.584      ;
; 1.465 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 1.584      ;
; 1.465 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 1.584      ;
; 1.465 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 1.584      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 59
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.203
Worst Case Available Settling Time: 20.726 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 0.391     ; 0.050 ; 0.212    ; 0.289   ; -2.666              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 2599.393  ; 0.185 ; N/A      ; N/A     ; 2603.371            ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 33323.624 ; 0.187 ; N/A      ; N/A     ; 16665.871           ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 1.443     ; 0.317 ; N/A      ; N/A     ; 4.246               ;
;  ad9866_clk                                                  ; 2.177     ; 0.146 ; N/A      ; N/A     ; 5.427               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 92.599    ; 0.188 ; 96.030   ; 1.358   ; 49.225              ;
;  spi_ce0                                                     ; 2494.946  ; 0.185 ; N/A      ; N/A     ; 1248.951            ;
;  spi_ce1                                                     ; 2495.263  ; 0.050 ; N/A      ; N/A     ; 1249.053            ;
;  spi_sck                                                     ; 0.391     ; 0.186 ; 0.212    ; 0.289   ; 30.981              ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.612     ; 0.319 ; N/A      ; N/A     ; 1249.342            ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.851     ; 0.239 ; N/A      ; N/A     ; 1249.368            ;
;  virt_ad9866_txclk                                           ; 3.249     ; 9.644 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                              ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; -5.332              ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866:ad9866_inst|dut1_pc[0]                               ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_clk                                                  ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ad9866_rxclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  ad9866_txclk                                                ; N/A       ; N/A   ; N/A      ; N/A     ; -2.666              ;
;  clk_10mhz                                                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_ce0                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                                                     ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done                            ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_txclk                                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pistrobe        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.09 V              ; -0.00372 V          ; 0.146 V                              ; 0.214 V                              ; 6e-09 s                     ; 6.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.09 V             ; -0.00372 V         ; 0.146 V                             ; 0.214 V                             ; 6e-09 s                    ; 6.06e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.00345 V          ; 0.157 V                              ; 0.259 V                              ; 6.35e-09 s                  ; 6.34e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.00345 V         ; 0.157 V                             ; 0.259 V                             ; 6.35e-09 s                 ; 6.34e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0014 V           ; 0.072 V                              ; 0.164 V                              ; 7.32e-09 s                  ; 7.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0014 V          ; 0.072 V                             ; 0.164 V                             ; 7.32e-09 s                 ; 7.62e-09 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.08 V              ; -0.000946 V         ; 0.09 V                               ; 0.163 V                              ; 7.68e-09 s                  ; 7.98e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.08 V             ; -0.000946 V        ; 0.09 V                              ; 0.163 V                             ; 7.68e-09 s                 ; 7.98e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; rb_info_1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; rb_info_2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; rx1_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; rx2_samples     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; pistrobe        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.47 V              ; -0.00753 V          ; 0.323 V                              ; 0.336 V                              ; 4.77e-09 s                  ; 5.18e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.12e-07 V                  ; 3.47 V             ; -0.00753 V         ; 0.323 V                             ; 0.336 V                             ; 4.77e-09 s                 ; 5.18e-09 s                 ; Yes                       ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; key_dot_rpi     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; key_dash_rpi    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; cw_ptt          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.47 V              ; -0.00704 V          ; 0.325 V                              ; 0.344 V                              ; 5.02e-09 s                  ; 5.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.47 V             ; -0.00704 V         ; 0.325 V                             ; 0.344 V                             ; 5.02e-09 s                 ; 5.44e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                               ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 14         ; 14         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 460603     ; 0          ; 12         ; 12         ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1592       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 792        ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 92         ; 92         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2871       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 143        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; 14         ; 14         ; 0          ; 0          ;
; clk_10mhz                                                   ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; false path ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866:ad9866_inst|dut1_pc[0]                               ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; 460603     ; 0          ; 12         ; 12         ;
; clk_10mhz                                                   ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; ad9866_clk                                                  ; false path ; false path ; 0          ; 0          ;
; spi_ce0                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_ce1                                                     ; ad9866_clk                                                  ; 0          ; false path ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; ad9866_clk                                                  ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_rxclk                                           ; ad9866_clk                                                  ; 24         ; 0          ; 0          ; 0          ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; clk_10mhz                                                   ; false path ; false path ; 0          ; 0          ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; 1592       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done                            ; clk_10mhz                                                   ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; 1145       ; 0          ; 39         ; 552        ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0          ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; 1198       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done                           ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce0                                                     ; spi_ce0                                                     ; 0          ; 0          ; 0          ; 792        ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_ce0                                                     ; 0          ; 0          ; false path ; 0          ;
; spi_ce1                                                     ; spi_ce1                                                     ; 0          ; 0          ; 0          ; 215        ;
; spi_ce0                                                     ; spi_sck                                                     ; 92         ; 92         ; 48         ; 96         ;
; spi_ce1                                                     ; spi_sck                                                     ; 105        ; 105        ; 48         ; 96         ;
; spi_sck                                                     ; spi_sck                                                     ; 2871       ; 2          ; 672        ; 94         ;
; spi_ce1                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx2_inst|done                           ; 146        ; 0          ; 0          ; 0          ;
; spi_ce0                                                     ; spi_slave:spi_slave_rx_inst|done                            ; false path ; false path ; false path ; false path ;
; spi_sck                                                     ; spi_slave:spi_slave_rx_inst|done                            ; 143        ; 0          ; 0          ; 0          ;
; ad9866_clk                                                  ; virt_ad9866_txclk                                           ; 0          ; 12         ; 0          ; 0          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866:ad9866_inst|dut1_pc[0]     ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 193        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
;                                                             ; virt_ad9866_clk                                             ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_rxclk                                           ; Virtual   ; Constrained ;
;                                                             ; virt_ad9866_txclk                                           ; Virtual   ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; ad9866:ad9866_inst|dut1_pc[0]                               ; ad9866:ad9866_inst|dut1_pc[0]                               ; Base      ; Constrained ;
; ad9866_clk                                                  ; ad9866_clk                                                  ; Base      ; Constrained ;
; ad9866_rxclk                                                ; ad9866_rxclk                                                ; Base      ; Constrained ;
; ad9866_txclk                                                ; ad9866_txclk                                                ; Base      ; Constrained ;
; clk_10mhz                                                   ; clk_10mhz                                                   ; Base      ; Constrained ;
; spi_ce[0]                                                   ; spi_ce0                                                     ; Base      ; Constrained ;
; spi_ce[1]                                                   ; spi_ce1                                                     ; Base      ; Constrained ;
; spi_sck                                                     ; spi_sck                                                     ; Base      ; Constrained ;
; spi_slave:spi_slave_rx2_inst|done                           ; spi_slave:spi_slave_rx2_inst|done                           ; Base      ; Constrained ;
; spi_slave:spi_slave_rx_inst|done                            ; spi_slave:spi_slave_rx_inst|done                            ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Sat Sep 15 10:32:03 2018
Info: Command: quartus_sta radioberry -c radioberry-10CL016
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0lk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ef9:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_nkk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_7f9:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_qfn1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2g9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1g9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'rtl/radioberry.sdc'
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]
Warning (332043): Overwriting existing clock: PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 12 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -multiply_by 3 -duty_cycle 50.00 -name {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at radioberry.sdc(96): rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
Warning (332049): Ignored set_max_delay at radioberry.sdc(96): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
    Info (332050): set_max_delay -from rxFIFO:rx1_FIFO_inst|dcfifo:dcfifo_component|dcfifo_nkk1:auto_generated|altsyncram_b271:fifo_ram|q_b[*]    -to spi_slave:spi_slave_rx_inst|treg[*] 4 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 96
Warning (332174): Ignored filter at radioberry.sdc(104): reset_handler:reset_handler_inst|reset~_Duplicate_1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 104
Warning (332049): Ignored set_max_delay at radioberry.sdc(104): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 104
    Info (332050): set_max_delay -from  reset_handler:reset_handler_inst|reset~_Duplicate_1    -to spi_slave:spi_slave_rx_inst|rdata[*] 5 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 104
Warning (332049): Ignored set_max_delay at radioberry.sdc(105): Argument <from> is not an object ID File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 105
    Info (332050): set_max_delay -from  reset_handler:reset_handler_inst|reset~_Duplicate_1    -to spi_slave:spi_slave_rx2_inst|treg[*] 5 File: C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc Line: 105
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.391               0.000 spi_sck 
    Info (332119):     0.612               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.851               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.443               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.627               0.000 ad9866_clk 
    Info (332119):     3.249               0.000 virt_ad9866_txclk 
    Info (332119):    92.599               0.000 clk_10mhz 
    Info (332119):  2494.946               0.000 spi_ce0 
    Info (332119):  2495.263               0.000 spi_ce1 
    Info (332119):  2599.393               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33323.624               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 spi_ce1 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.455               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.455               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.474               0.000 ad9866_clk 
    Info (332119):     0.475               0.000 spi_ce0 
    Info (332119):     0.475               0.000 spi_sck 
    Info (332119):     0.764               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.012               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.174               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    13.228               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.212
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.212               0.000 spi_sck 
    Info (332119):    96.030               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 2.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.028               0.000 spi_sck 
    Info (332119):     3.123               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.366               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.763               0.000 ad9866_clk 
    Info (332119):    31.543               0.000 spi_sck 
    Info (332119):    49.555               0.000 clk_10mhz 
    Info (332119):  1249.342               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.368               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.476               0.000 spi_ce0 
    Info (332119):  1249.498               0.000 spi_ce1 
    Info (332119):  2603.371               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.871               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 59 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 59
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.203
    Info (332114): Worst Case Available Settling Time: 13.831 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.641               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.645               0.000 spi_sck 
    Info (332119):     0.864               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.588               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     2.700               0.000 ad9866_clk 
    Info (332119):     4.841               0.000 virt_ad9866_txclk 
    Info (332119):    92.900               0.000 clk_10mhz 
    Info (332119):  2495.333               0.000 spi_ce0 
    Info (332119):  2495.514               0.000 spi_ce1 
    Info (332119):  2599.593               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33323.995               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.284               0.000 spi_ce1 
    Info (332119):     0.367               0.000 ad9866_clk 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.403               0.000 clk_10mhz 
    Info (332119):     0.422               0.000 spi_ce0 
    Info (332119):     0.438               0.000 spi_sck 
    Info (332119):     0.691               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     1.040               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.233               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    12.394               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 0.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.592               0.000 spi_sck 
    Info (332119):    96.331               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 1.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.717               0.000 spi_sck 
    Info (332119):     2.760               0.000 clk_10mhz 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666              -2.666 ad9866_rxclk 
    Info (332119):    -2.666              -2.666 ad9866_txclk 
    Info (332119):     4.246               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.762               0.000 ad9866_clk 
    Info (332119):    31.454               0.000 spi_sck 
    Info (332119):    49.502               0.000 clk_10mhz 
    Info (332119):  1249.350               0.000 spi_ce0 
    Info (332119):  1249.364               0.000 spi_ce1 
    Info (332119):  1249.407               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.434               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  2603.436               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16665.935               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 59 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 59
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.203
    Info (332114): Worst Case Available Settling Time: 15.498 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_clk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.451               0.000 spi_sck 
    Info (332119):     2.177               0.000 ad9866_clk 
    Info (332119):     2.557               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.714               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     3.175               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     8.792               0.000 virt_ad9866_txclk 
    Info (332119):    96.737               0.000 clk_10mhz 
    Info (332119):  2497.782               0.000 spi_ce0 
    Info (332119):  2497.945               0.000 spi_ce1 
    Info (332119):  2602.096               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 33329.002               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.050               0.000 spi_ce1 
    Info (332119):     0.146               0.000 ad9866_clk 
    Info (332119):     0.185               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 spi_ce0 
    Info (332119):     0.186               0.000 spi_sck 
    Info (332119):     0.187               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.188               0.000 clk_10mhz 
    Info (332119):     0.239               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.317               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     0.319               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     9.644               0.000 virt_ad9866_txclk 
Info (332146): Worst-case recovery slack is 2.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.196               0.000 spi_sck 
    Info (332119):    98.187               0.000 clk_10mhz 
Info (332146): Worst-case removal slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 spi_sck 
    Info (332119):     1.358               0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is 2.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.563               0.000 ad9866_rxclk 
    Info (332119):     2.563               0.000 ad9866_txclk 
    Info (332119):     4.726               0.000 ad9866:ad9866_inst|dut1_pc[0] 
    Info (332119):     5.427               0.000 ad9866_clk 
    Info (332119):    30.981               0.000 spi_sck 
    Info (332119):    49.225               0.000 clk_10mhz 
    Info (332119):  1248.951               0.000 spi_ce0 
    Info (332119):  1249.053               0.000 spi_ce1 
    Info (332119):  1249.661               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.678               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  2603.673               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 16666.212               0.000 PLL_IAMBIC_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 59 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 59
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.203
    Info (332114): Worst Case Available Settling Time: 20.726 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4957 megabytes
    Info: Processing ended: Sat Sep 15 10:32:17 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:16


