INFO: [VRFC 10-2263] Analyzing Verilog file "F:/progect/harf_adder/rtl/harf_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module harf_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/progect/harf_adder/vivado/harf_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
