$date
	Mon Sep 15 12:30:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module x_tb $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 ! q3 $end
$var wire 1 % reset $end
$var reg 1 # q1 $end
$var reg 1 " q2 $end
$var reg 1 & q3_reg $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1%
0$
0#
0"
0!
$end
#10000
1#
0%
1$
#20000
0$
#30000
1"
0#
1$
#40000
0$
#50000
1#
1$
#60000
0$
#70000
1!
1&
0"
0#
1$
#80000
0$
#90000
1#
1$
#100000
0$
#110000
1"
0#
1$
#120000
0$
#130000
1#
1$
#140000
0$
#150000
0!
0&
0"
0#
1$
#160000
0$
#170000
1#
1$
#180000
0$
#190000
1"
0#
1$
#200000
0$
#210000
1#
1$
