// Seed: 600323033
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wire id_6,
    input wand id_7,
    input tri0 id_8,
    output wand id_9
);
  wire id_11;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri id_6,
    input wor id_7,
    output uwire id_8,
    output uwire id_9,
    input tri id_10,
    output wand id_11,
    input wire id_12,
    input wor id_13
);
  initial begin : LABEL_0
    id_0 = -1;
  end
  assign id_11 = 1'b0;
  wire id_15;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_11,
      id_9,
      id_4,
      id_2,
      id_4,
      id_4,
      id_5
  );
endmodule
