// Seed: 4067338357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  integer id_6 = id_5;
  logic id_7;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  or primCall (id_9, id_1, id_4, id_2, id_8);
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9
  );
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10;
endmodule
