// Seed: 3082956219
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    output supply0 id_3
    , id_15,
    input wand id_4,
    input uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input tri1 id_8,
    output supply1 id_9,
    output tri1 id_10,
    input uwire id_11,
    output supply1 id_12,
    input tri1 id_13
);
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input wand id_2,
    output logic id_3,
    input tri0 id_4,
    input logic id_5,
    input wand id_6
);
  always id_3.id_5 <= 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6,
      id_0,
      id_6,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_6
  );
  assign modCall_1.type_3 = 0;
  assign id_3 = 1'd0;
endmodule
