#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 11 07:26:08 2025
# Process ID: 3570854
# Current directory: /mnt/vault1/mfaroo19/quantum-net-final/latency-opt
# Command line: vivado -mode batch -source run.tcl -log vivado.log
# Log file: /mnt/vault1/mfaroo19/quantum-net-final/latency-opt/vivado.log
# Journal file: /mnt/vault1/mfaroo19/quantum-net-final/latency-opt/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 3699.326 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source run.tcl
# create_project lat-opt-classifier ./lat-opt-classifer -part xczu7ev-ffvc1156-2-e -force
# add_files -fileset sources_1 -norecurse ./readout_ip.sv ./sum_signed.sv
# add_files -fileset sources_1 -norecurse "./logicnets"
# set_property include_dirs "logicnets/" [current_fileset]
# read_xdc ./constraints.xdc
# set_property top nn_classifier_wrapper [current_fileset]
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov 11 07:26:17 2025] Launched synth_1...
Run output will be captured here: /mnt/vault1/mfaroo19/quantum-net-final/latency-opt/lat-opt-classifer/lat-opt-classifier.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Nov 11 07:26:17 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log nn_classifier_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nn_classifier_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source nn_classifier_wrapper.tcl -notrace
Command: synth_design -top nn_classifier_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3571066
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'sum_signed' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/sum_signed.sv:1633]
INFO: [Synth 8-9937] previous definition of design element 'sum_signed' is here [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/sum_signed.sv:1633]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.504 ; gain = 241.801 ; free physical = 57046 ; free virtual = 204436
Synthesis current peak Physical Memory [PSS] (MB): peak = 2297.338; parent = 2148.982; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4019.520; parent = 3046.445; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nn_classifier_wrapper' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:6]
INFO: [Synth 8-6157] synthesizing module 'nn_accelerator' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:245]
	Parameter WINDOW_SIZE bound to: 400 - type: integer 
	Parameter NUM_WINDOWS bound to: 2 - type: integer 
	Parameter IQ_WIDTH_OUT bound to: 7 - type: integer 
	Parameter PRED_BITS bound to: 2 - type: integer 
	Parameter SHIFT_N bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/sum_signed.sv:7]
	Parameter M bound to: 200 - type: integer 
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/sum_signed.sv:7]
INFO: [Synth 8-6157] synthesizing module 'logicnet' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/logicnet.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/myreg.v:1]
	Parameter DataWidth bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N0' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N1' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N2' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N3' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N3' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N4' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N4' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N5' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N5' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N5.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N6' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N6' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N6.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N7' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N7' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N7.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N8' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N8' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N8.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N9' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N9' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N9.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N10' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N10.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N10' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N10.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N11' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N11' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N11.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N12' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N12.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N12' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N12.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N13' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N13.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N13' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N13.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N14' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N14' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N14.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N15' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N15.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N15' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N15.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N16' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N16' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N16.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N17' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N17' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N17.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N18' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N18.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N18' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N18.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N19' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N19' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N19.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N20' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N20.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N20' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N20.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N21' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N21.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N21' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N21.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N22' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N22.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N22' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N22.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N23' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N23.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N23' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N23.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N24' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N24.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N24' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N24.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N25' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N25.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N25' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N25.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N26' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N26.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N26' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N26.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N27' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N27.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N27' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N27.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N28' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N28.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N28' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N28.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N29' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N29.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N29' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N29.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N30' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N30.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N30' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N30.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N31' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N31.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N31' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N31.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N32' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N32' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N32.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N33' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N33.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N33' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N33.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N34' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N34.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N34' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N34.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N35' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N35.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N35' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N35.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N36' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N36.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N36' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N36.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N37' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N37.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N37' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N37.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N38' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N38.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N38' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N38.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N39' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N39.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N39' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N39.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N40' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N40.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N40' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N40.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N41' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N41.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N41' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N41.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N42' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N42.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N42' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N42.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N43' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N43.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N43' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N43.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N44' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N44.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N44' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N44.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N45' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N45.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N45' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N45.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N46' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N46.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N46' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N46.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N47' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N47.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N47' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N47.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N48' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N48.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N48' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N48.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N49' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N49.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N49' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N49.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N50' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N50.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N50' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N50.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N51' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N51.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N51' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N51.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N52' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N52.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N52' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N52.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N53' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N53.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N53' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N53.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N54' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N54.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N54' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N54.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N55' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N55.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N55' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N55.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N56' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N56.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N56' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N56.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N57' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N57.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N57' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N57.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N58' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N58.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N58' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N58.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N59' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N59.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N59' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N59.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N60' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N60.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N60' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N60.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N61' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N61.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N61' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N61.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N62' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N62.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N62' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N62.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N63' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N63.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N63' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N63.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N64' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N64' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N64.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N65' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N65' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N65.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N66' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N66.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N66' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N66.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N67' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N67.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N67' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N67.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N68' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N68.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N68' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N68.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N69' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N69.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N69' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N69.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N70' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N70.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N70' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N70.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N71' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N71.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N71' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N71.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N72' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N72.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N72' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N72.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N73' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N73.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N73' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N73.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N74' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N74.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N74' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N74.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N75' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N75.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N75' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N75.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N76' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N76.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N76' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N76.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N77' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N77.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N77' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N77.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N78' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N78.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N78' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N78.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N79' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N79.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N79' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N79.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N80' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N80.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N80' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N80.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N81' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N81.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N81' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N81.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N82' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N82.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N82' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N82.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N83' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N83.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N83' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N83.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N84' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N84.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N84' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N84.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N85' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N85.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N85' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N85.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N86' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N86.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N86' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N86.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N87' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N87.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N87' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N87.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N88' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N88.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N88' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N88.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N89' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N89.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N89' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N89.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N90' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N90.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N90' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N90.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N91' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N91.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N91' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N91.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N92' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N92.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N92' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N92.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N93' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N93.v:1]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'layer0_N93' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N93.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N94' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N94.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N95' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N95.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N96' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N96.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N97' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/layer0_N97.v:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 145 - type: integer 
	Parameter DataWidth bound to: 35 - type: integer 
	Parameter DataWidth bound to: 15 - type: integer 
WARNING: [Synth 8-689] width (56) of port connection 'M0' does not match port width (48) of module 'logicnet' [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:378]
WARNING: [Synth 8-7137] Register i_memory_reg[0] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[1] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[2] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[3] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[4] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[5] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[6] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[7] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[8] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[9] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[10] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[11] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[12] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[13] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[14] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[15] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[16] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[17] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[18] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[19] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[20] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[21] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[22] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[23] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[24] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[25] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[26] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[27] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[28] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[29] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[30] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[31] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[32] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[33] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[34] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[35] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[36] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[37] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[38] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[39] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[40] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[41] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[42] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[43] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[44] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[45] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[46] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[47] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[48] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[49] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[50] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[51] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[52] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[53] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[54] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[55] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[56] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[57] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[58] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[59] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[60] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[61] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[62] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[63] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[64] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[65] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[66] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[67] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[68] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[69] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[70] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[71] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[72] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[73] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[74] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[75] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[76] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[77] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[78] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[79] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[80] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[81] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[82] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[83] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[84] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[85] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[86] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[87] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[88] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[89] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[90] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[91] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[92] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[93] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[94] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[95] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[96] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[97] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[98] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
WARNING: [Synth 8-7137] Register i_memory_reg[99] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/readout_ip.sv:147]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design nn_classifier_wrapper has port config_AWREADY driven by constant 0
WARNING: [Synth 8-7129] Port M0[14] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[12] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[11] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[10] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[9] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[8] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[7] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[4] in module layer3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[15] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[14] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[144] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[142] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[139] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[134] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[120] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[113] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[110] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[109] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[108] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[105] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[93] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[90] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[85] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[84] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[82] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[81] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[80] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[78] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[76] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[75] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[68] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[67] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[60] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[51] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[44] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[35] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[31] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[28] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[24] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[21] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[10] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[3] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[0] in module layer1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[0][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[1][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[2][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[3][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[4][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[5][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[6][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[7][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[11][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[12][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[13][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[14][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[15][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[16][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[17][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[18][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[19][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[20][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[21][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[22][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[23][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[30][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[31][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[32][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[33][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[34][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[35][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[36][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[37][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[38][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[39][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[40][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[41][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[42][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[43][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[44][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[45][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[46][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[47][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[48][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[49][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[50][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[51][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[52][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[53][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[54][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[55][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[56][6] in module sum_signed is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3230.410 ; gain = 432.707 ; free physical = 56972 ; free virtual = 204366
Synthesis current peak Physical Memory [PSS] (MB): peak = 2312.463; parent = 2164.107; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4203.488; parent = 3230.414; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3248.223 ; gain = 450.520 ; free physical = 56969 ; free virtual = 204363
Synthesis current peak Physical Memory [PSS] (MB): peak = 2313.139; parent = 2164.783; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4221.301; parent = 3248.227; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3248.223 ; gain = 450.520 ; free physical = 56974 ; free virtual = 204368
Synthesis current peak Physical Memory [PSS] (MB): peak = 2313.139; parent = 2164.783; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4221.301; parent = 3248.227; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3248.223 ; gain = 0.000 ; free physical = 56974 ; free virtual = 204369
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/constraints.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.941 ; gain = 0.000 ; free physical = 56980 ; free virtual = 204374
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3415.941 ; gain = 0.000 ; free physical = 56994 ; free virtual = 204389
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3415.941 ; gain = 618.238 ; free physical = 57115 ; free virtual = 204508
Synthesis current peak Physical Memory [PSS] (MB): peak = 2416.540; parent = 2268.186; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4389.020; parent = 3415.945; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3415.941 ; gain = 618.238 ; free physical = 57115 ; free virtual = 204509
Synthesis current peak Physical Memory [PSS] (MB): peak = 2416.540; parent = 2268.186; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4389.020; parent = 3415.945; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3415.941 ; gain = 618.238 ; free physical = 57115 ; free virtual = 204509
Synthesis current peak Physical Memory [PSS] (MB): peak = 2416.540; parent = 2268.186; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4389.020; parent = 3415.945; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'nn_classifier_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
                  S_LOAD |                               01 |                              001
               S_COMPUTE |                               10 |                              010
                 S_STORE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'nn_classifier_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3415.941 ; gain = 618.238 ; free physical = 57180 ; free virtual = 204577
Synthesis current peak Physical Memory [PSS] (MB): peak = 2416.540; parent = 2268.186; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4389.020; parent = 3415.945; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 12    
	   2 Input   10 Bit       Adders := 25    
	   2 Input    9 Bit       Adders := 48    
	   2 Input    8 Bit       Adders := 100   
	   2 Input    7 Bit       Adders := 200   
	   2 Input    6 Bit       Adders := 400   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              145 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 48    
	                8 Bit    Registers := 112   
	                7 Bit    Registers := 1000  
	                6 Bit    Registers := 400   
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input  145 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 402   
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'layer1_reg/data_out_reg' and it is trimmed from '145' to '144' bits. [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/myreg.v:9]
WARNING: [Synth 8-3936] Found unconnected internal register 'layer3_reg/data_out_reg' and it is trimmed from '15' to '14' bits. [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/logicnets/myreg.v:9]
WARNING: [Synth 8-3917] design nn_classifier_wrapper has port config_AWREADY driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 3415.941 ; gain = 618.238 ; free physical = 57176 ; free virtual = 204589
Synthesis current peak Physical Memory [PSS] (MB): peak = 2416.540; parent = 2268.186; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4389.020; parent = 3415.945; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------------------+---------------+----------------+
|Module Name | RTL Object                       | Depth x Width | Implemented As | 
+------------+----------------------------------+---------------+----------------+
|layer0_N0   | M1r                              | 64x1          | LUT            | 
|layer0_N1   | M1r                              | 64x1          | LUT            | 
|layer0_N2   | M1r                              | 64x1          | LUT            | 
|layer0_N3   | M1r                              | 64x1          | LUT            | 
|layer0_N4   | M1r                              | 64x1          | LUT            | 
|layer0_N5   | M1r                              | 64x1          | LUT            | 
|layer0_N6   | M1r                              | 64x1          | LUT            | 
|layer0_N7   | M1r                              | 64x1          | LUT            | 
|layer0_N8   | M1r                              | 64x1          | LUT            | 
|layer0_N9   | M1r                              | 64x1          | LUT            | 
|layer0_N10  | M1r                              | 64x1          | LUT            | 
|layer0_N11  | M1r                              | 64x1          | LUT            | 
|layer0_N12  | M1r                              | 64x1          | LUT            | 
|layer0_N13  | M1r                              | 64x1          | LUT            | 
|layer0_N14  | M1r                              | 64x1          | LUT            | 
|layer0_N15  | M1r                              | 64x1          | LUT            | 
|layer0_N16  | M1r                              | 64x1          | LUT            | 
|layer0_N17  | M1r                              | 64x1          | LUT            | 
|layer0_N18  | M1r                              | 64x1          | LUT            | 
|layer0_N19  | M1r                              | 64x1          | LUT            | 
|layer0_N20  | M1r                              | 64x1          | LUT            | 
|layer0_N21  | M1r                              | 64x1          | LUT            | 
|layer0_N22  | M1r                              | 64x1          | LUT            | 
|layer0_N23  | M1r                              | 64x1          | LUT            | 
|layer0_N24  | M1r                              | 64x1          | LUT            | 
|layer0_N25  | M1r                              | 64x1          | LUT            | 
|layer0_N26  | M1r                              | 64x1          | LUT            | 
|layer0_N27  | M1r                              | 64x1          | LUT            | 
|layer0_N28  | M1r                              | 64x1          | LUT            | 
|layer0_N29  | M1r                              | 64x1          | LUT            | 
|layer0_N30  | M1r                              | 64x1          | LUT            | 
|layer0_N31  | M1r                              | 64x1          | LUT            | 
|layer0_N32  | M1r                              | 64x1          | LUT            | 
|layer0_N33  | M1r                              | 64x1          | LUT            | 
|layer0_N34  | M1r                              | 64x1          | LUT            | 
|layer0_N35  | M1r                              | 64x1          | LUT            | 
|layer0_N36  | M1r                              | 64x1          | LUT            | 
|layer0_N37  | M1r                              | 64x1          | LUT            | 
|layer0_N38  | M1r                              | 64x1          | LUT            | 
|layer0_N39  | M1r                              | 64x1          | LUT            | 
|layer0_N40  | M1r                              | 64x1          | LUT            | 
|layer0_N41  | M1r                              | 64x1          | LUT            | 
|layer0_N42  | M1r                              | 64x1          | LUT            | 
|layer0_N43  | M1r                              | 64x1          | LUT            | 
|layer0_N44  | M1r                              | 64x1          | LUT            | 
|layer0_N45  | M1r                              | 64x1          | LUT            | 
|layer0_N46  | M1r                              | 64x1          | LUT            | 
|layer0_N47  | M1r                              | 64x1          | LUT            | 
|layer0_N48  | M1r                              | 64x1          | LUT            | 
|layer0_N49  | M1r                              | 64x1          | LUT            | 
|layer0_N50  | M1r                              | 64x1          | LUT            | 
|layer0_N51  | M1r                              | 64x1          | LUT            | 
|layer0_N52  | M1r                              | 64x1          | LUT            | 
|layer0_N53  | M1r                              | 64x1          | LUT            | 
|layer0_N54  | M1r                              | 64x1          | LUT            | 
|layer0_N55  | M1r                              | 64x1          | LUT            | 
|layer0_N56  | M1r                              | 64x1          | LUT            | 
|layer0_N57  | M1r                              | 64x1          | LUT            | 
|layer0_N58  | M1r                              | 64x1          | LUT            | 
|layer0_N59  | M1r                              | 64x1          | LUT            | 
|layer0_N60  | M1r                              | 64x1          | LUT            | 
|layer0_N61  | M1r                              | 64x1          | LUT            | 
|layer0_N62  | M1r                              | 64x1          | LUT            | 
|layer0_N63  | M1r                              | 64x1          | LUT            | 
|layer0_N64  | M1r                              | 64x1          | LUT            | 
|layer0_N65  | M1r                              | 64x1          | LUT            | 
|layer0_N66  | M1r                              | 64x1          | LUT            | 
|layer0_N67  | M1r                              | 64x1          | LUT            | 
|layer0_N68  | M1r                              | 64x1          | LUT            | 
|layer0_N69  | M1r                              | 64x1          | LUT            | 
|layer0_N70  | M1r                              | 64x1          | LUT            | 
|layer0_N71  | M1r                              | 64x1          | LUT            | 
|layer0_N72  | M1r                              | 64x1          | LUT            | 
|layer0_N73  | M1r                              | 64x1          | LUT            | 
|layer0_N74  | M1r                              | 64x1          | LUT            | 
|layer0_N75  | M1r                              | 64x1          | LUT            | 
|layer0_N76  | M1r                              | 64x1          | LUT            | 
|layer0_N77  | M1r                              | 64x1          | LUT            | 
|layer0_N78  | M1r                              | 64x1          | LUT            | 
|layer0_N79  | M1r                              | 64x1          | LUT            | 
|layer0_N80  | M1r                              | 64x1          | LUT            | 
|layer0_N81  | M1r                              | 64x1          | LUT            | 
|layer0_N82  | M1r                              | 64x1          | LUT            | 
|layer0_N83  | M1r                              | 64x1          | LUT            | 
|layer0_N84  | M1r                              | 64x1          | LUT            | 
|layer0_N85  | M1r                              | 64x1          | LUT            | 
|layer0_N86  | M1r                              | 64x1          | LUT            | 
|layer0_N87  | M1r                              | 64x1          | LUT            | 
|layer0_N88  | M1r                              | 64x1          | LUT            | 
|layer0_N89  | M1r                              | 64x1          | LUT            | 
|layer0_N90  | M1r                              | 64x1          | LUT            | 
|layer0_N91  | M1r                              | 64x1          | LUT            | 
|layer0_N92  | M1r                              | 64x1          | LUT            | 
|layer0_N93  | M1r                              | 64x1          | LUT            | 
|layer0_N94  | M1r                              | 64x1          | LUT            | 
|layer0_N95  | M1r                              | 64x1          | LUT            | 
|layer0_N96  | M1r                              | 64x1          | LUT            | 
|layer0_N97  | M1r                              | 64x1          | LUT            | 
|layer0_N98  | M1r                              | 64x1          | LUT            | 
|layer0_N99  | M1r                              | 64x1          | LUT            | 
|layer0_N100 | M1r                              | 64x1          | LUT            | 
|layer0_N101 | M1r                              | 64x1          | LUT            | 
|layer0_N102 | M1r                              | 64x1          | LUT            | 
|layer0_N103 | M1r                              | 64x1          | LUT            | 
|layer0_N104 | M1r                              | 64x1          | LUT            | 
|layer0_N105 | M1r                              | 64x1          | LUT            | 
|layer0_N106 | M1r                              | 64x1          | LUT            | 
|layer0_N107 | M1r                              | 64x1          | LUT            | 
|layer0_N108 | M1r                              | 64x1          | LUT            | 
|layer0_N109 | M1r                              | 64x1          | LUT            | 
|layer0_N110 | M1r                              | 64x1          | LUT            | 
|layer0_N111 | M1r                              | 64x1          | LUT            | 
|layer0_N112 | M1r                              | 64x1          | LUT            | 
|layer0_N113 | M1r                              | 64x1          | LUT            | 
|layer0_N114 | M1r                              | 64x1          | LUT            | 
|layer0_N115 | M1r                              | 64x1          | LUT            | 
|layer0_N116 | M1r                              | 64x1          | LUT            | 
|layer0_N117 | M1r                              | 64x1          | LUT            | 
|layer0_N118 | M1r                              | 64x1          | LUT            | 
|layer0_N119 | M1r                              | 64x1          | LUT            | 
|layer0_N120 | M1r                              | 64x1          | LUT            | 
|layer0_N121 | M1r                              | 64x1          | LUT            | 
|layer0_N122 | M1r                              | 64x1          | LUT            | 
|layer0_N123 | M1r                              | 64x1          | LUT            | 
|layer0_N124 | M1r                              | 64x1          | LUT            | 
|layer0_N125 | M1r                              | 64x1          | LUT            | 
|layer0_N126 | M1r                              | 64x1          | LUT            | 
|layer0_N127 | M1r                              | 64x1          | LUT            | 
|layer0_N128 | M1r                              | 64x1          | LUT            | 
|layer0_N129 | M1r                              | 64x1          | LUT            | 
|layer0_N130 | M1r                              | 64x1          | LUT            | 
|layer0_N131 | M1r                              | 64x1          | LUT            | 
|layer0_N132 | M1r                              | 64x1          | LUT            | 
|layer0_N133 | M1r                              | 64x1          | LUT            | 
|layer0_N134 | M1r                              | 64x1          | LUT            | 
|layer0_N135 | M1r                              | 64x1          | LUT            | 
|layer0_N136 | M1r                              | 64x1          | LUT            | 
|layer0_N137 | M1r                              | 64x1          | LUT            | 
|layer0_N138 | M1r                              | 64x1          | LUT            | 
|layer0_N139 | M1r                              | 64x1          | LUT            | 
|layer0_N140 | M1r                              | 64x1          | LUT            | 
|layer0_N141 | M1r                              | 64x1          | LUT            | 
|layer0_N142 | M1r                              | 64x1          | LUT            | 
|layer0_N143 | M1r                              | 64x1          | LUT            | 
|layer0_N144 | M1r                              | 64x1          | LUT            | 
|layer1_N0   | M1r                              | 64x1          | LUT            | 
|layer1_N1   | M1r                              | 64x1          | LUT            | 
|layer1_N2   | M1r                              | 64x1          | LUT            | 
|layer1_N3   | M1r                              | 64x1          | LUT            | 
|layer1_N4   | M1r                              | 64x1          | LUT            | 
|layer1_N5   | M1r                              | 64x1          | LUT            | 
|layer1_N6   | M1r                              | 64x1          | LUT            | 
|layer1_N7   | M1r                              | 64x1          | LUT            | 
|layer1_N8   | M1r                              | 64x1          | LUT            | 
|layer1_N9   | M1r                              | 64x1          | LUT            | 
|layer1_N10  | M1r                              | 64x1          | LUT            | 
|layer1_N11  | M1r                              | 64x1          | LUT            | 
|layer1_N12  | M1r                              | 64x1          | LUT            | 
|layer1_N13  | M1r                              | 64x1          | LUT            | 
|layer1_N14  | M1r                              | 64x1          | LUT            | 
|layer1_N15  | M1r                              | 64x1          | LUT            | 
|layer1_N16  | M1r                              | 64x1          | LUT            | 
|layer1_N17  | M1r                              | 64x1          | LUT            | 
|layer1_N18  | M1r                              | 64x1          | LUT            | 
|layer1_N19  | M1r                              | 64x1          | LUT            | 
|layer1_N20  | M1r                              | 64x1          | LUT            | 
|layer1_N21  | M1r                              | 64x1          | LUT            | 
|layer1_N22  | M1r                              | 64x1          | LUT            | 
|layer1_N23  | M1r                              | 64x1          | LUT            | 
|layer1_N24  | M1r                              | 64x1          | LUT            | 
|layer1_N25  | M1r                              | 64x1          | LUT            | 
|layer1_N26  | M1r                              | 64x1          | LUT            | 
|layer1_N27  | M1r                              | 64x1          | LUT            | 
|layer1_N28  | M1r                              | 64x1          | LUT            | 
|layer1_N29  | M1r                              | 64x1          | LUT            | 
|layer1_N30  | M1r                              | 64x1          | LUT            | 
|layer1_N31  | M1r                              | 64x1          | LUT            | 
|layer1_N32  | M1r                              | 64x1          | LUT            | 
|layer1_N33  | M1r                              | 64x1          | LUT            | 
|layer1_N34  | M1r                              | 64x1          | LUT            | 
|layer2_N0   | M1r                              | 64x1          | LUT            | 
|layer2_N1   | M1r                              | 64x1          | LUT            | 
|layer2_N2   | M1r                              | 64x1          | LUT            | 
|layer2_N3   | M1r                              | 64x1          | LUT            | 
|layer2_N4   | M1r                              | 64x1          | LUT            | 
|layer2_N5   | M1r                              | 64x1          | LUT            | 
|layer2_N6   | M1r                              | 64x1          | LUT            | 
|layer2_N7   | M1r                              | 64x1          | LUT            | 
|layer2_N8   | M1r                              | 64x1          | LUT            | 
|layer2_N9   | M1r                              | 64x1          | LUT            | 
|layer2_N10  | M1r                              | 64x1          | LUT            | 
|layer2_N11  | M1r                              | 64x1          | LUT            | 
|layer2_N12  | M1r                              | 64x1          | LUT            | 
|layer2_N13  | M1r                              | 64x1          | LUT            | 
|layer2_N14  | M1r                              | 64x1          | LUT            | 
|layer3_N0   | M1r                              | 128x2         | LUT            | 
|logicnet    | layer3_inst/layer3_N0_inst/M1r   | 128x2         | LUT            | 
|logicnet    | layer0_inst/layer0_N94_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N95_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N96_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N97_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N98_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N99_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N100_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N101_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N102_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N103_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N104_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N105_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N106_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N107_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N108_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N109_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N110_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N111_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N112_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N113_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N114_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N115_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N116_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N117_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N118_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N119_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N120_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N121_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N122_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N123_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N124_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N125_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N126_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N127_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N128_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N129_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N130_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N131_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N132_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N133_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N134_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N135_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N136_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N137_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N138_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N139_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N140_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N141_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N142_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N143_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer0_inst/layer0_N144_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N0_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N1_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N2_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N3_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N4_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N5_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N6_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N7_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N8_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N9_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N10_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N11_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N12_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N13_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N14_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N15_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N16_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N17_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N18_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N19_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N20_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N21_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N22_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N23_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N24_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N25_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N26_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N27_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N28_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N29_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N30_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N31_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N32_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N33_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N34_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N0_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N1_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N2_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N3_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N4_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N5_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N6_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N7_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N8_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N9_inst/M1r   | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N10_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N11_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N12_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N13_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N14_inst/M1r  | 64x1          | LUT            | 
+------------+----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 3728.309 ; gain = 930.605 ; free physical = 56663 ; free virtual = 204077
Synthesis current peak Physical Memory [PSS] (MB): peak = 2917.203; parent = 2768.851; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4701.387; parent = 3728.312; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 3787.355 ; gain = 989.652 ; free physical = 56607 ; free virtual = 204021
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.551; parent = 2802.198; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4760.434; parent = 3787.359; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 3795.363 ; gain = 997.660 ; free physical = 56616 ; free virtual = 204030
Synthesis current peak Physical Memory [PSS] (MB): peak = 2954.379; parent = 2806.026; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4768.441; parent = 3795.367; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 3795.363 ; gain = 997.660 ; free physical = 56617 ; free virtual = 204031
Synthesis current peak Physical Memory [PSS] (MB): peak = 2955.082; parent = 2806.729; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4768.441; parent = 3795.367; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 3795.363 ; gain = 997.660 ; free physical = 56619 ; free virtual = 204033
Synthesis current peak Physical Memory [PSS] (MB): peak = 2955.098; parent = 2806.745; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4768.441; parent = 3795.367; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 3795.363 ; gain = 997.660 ; free physical = 56629 ; free virtual = 204043
Synthesis current peak Physical Memory [PSS] (MB): peak = 2957.105; parent = 2808.753; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4768.441; parent = 3795.367; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 3795.363 ; gain = 997.660 ; free physical = 56629 ; free virtual = 204043
Synthesis current peak Physical Memory [PSS] (MB): peak = 2957.168; parent = 2808.815; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4768.441; parent = 3795.367; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 3795.363 ; gain = 997.660 ; free physical = 56607 ; free virtual = 204021
Synthesis current peak Physical Memory [PSS] (MB): peak = 2957.168; parent = 2808.815; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4768.441; parent = 3795.367; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 3795.363 ; gain = 997.660 ; free physical = 56608 ; free virtual = 204022
Synthesis current peak Physical Memory [PSS] (MB): peak = 2957.168; parent = 2808.815; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4768.441; parent = 3795.367; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nn_classifier_wrapper | u_nn_accelerator/u_sum_signed_i0/reduce_layer63_reg[7] | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|nn_classifier_wrapper | u_nn_accelerator/u_sum_signed_q0/reduce_layer63_reg[7] | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|nn_classifier_wrapper | u_nn_accelerator/u_sum_signed_i1/reduce_layer63_reg[7] | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|nn_classifier_wrapper | u_nn_accelerator/u_sum_signed_q1/reduce_layer63_reg[6] | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
+----------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   870|
|3     |LUT1   |   350|
|4     |LUT2   |  5164|
|5     |LUT3   |    15|
|6     |LUT4   |    37|
|7     |LUT5   |   197|
|8     |LUT6   |   333|
|9     |MUXF7  |     2|
|10    |SRL16E |    31|
|11    |FDCE   |    38|
|12    |FDRE   | 10455|
|13    |IBUF   |    16|
|14    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 3795.363 ; gain = 997.660 ; free physical = 56608 ; free virtual = 204021
Synthesis current peak Physical Memory [PSS] (MB): peak = 2957.168; parent = 2808.815; children = 148.355
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4768.441; parent = 3795.367; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 227 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 3795.363 ; gain = 829.941 ; free physical = 56607 ; free virtual = 204020
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 3795.371 ; gain = 997.660 ; free physical = 56611 ; free virtual = 204024
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3809.301 ; gain = 0.000 ; free physical = 56725 ; free virtual = 204139
INFO: [Netlist 29-17] Analyzing 889 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3846.188 ; gain = 0.000 ; free physical = 56731 ; free virtual = 204144
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 16 instances

Synth Design complete, checksum: 63cc7adc
INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 206 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 3846.188 ; gain = 2142.641 ; free physical = 56848 ; free virtual = 204261
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/lat-opt-classifer/lat-opt-classifier.runs/synth_1/nn_classifier_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nn_classifier_wrapper_utilization_synth.rpt -pb nn_classifier_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 07:27:37 2025...
[Tue Nov 11 07:27:42 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:00 ; elapsed = 00:01:25 . Memory (MB): peak = 1734.660 ; gain = 0.000 ; free physical = 59369 ; free virtual = 206764
# launch_runs impl_1 -jobs 4
[Tue Nov 11 07:27:42 2025] Launched impl_1...
Run output will be captured here: /mnt/vault1/mfaroo19/quantum-net-final/latency-opt/lat-opt-classifer/lat-opt-classifier.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Nov 11 07:27:42 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log nn_classifier_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nn_classifier_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source nn_classifier_wrapper.tcl -notrace
Command: link_design -top nn_classifier_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2800.305 ; gain = 0.000 ; free physical = 57542 ; free virtual = 204936
INFO: [Netlist 29-17] Analyzing 888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/constraints.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2871.176 ; gain = 0.000 ; free physical = 57548 ; free virtual = 204943
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 16 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2871.176 ; gain = 1163.535 ; free physical = 57548 ; free virtual = 204943
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2962.957 ; gain = 91.781 ; free physical = 57520 ; free virtual = 204915

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7781dc0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3286.738 ; gain = 323.781 ; free physical = 57358 ; free virtual = 204753

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5657 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8fc98115

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3561.629 ; gain = 0.000 ; free physical = 57128 ; free virtual = 204523
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8fc98115

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3561.629 ; gain = 0.000 ; free physical = 57128 ; free virtual = 204523
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 161a09355

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3561.629 ; gain = 0.000 ; free physical = 57128 ; free virtual = 204523
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 161a09355

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3593.645 ; gain = 32.016 ; free physical = 57128 ; free virtual = 204524
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 161a09355

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3593.645 ; gain = 32.016 ; free physical = 57128 ; free virtual = 204524
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 161a09355

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3593.645 ; gain = 32.016 ; free physical = 57128 ; free virtual = 204524
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3593.645 ; gain = 0.000 ; free physical = 57130 ; free virtual = 204526
Ending Logic Optimization Task | Checksum: 1dcfca1b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3593.645 ; gain = 32.016 ; free physical = 57130 ; free virtual = 204526

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dcfca1b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3593.645 ; gain = 0.000 ; free physical = 57130 ; free virtual = 204526

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1dcfca1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3593.645 ; gain = 0.000 ; free physical = 57130 ; free virtual = 204526

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3593.645 ; gain = 0.000 ; free physical = 57130 ; free virtual = 204526
Ending Netlist Obfuscation Task | Checksum: 1dcfca1b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3593.645 ; gain = 0.000 ; free physical = 57130 ; free virtual = 204526
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3593.645 ; gain = 722.469 ; free physical = 57130 ; free virtual = 204526
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/lat-opt-classifer/lat-opt-classifier.runs/impl_1/nn_classifier_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nn_classifier_wrapper_drc_opted.rpt -pb nn_classifier_wrapper_drc_opted.pb -rpx nn_classifier_wrapper_drc_opted.rpx
Command: report_drc -file nn_classifier_wrapper_drc_opted.rpt -pb nn_classifier_wrapper_drc_opted.pb -rpx nn_classifier_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/vault1/mfaroo19/quantum-net-final/latency-opt/lat-opt-classifer/lat-opt-classifier.runs/impl_1/nn_classifier_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3685.395 ; gain = 0.000 ; free physical = 56881 ; free virtual = 204279
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14a0e403

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3685.395 ; gain = 0.000 ; free physical = 56881 ; free virtual = 204279
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3685.395 ; gain = 0.000 ; free physical = 56881 ; free virtual = 204279

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 108c4b242

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 4710.434 ; gain = 1025.039 ; free physical = 55947 ; free virtual = 203345

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 124a3acb0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 4749.477 ; gain = 1064.082 ; free physical = 55780 ; free virtual = 203176

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 124a3acb0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 4749.477 ; gain = 1064.082 ; free physical = 55780 ; free virtual = 203176
Phase 1 Placer Initialization | Checksum: 124a3acb0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 4749.477 ; gain = 1064.082 ; free physical = 55780 ; free virtual = 203176

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 150a369c3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4749.477 ; gain = 1064.082 ; free physical = 55929 ; free virtual = 203326

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 150a369c3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4749.477 ; gain = 1064.082 ; free physical = 55904 ; free virtual = 203300

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 150a369c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4798.840 ; gain = 1113.445 ; free physical = 55655 ; free virtual = 203051

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1354dbf9e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 4828.855 ; gain = 1143.461 ; free physical = 55663 ; free virtual = 203060

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1354dbf9e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 4828.855 ; gain = 1143.461 ; free physical = 55663 ; free virtual = 203060
Phase 2.1.1 Partition Driven Placement | Checksum: 1354dbf9e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 4828.855 ; gain = 1143.461 ; free physical = 55663 ; free virtual = 203060
Phase 2.1 Floorplanning | Checksum: 11935520f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 4828.855 ; gain = 1143.461 ; free physical = 55663 ; free virtual = 203060

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11935520f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 4828.855 ; gain = 1143.461 ; free physical = 55663 ; free virtual = 203060

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11207bb48

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 4828.855 ; gain = 1143.461 ; free physical = 55663 ; free virtual = 203060

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18814f283

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55912 ; free virtual = 203310

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 3 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4935.887 ; gain = 0.000 ; free physical = 55921 ; free virtual = 203319
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4935.887 ; gain = 0.000 ; free physical = 55919 ; free virtual = 203317

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     6  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2150ceb78

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55923 ; free virtual = 203320
Phase 2.4 Global Placement Core | Checksum: 15820719e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55922 ; free virtual = 203319
Phase 2 Global Placement | Checksum: 15820719e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55922 ; free virtual = 203319

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17faa42a1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55913 ; free virtual = 203310

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1424b64e0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55903 ; free virtual = 203300

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 20b990b67

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55886 ; free virtual = 203283

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 197063dc4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55886 ; free virtual = 203283

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1c70005c5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55889 ; free virtual = 203286
Phase 3.3.3 Slice Area Swap | Checksum: 1c70005c5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55889 ; free virtual = 203286
Phase 3.3 Small Shape DP | Checksum: 2293f7783

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55884 ; free virtual = 203282

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1bfca1685

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55869 ; free virtual = 203266

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 191491b63

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55867 ; free virtual = 203265

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 25b87cd17

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55921 ; free virtual = 203318
Phase 3 Detail Placement | Checksum: 25b87cd17

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 4935.887 ; gain = 1250.492 ; free physical = 55922 ; free virtual = 203319

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ef246606

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.808 | TNS=-1887.507 |
Phase 1 Physical Synthesis Initialization | Checksum: 17e2999b7

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4958.883 ; gain = 0.000 ; free physical = 55720 ; free virtual = 203117
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 167697380

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4958.883 ; gain = 0.000 ; free physical = 55720 ; free virtual = 203117
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ef246606

Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 4958.883 ; gain = 1273.488 ; free physical = 55723 ; free virtual = 203121

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.687. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1073e45ac

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 4958.883 ; gain = 1273.488 ; free physical = 56032 ; free virtual = 203428

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 4958.883 ; gain = 1273.488 ; free physical = 56032 ; free virtual = 203428
Phase 4.1 Post Commit Optimization | Checksum: 1073e45ac

Time (s): cpu = 00:01:35 ; elapsed = 00:01:15 . Memory (MB): peak = 4958.883 ; gain = 1273.488 ; free physical = 56046 ; free virtual = 203442
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55882 ; free virtual = 203280

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11aa33b01

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5033.883 ; gain = 1348.488 ; free physical = 55899 ; free virtual = 203296

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11aa33b01

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5033.883 ; gain = 1348.488 ; free physical = 55899 ; free virtual = 203296
Phase 4.3 Placer Reporting | Checksum: 11aa33b01

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5033.883 ; gain = 1348.488 ; free physical = 55899 ; free virtual = 203296

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55899 ; free virtual = 203296

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5033.883 ; gain = 1348.488 ; free physical = 55899 ; free virtual = 203296
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ce2e9867

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5033.883 ; gain = 1348.488 ; free physical = 55899 ; free virtual = 203296
Ending Placer Task | Checksum: 164954fd7

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5033.883 ; gain = 1348.488 ; free physical = 55899 ; free virtual = 203296
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:20 . Memory (MB): peak = 5033.883 ; gain = 1357.395 ; free physical = 56054 ; free virtual = 203451
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 56013 ; free virtual = 203427
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/lat-opt-classifer/lat-opt-classifier.runs/impl_1/nn_classifier_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file nn_classifier_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 56016 ; free virtual = 203417
INFO: [runtcl-4] Executing : report_utilization -file nn_classifier_wrapper_utilization_placed.rpt -pb nn_classifier_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nn_classifier_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55975 ; free virtual = 203377
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55979 ; free virtual = 203381
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.68s |  WALL: 0.83s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55979 ; free virtual = 203381

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.632 | TNS=-1750.185 |
Phase 1 Physical Synthesis Initialization | Checksum: 13f51ded3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55791 ; free virtual = 203193
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.632 | TNS=-1750.185 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 13f51ded3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55791 ; free virtual = 203193

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.632 | TNS=-1750.185 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[149][4].  Re-placed instance i_memory_reg[149][4]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[149][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.632 | TNS=-1750.077 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[149][5].  Re-placed instance i_memory_reg[149][5]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[149][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.632 | TNS=-1749.969 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[149][0].  Re-placed instance q_memory_reg[149][0]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[149][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.632 | TNS=-1749.861 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[149][1].  Re-placed instance q_memory_reg[149][1]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[149][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.625 | TNS=-1749.753 |
INFO: [Physopt 32-702] Processed net i_memory_reg_n_0_[65][5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net current_state_reg[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net current_state_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.620 | TNS=-1743.506 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[245][2].  Re-placed instance i_memory_reg[245][2]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[245][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.620 | TNS=-1743.499 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[245][4].  Re-placed instance i_memory_reg[245][4]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[245][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.615 | TNS=-1743.492 |
INFO: [Physopt 32-663] Processed net current_state_reg[1].  Re-placed instance FSM_sequential_current_state_reg[1]
INFO: [Physopt 32-735] Processed net current_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.613 | TNS=-1692.674 |
INFO: [Physopt 32-702] Processed net i_memory_reg_n_0_[245][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net load_count[5]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net load_count[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.606 | TNS=-1680.185 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[149][2].  Re-placed instance q_memory_reg[149][2]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[149][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.606 | TNS=-1680.153 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[149][3].  Re-placed instance q_memory_reg[149][3]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[149][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.606 | TNS=-1680.121 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[149][4].  Re-placed instance q_memory_reg[149][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[149][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.606 | TNS=-1680.089 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[149][5].  Re-placed instance q_memory_reg[149][5]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[149][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1680.057 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[246][0].  Re-placed instance i_memory_reg[246][0]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[246][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1679.943 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[246][2].  Re-placed instance i_memory_reg[246][2]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[246][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1679.829 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[246][5].  Re-placed instance i_memory_reg[246][5]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[246][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.603 | TNS=-1679.715 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[246][1].  Re-placed instance q_memory_reg[246][1]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[246][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-1679.601 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[99][0].  Re-placed instance q_memory_reg[99][0]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[99][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-1679.599 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[99][2].  Re-placed instance q_memory_reg[99][2]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[99][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.596 | TNS=-1679.597 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[99][4].  Re-placed instance q_memory_reg[99][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[99][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.595 | TNS=-1679.595 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[255][1].  Re-placed instance q_memory_reg[255][1]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[255][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.595 | TNS=-1679.535 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[255][3].  Re-placed instance q_memory_reg[255][3]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[255][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.595 | TNS=-1679.475 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[255][4].  Re-placed instance q_memory_reg[255][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[255][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.595 | TNS=-1679.415 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[255][5].  Re-placed instance q_memory_reg[255][5]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[255][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.594 | TNS=-1679.355 |
INFO: [Physopt 32-702] Processed net i_memory_reg_n_0_[99][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_count[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_memory[96][5]_i_2_n_0.  Re-placed instance i_memory[96][5]_i_2
INFO: [Physopt 32-735] Processed net i_memory[96][5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.593 | TNS=-1680.975 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.593 | TNS=-1680.975 |
Phase 3 Critical Path Optimization | Checksum: 115f7bcb4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55825 ; free virtual = 203226

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.593 | TNS=-1680.975 |
INFO: [Physopt 32-702] Processed net i_memory_reg_n_0_[253][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net load_count[6]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net load_count[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-1701.662 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[73][0].  Re-placed instance i_memory_reg[73][0]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[73][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-1701.573 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[73][1].  Re-placed instance i_memory_reg[73][1]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[73][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.592 | TNS=-1701.484 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[73][5].  Re-placed instance i_memory_reg[73][5]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[73][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.590 | TNS=-1701.395 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[257][5].  Re-placed instance i_memory_reg[257][5]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[257][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.589 | TNS=-1701.333 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[224][0].  Re-placed instance i_memory_reg[224][0]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[224][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.589 | TNS=-1701.327 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[224][1].  Re-placed instance i_memory_reg[224][1]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[224][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.589 | TNS=-1701.321 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[224][2].  Re-placed instance i_memory_reg[224][2]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[224][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.589 | TNS=-1701.315 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[224][3].  Re-placed instance i_memory_reg[224][3]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[224][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.588 | TNS=-1701.309 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[257][4].  Re-placed instance i_memory_reg[257][4]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[257][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-1701.249 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[246][3].  Re-placed instance i_memory_reg[246][3]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[246][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-1701.153 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[246][3].  Re-placed instance q_memory_reg[246][3]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[246][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-1701.057 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[246][4].  Re-placed instance q_memory_reg[246][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[246][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-1700.961 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[246][5].  Re-placed instance q_memory_reg[246][5]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[246][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.585 | TNS=-1700.865 |
INFO: [Physopt 32-702] Processed net i_memory_reg_n_0_[253][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net load_count[2].  Re-placed instance load_count_reg[2]
INFO: [Physopt 32-735] Processed net load_count[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.585 | TNS=-1701.003 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[226][0].  Re-placed instance q_memory_reg[226][0]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[226][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.585 | TNS=-1700.848 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[226][2].  Re-placed instance q_memory_reg[226][2]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[226][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.585 | TNS=-1700.692 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[226][3].  Re-placed instance q_memory_reg[226][3]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[226][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.585 | TNS=-1700.537 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[226][4].  Re-placed instance q_memory_reg[226][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[226][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.583 | TNS=-1700.381 |
INFO: [Physopt 32-702] Processed net i_memory_reg_n_0_[224][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_count[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_memory[96][5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 43 pins.
INFO: [Physopt 32-735] Processed net i_memory[224][5]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.582 | TNS=-1700.128 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.582 | TNS=-1700.128 |
Phase 4 Critical Path Optimization | Checksum: 1d3f246d3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55820 ; free virtual = 203222
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55820 ; free virtual = 203222
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55820 ; free virtual = 203222
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.582 | TNS=-1700.128 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.050  |         50.057  |            8  |              0  |                    45  |           0  |           2  |  00:00:07  |
|  Total          |          0.050  |         50.057  |            8  |              0  |                    45  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55820 ; free virtual = 203222
Ending Physical Synthesis Task | Checksum: 96883624

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55820 ; free virtual = 203222
INFO: [Common 17-83] Releasing license: Implementation
232 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55820 ; free virtual = 203222
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55783 ; free virtual = 203200
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/lat-opt-classifer/lat-opt-classifier.runs/impl_1/nn_classifier_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5e8c049c ConstDB: 0 ShapeSum: 1c2d6c3a RouteDB: 1b9027f8
Nodegraph reading from file.  Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.79 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55540 ; free virtual = 202945
Post Restoration Checksum: NetGraph: e62aa014 NumContArr: 2e4fdc73 Constraints: af4c92ed Timing: 0
Phase 1 Build RT Design | Checksum: 1c3c70f74

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55588 ; free virtual = 202994

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c3c70f74

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55533 ; free virtual = 202939

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c3c70f74

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5033.883 ; gain = 0.000 ; free physical = 55529 ; free virtual = 202936

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 198458ad9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5136.051 ; gain = 102.168 ; free physical = 55370 ; free virtual = 202776

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a44cfdfc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5136.051 ; gain = 102.168 ; free physical = 55371 ; free virtual = 202777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.455 | TNS=-935.501| WHS=0.010  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11088
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10650
  Number of Partially Routed Nets     = 438
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 188535f76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5146.613 ; gain = 112.730 ; free physical = 55313 ; free virtual = 202719

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 188535f76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5146.613 ; gain = 112.730 ; free physical = 55313 ; free virtual = 202719
Phase 3 Initial Routing | Checksum: 3bc147478

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 5146.613 ; gain = 112.730 ; free physical = 55288 ; free virtual = 202694

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 808
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.685 | TNS=-1818.123| WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2b6c83c52

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55439 ; free virtual = 202845

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.623 | TNS=-1782.050| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 268ec68f7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55471 ; free virtual = 202877

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.587 | TNS=-1718.431| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c8a58265

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55549 ; free virtual = 202955

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.573 | TNS=-1712.505| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 27f6ac644

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55580 ; free virtual = 202986

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.578 | TNS=-1706.905| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 383ff3333

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55583 ; free virtual = 202988
Phase 4 Rip-up And Reroute | Checksum: 383ff3333

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55583 ; free virtual = 202988

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 3186f1be7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55596 ; free virtual = 203001
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.573 | TNS=-1712.505| WHS=0.019  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 3480ac08d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55577 ; free virtual = 202983
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.573 | TNS=-1712.505| WHS=0.019  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20583dceb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55568 ; free virtual = 202974

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20583dceb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55568 ; free virtual = 202974
Phase 5 Delay and Skew Optimization | Checksum: 20583dceb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55568 ; free virtual = 202974

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2021fec0f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55572 ; free virtual = 202979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.570 | TNS=-1713.887| WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2021fec0f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55573 ; free virtual = 202979
Phase 6 Post Hold Fix | Checksum: 2021fec0f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55573 ; free virtual = 202979

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.547088 %
  Global Horizontal Routing Utilization  = 0.589825 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.0939%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.8673%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.6538%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 188ec0896

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55573 ; free virtual = 202980

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 188ec0896

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55570 ; free virtual = 202976

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 188ec0896

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55572 ; free virtual = 202978

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 188ec0896

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55572 ; free virtual = 202979

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.570 | TNS=-1713.887| WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 188ec0896

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55574 ; free virtual = 202980
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.562 | TNS=-1706.837 | WHS=0.019 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 188ec0896

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55605 ; free virtual = 203011
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.562 | TNS=-1706.837 | WHS=0.019 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.557. Path group: ap_clk. Processed net: i_memory_reg_n_0_[237][1].
INFO: [Physopt 32-952] Improved path group WNS = -0.554. Path group: ap_clk. Processed net: i_memory_reg_n_0_[238][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.546. Path group: ap_clk. Processed net: i_memory_reg_n_0_[248][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.542. Path group: ap_clk. Processed net: i_memory_reg_n_0_[267][1].
INFO: [Physopt 32-952] Improved path group WNS = -0.540. Path group: ap_clk. Processed net: i_memory_reg_n_0_[273][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.539. Path group: ap_clk. Processed net: i_memory_reg_n_0_[227][1].
INFO: [Physopt 32-952] Improved path group WNS = -0.537. Path group: ap_clk. Processed net: i_memory_reg_n_0_[224][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.534. Path group: ap_clk. Processed net: i_memory_reg_n_0_[236][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.529. Path group: ap_clk. Processed net: i_memory_reg_n_0_[99][1].
INFO: [Physopt 32-952] Improved path group WNS = -0.526. Path group: ap_clk. Processed net: q_memory_reg_n_0_[238][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.526. Path group: ap_clk. Processed net: q_memory_reg_n_0_[100][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.524. Path group: ap_clk. Processed net: q_memory_reg_n_0_[95][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.523. Path group: ap_clk. Processed net: q_memory_reg_n_0_[237][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: i_memory_reg_n_0_[225][4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: load_count[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: i_memory[96][5]_i_2_n_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.523 | TNS=-1701.731 | WHS=0.019 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 1ac5782d4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55532 ; free virtual = 202937
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5162.621 ; gain = 0.000 ; free physical = 55536 ; free virtual = 202942
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.523 | TNS=-1701.731 | WHS=0.019 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 12d5f9787

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55542 ; free virtual = 202948
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55645 ; free virtual = 203051
INFO: [Common 17-83] Releasing license: Implementation
274 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 5162.621 ; gain = 128.738 ; free physical = 55645 ; free virtual = 203051
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 5162.828 ; gain = 0.207 ; free physical = 55606 ; free virtual = 203027
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/latency-opt/lat-opt-classifer/lat-opt-classifier.runs/impl_1/nn_classifier_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nn_classifier_wrapper_drc_routed.rpt -pb nn_classifier_wrapper_drc_routed.pb -rpx nn_classifier_wrapper_drc_routed.rpx
Command: report_drc -file nn_classifier_wrapper_drc_routed.rpt -pb nn_classifier_wrapper_drc_routed.pb -rpx nn_classifier_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/vault1/mfaroo19/quantum-net-final/latency-opt/lat-opt-classifer/lat-opt-classifier.runs/impl_1/nn_classifier_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nn_classifier_wrapper_methodology_drc_routed.rpt -pb nn_classifier_wrapper_methodology_drc_routed.pb -rpx nn_classifier_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file nn_classifier_wrapper_methodology_drc_routed.rpt -pb nn_classifier_wrapper_methodology_drc_routed.pb -rpx nn_classifier_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /mnt/vault1/mfaroo19/quantum-net-final/latency-opt/lat-opt-classifer/lat-opt-classifier.runs/impl_1/nn_classifier_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file nn_classifier_wrapper_power_routed.rpt -pb nn_classifier_wrapper_power_summary_routed.pb -rpx nn_classifier_wrapper_power_routed.rpx
Command: report_power -file nn_classifier_wrapper_power_routed.rpt -pb nn_classifier_wrapper_power_summary_routed.pb -rpx nn_classifier_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
286 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file nn_classifier_wrapper_route_status.rpt -pb nn_classifier_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file nn_classifier_wrapper_timing_summary_routed.rpt -pb nn_classifier_wrapper_timing_summary_routed.pb -rpx nn_classifier_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file nn_classifier_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nn_classifier_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nn_classifier_wrapper_bus_skew_routed.rpt -pb nn_classifier_wrapper_bus_skew_routed.pb -rpx nn_classifier_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 07:30:25 2025...
[Tue Nov 11 07:30:31 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.8 ; elapsed = 00:02:49 . Memory (MB): peak = 1734.660 ; gain = 0.000 ; free physical = 59243 ; free virtual = 206658
# open_run impl_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2804.574 ; gain = 0.000 ; free physical = 58008 ; free virtual = 205422
INFO: [Netlist 29-17] Analyzing 888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3255.973 ; gain = 25.812 ; free physical = 57994 ; free virtual = 205410
Restored from archive | CPU: 0.540000 secs | Memory: 14.010750 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3255.973 ; gain = 25.812 ; free physical = 57994 ; free virtual = 205410
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3636.551 ; gain = 0.000 ; free physical = 57648 ; free virtual = 205064
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 16 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3636.551 ; gain = 1901.891 ; free physical = 57648 ; free virtual = 205064
# report_utilization -file ./util_project.rpt
# report_timing_summary -file ./timing_project.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# save_project
ERROR: [Common 17-163] Missing value for option 'name', please type 'save_project_as -help' for usage info.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 07:30:53 2025...
