

Implementation tool: Xilinx Vivado v.2017.1
Project:             matriz_mult
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Sun Feb 07 17:40:13 +0100 2021

#=== Post-Implementation Resource usage ===
SLICE:          501
LUT:           1106
FF:            1214
DSP:              7
BRAM:             4
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.120
CP achieved post-implementation:    8.767
Timing met
