/*
 * Copyright 2017 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "fsl-imx8mq.dtsi"
#include "dt-bindings/net/ti-dp83867.h"
#include "dt-bindings/seco/ectrl.h"

/ {
	model = "Seco i.MX8MQ SECO C25";
	compatible = "fsl,imx8mq-evk", "fsl,seco-imx8mq-c25" , "fsl,imx8mq";

	chosen {
		bootargs = "console=ttymxc0,115200 earlycon=ec_imx6q,0x30860000,115200";
		stdout-path = &uart1;
	};

	aliases {
		i2c0 = &i2c1;
		i2c1 = &i2c2;
		i2c2 = &i2c3;
		i2c3 = &i2c4;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		modem_reset: modem-reset {
			compatible = "gpio-reset";
			reset-gpios = <&gpio3 22 GPIO_ACTIVE_LOW>;
			reset-delay-us = <2000>;
			reset-post-delay-ms = <40>;
			#reset-cells = <0>;
                };

		reg_wlan_en: wlanen_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "WLANEN_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio3 21 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};
			
		reg_btwake_vcc: btwake_vcc {
                        compatible = "regulator-fixed";
                        regulator-name = "BTWAKE_1V8";
                        regulator-min-microvolt = <1800000>;
                        regulator-max-microvolt = <1800000>;
                        gpio = <&gpio3 25 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                        regulator-boot-on;
                        regulator-always-on;
                };


		reg_usb_rst: usb_rst {
                        compatible = "regulator-fixed";
                        regulator-name = "USB_RST";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio3 13 GPIO_ACTIVE_LOW>;
                        enable-active-low;
			regulator-boot-on;
                        regulator-always-on;
                };

		reg_usb_sdio_rst: usb_sdio_rst {
                        compatible = "regulator-fixed";
                        regulator-name = "USB_SDIO_RST";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio4 22 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
			regulator-boot-on;
                        regulator-always-on;
                };

		reg_lcd_en: reg_lcd_vdd_en {
                        compatible = "regulator-fixed";
                        regulator-name = "LCD_VDD_EN";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                        regulator-boot-on;
                        regulator-always-on;
                };

                reg_blk_en: reg_blk_vdd_en {
                        compatible = "regulator-fixed";
                        regulator-name = "BLK_VDD_EN";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio1 8 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                        regulator-boot-on;
                        regulator-always-on;
                };

                pcie_clk_oe_1_en: pcie_clk_oe1en {
                        compatible = "regulator-fixed";
                        regulator-name = "PCIE_CLK_OE1_PD";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio5 3 GPIO_ACTIVE_LOW>;
                        enable-active-low;
                        regulator-boot-on;
                        regulator-always-on;
                };

                pcie_clk_ref_pd: pcie_clk_ref_vdd {
                        compatible = "regulator-fixed";
                        regulator-name = "PCIE_CLK_REF_PD";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio4 2 GPIO_ACTIVE_LOW>;
                        enable-active-low;
                        regulator-boot-on;
                        regulator-always-on;
                };

                pcie_rst_cmd: pcie_rstcmd {
                        compatible = "regulator-fixed";
                        regulator-name = "PCIE_RST_CMD";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio4 21 GPIO_ACTIVE_LOW>;
                        enable-active-high;
                        regulator-always-on;
                };

                reg_hdmi_osc_en: reg_hdmi_oscen {
                        compatible = "regulator-fixed";
                        regulator-name = "HDMI_27MHZ_EN";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio4 15 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                };
	
                reg_hdmi_lvl_en: reg_hdmi_lvlen {
                        compatible = "regulator-fixed";
                        regulator-name = "HDMI_LVL_EN";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio2 20 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                };

                reg_usb0_vbus: reg_usb0en {
                        compatible = "regulator-fixed";
                        regulator-name = "USB0_VBUS";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        gpio = <&gpio4 1 GPIO_ACTIVE_HIGH>;
                        enable-active-high;
                        regulator-boot-on;
                        regulator-always-on;
                };

		lvds_backlight@0 {
		       compatible = "pwm-backlight";
		       pwms = <&pwm1 0 100000>;

		       brightness-levels = < 0  1  2  3  4  5  6  7  8  9
				     10 11 12 13 14 15 16 17 18 19
				     20 21 22 23 24 25 26 27 28 29
				     30 31 32 33 34 35 36 37 38 39
				     40 41 42 43 44 45 46 47 48 49
				     50 51 52 53 54 55 56 57 58 59
				     60 61 62 63 64 65 66 67 68 69
				     70 71 72 73 74 75 76 77 78 79
				     80 81 82 83 84 85 86 87 88 89
				     90 91 92 93 94 95 96 97 98 99
				    100>;
		       default-brightness-level = <80>;
		};

		panel: edp_panel {
			compatible = "auo,b125han010";
			#address-cells = <2>;
			#size-cells = <1>;

        	};


	};

	busfreq {
		status = "disabled";
	};

        sys_mclk: clock-mclk {
                compatible = "fixed-clock";
                #clock-cells = <0>;
                clock-frequency = <24576000>;
        };

        reg_1p8v: regulator-1p8v {
                compatible = "regulator-fixed";
                regulator-name = "1P8V";
                regulator-min-microvolt = <1800000>;
                regulator-max-microvolt = <1800000>;
                regulator-always-on;
        };

	sound {
                compatible = "seco,asoc-sgtl5000";
                model = "seco_sgtl5000";
                cpu-dai = <&sai2>;
                audio-codec = <&codec>;
                /*asrc-controller = <&asrc0>;*/
                status = "okay";

        };

};

&sai2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_sai2>;
        assigned-clocks = <&clk IMX8MQ_CLK_SAI2>,
                        <&clk IMX8MQ_CLK_SAI2>;
        assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL2_OUT>;
        assigned-clock-rates = <0>, <22579200>;
        status = "okay";
};

&clk {
        assigned-clocks = <&clk IMX8MQ_AUDIO_PLL1>, <&clk IMX8MQ_AUDIO_PLL2>;
        assigned-clock-rates = <786432000>, <722534400>;
};

&iomuxc {
	pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_hog>;

	seco-imx8mq-c25 {
		 pinctrl_hog: hoggrp {
                        fsl,pins = <
				/* HUB RESET */
				MX8MQ_IOMUXC_NAND_DATA07_GPIO3_IO13 	0x19 
				/* USB to SDIO Bridge RESET */
			        MX8MQ_IOMUXC_SAI2_RXC_GPIO4_IO22	0x19
				/* LVDS regulatore*/                            
                                MX8MQ_IOMUXC_SAI5_RXFS_GPIO3_IO19               0x19
                                MX8MQ_IOMUXC_GPIO1_IO07_GPIO1_IO7		0x19 /* MX8MQ_IOMUXC_SAI5_RXD3_GPIO3_IO24               0x19 */
                                MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8               0x19 /* MX8MQ_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5            0x19 */
                                MX8MQ_IOMUXC_SAI2_RXFS_GPIO4_IO21		0x19
				/* PCIe CLK ref Enable */
				MX8MQ_IOMUXC_SAI1_RXD0_GPIO4_IO2		0x19
				MX8MQ_IOMUXC_SPDIF_TX_GPIO5_IO3			0x19
				/* HDMI 27MHz Enable */
                                MX8MQ_IOMUXC_SAI1_TXD3_GPIO4_IO15               0xe
				/* BT_CFG9 STM32 interrupt */
                                MX8MQ_IOMUXC_SAI1_TXD1_GPIO4_IO13               0x82
                                MX8MQ_IOMUXC_SAI1_TXD0_GPIO4_IO12               0x82
                                MX8MQ_IOMUXC_SAI1_RXD4_GPIO4_IO6                0x82
                                MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8               0x82 /* PMIC_FAULT_INT# */
				
				MX8MQ_IOMUXC_SAI5_RXD1_GPIO3_IO22               0x82
                                MX8MQ_IOMUXC_SAI5_RXD0_GPIO3_IO21               0x19 /* Wlan En */
				MX8MQ_IOMUXC_SAI5_MCLK_GPIO3_IO25               0x19 /* Wlan En */
				
				MX8MQ_IOMUXC_SAI1_TXD7_GPIO4_IO19		0x1 /* SD2_P_EN */
				MX8MQ_IOMUXC_SAI1_RXC_GPIO4_IO1			0x42 /* USB_OTG_PEN */

				/* General GPIO */
				// MX8MQ_IOMUXC_GPIO1_IO02_GPIO1_IO2               0x42 /* GPIO0 */ 
				MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3               0x42 /* GPIO1 */
				MX8MQ_IOMUXC_GPIO1_IO04_GPIO1_IO4               0x42 /* GPIO2 */
				MX8MQ_IOMUXC_GPIO1_IO05_GPIO1_IO5               0x42 /* GPIO3 */
				MX8MQ_IOMUXC_GPIO1_IO06_GPIO1_IO6               0x42 /* GPIO4 */
				MX8MQ_IOMUXC_GPIO1_IO10_GPIO1_IO10              0x42 /* GPIO5 */
				MX8MQ_IOMUXC_GPIO1_IO11_GPIO1_IO11              0x42 /* GPIO6 */
				MX8MQ_IOMUXC_GPIO1_IO12_GPIO1_IO12              0x42 /* GPIO7 */

				MX8MQ_IOMUXC_SD2_WP_GPIO2_IO20			0x82 /* HDMI_LVL */
				MX8MQ_IOMUXC_SAI1_MCLK_GPIO4_IO20		0x19 /* USB_OC# */	
				MX8MQ_IOMUXC_SAI1_TXFS_GPIO4_IO10		0x19 /* BRIDGE_SD_WP_CPU */
				MX8MQ_IOMUXC_SAI3_MCLK_GPIO5_IO2		0x19 /* USB_VBUS_1V8 */

			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC		0x3
				MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO	0x23
				MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x1f
				MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x1f
				MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x1f
				MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x1f
				MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x91
				MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x91
				MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x91
				MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x91
				MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x1f
				MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
				MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
				MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
				/* ENET RESET */
				MX8MQ_IOMUXC_SAI1_RXD1_GPIO4_IO3        0x19
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_I2C1_SCL_I2C1_SCL			0x4000007f
				MX8MQ_IOMUXC_I2C1_SDA_I2C1_SDA			0x4000007f
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX8MQ_IOMUXC_I2C2_SCL_I2C2_SCL			0x4000007f
				MX8MQ_IOMUXC_I2C2_SDA_I2C2_SDA			0x4000007f
			>;
		};

                pinctrl_i2c3: i2c3grp {
                        fsl,pins = <
                                MX8MQ_IOMUXC_I2C3_SCL_I2C3_SCL                  0x4000007f
                                MX8MQ_IOMUXC_I2C3_SDA_I2C3_SDA                  0x4000007f
                        >;
                };

                pinctrl_i2c4: i2c4grp {
                        fsl,pins = <
                                MX8MQ_IOMUXC_I2C4_SCL_I2C4_SCL                  0x4000007f
                                MX8MQ_IOMUXC_I2C4_SDA_I2C4_SDA                  0x4000007f
                        >;
                };

                pinctrl_sai2: sai2grp {
                        fsl,pins = <
                                MX8MQ_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0    0xd6
                                MX8MQ_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC     0xd6
                                MX8MQ_IOMUXC_SAI2_TXC_SAI2_TX_BCLK      0xd6
                                MX8MQ_IOMUXC_SAI2_MCLK_SAI2_MCLK        0xd6
                                MX8MQ_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0    0xd6
                        >;
                };

		pinctrl_qspi: qspigrp {
                        fsl,pins = <
                                MX8MQ_IOMUXC_NAND_ALE_QSPI_A_SCLK       0x47
                                MX8MQ_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B    0x47
                                MX8MQ_IOMUXC_NAND_DATA00_QSPI_A_DATA0   0x47
                                MX8MQ_IOMUXC_NAND_DATA01_QSPI_A_DATA1   0x47
                                MX8MQ_IOMUXC_NAND_DATA02_QSPI_A_DATA2   0x47
                                MX8MQ_IOMUXC_NAND_DATA03_QSPI_A_DATA3   0x47
                        >;
                };

		pinctrl_spi: spigrp {
                        fsl,pins = <
                                MX8MQ_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK    0x82
                                MX8MQ_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI    0x82
                                MX8MQ_IOMUXC_ECSPI1_MISO_ECSPI1_MISO    0x82
                                MX8MQ_IOMUXC_ECSPI1_SS0_GPIO5_IO9       0x19 /* MCP2517 */
                                MX8MQ_IOMUXC_SAI1_RXD7_GPIO4_IO9        0x82 /* PCF2123 */
                                MX8MQ_IOMUXC_NAND_CLE_GPIO3_IO5         0x43 /* RTC_INT_CPU */  
                        >;
                };

                pinctrl_can_int: mcp2515int {
                        fsl,pins = <
                                MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9       0x82 /* INT */

                        >;
                };


		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX		0xe
				MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX		0xe
			>;
		};

		pinctrl_uart2: uart2grp {
                       fsl,pins = <
                               MX8MQ_IOMUXC_UART2_RXD_UART2_DCE_RX		0xe
                               MX8MQ_IOMUXC_UART2_TXD_UART2_DCE_TX		0xe
                               MX8MQ_IOMUXC_UART4_TXD_UART2_DCE_RTS_B		0xe
			       MX8MQ_IOMUXC_UART4_RXD_UART2_DCE_CTS_B		0xe
                        >;
                };

		pinctrl_uart4: uart4grp {
                       fsl,pins = <
                               MX8MQ_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX           0xe
                               MX8MQ_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX           0xe
                               MX8MQ_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B         0xe
                               MX8MQ_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B        0xe
			>;
		};

		pinctrl_spi2: spi2grp {
                       fsl,pins = <
                               MX8MQ_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI		0x79
                               MX8MQ_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK		0x79
                               MX8MQ_IOMUXC_ECSPI2_MISO_ECSPI2_MISO		0x79
                               MX8MQ_IOMUXC_ECSPI2_SS0_GPIO5_IO13		0x42
			       MX8MQ_IOMUXC_GPIO1_IO00_GPIO1_IO0		0x42
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x83
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xc3
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xc3
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xc3
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xc3
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xc3
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xc3
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xc3
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xc3
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xc3
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x83
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x85
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xc5
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xc5
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xc5
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xc5
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xc5
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xc5
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xc5
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xc5
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xc5
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x85
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x87
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xc7
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xc7
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xc7
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xc7
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xc7
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xc7
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xc7
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xc7
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xc7
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x87
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2grpgpio {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12	0x41
				MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x41
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x83
				MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc3
				MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc3
				MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc3
				MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc3
				MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc3
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x85
				MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc5
				MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc5
				MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc5
				MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc5
				MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc5
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK			0x87
				MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD			0xc7
				MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0		0xc7
				MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1		0xc7
				MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2		0xc7
				MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3		0xc7
			>;
		};
		
		pinctrl_wlan_en: wlangrp {
                        fsl,pins = <
				MX8MQ_IOMUXC_SAI5_RXD2_GPIO3_IO23               0x19 /* Host Wake */
                        >;
                };

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX8MQ_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6
			>;
		};

		pinctrl_lvds0_pwm1: lvds0pwm1grp {
                                fsl,pins = <
                                        MX8MQ_IOMUXC_GPIO1_IO01_PWM1_OUT        0x000000d6
                                >;
                };

		pinctrl_pwm2: pwm2grp {
                                fsl,pins = <
                                        MX8MQ_IOMUXC_GPIO1_IO13_PWM2_OUT        0x000000d6
                                >;
                };

		pinctrl_pwm4: pwm4grp {
                                fsl,pins = <
                                        MX8MQ_IOMUXC_GPIO1_IO15_PWM4_OUT        0x000000d6
                                >;
                };
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio4 3 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <1>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@9 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <9>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
		
		};
	};
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-always-on;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-always-on;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			sw3a_reg: sw3ab {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-always-on;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};
		};
	};

	econtroller: ectrl@40 {
               compatible       = "seco,ectrl","fsl,imx8mq-seco-c25";
               reg              = <0x40>;

               interrupt-parent = <&gpio4>;
               interrupts       = <13 0>;

               rb-poff-gpio     = <&gpio4 12 0>;

               events           = <ECTRL_EVNT_PWR_BTN  ECTRL_EVNT_RST_BTN ECTRL_EVNT_SLEEP  ECTRL_EVNT_BATTERY ECTRL_EVNT_LID  ECTRL_EVNT_WAKE>;

               boot_device {

                       bootdev@0 {
                               id    = <ECTRL_BOOTDEV_USDHC1>;
                               label = "external SD";
                       };

                       bootdev@1 {
                               id    = <ECTRL_BOOTDEV_EMMC>;
                               label = "on board eMMC";
                       };

               };

       };


};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "disabled";
};

&i2c3 {
        clock-frequency = <100000>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_i2c3>;
        status = "okay";
        adv_bridge: sn65dsi84@2d {
                reg = <0x2d>;
                pd = <&gpio3 19 GPIO_ACTIVE_HIGH>;
                status = "disabled";
        };

	edp_bridge: sn65dsi86@2d {
		reg = <0x2d>;
		pd-gpios = <&gpio3 19 GPIO_ACTIVE_HIGH>;
		vcc-supply = <&pcie_rst_cmd>;
		clocks = <&osc_27m>;
		status = "disabled";
	};
	
};

&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";
	
	codec: sgtl5000@a {
                #sound-dai-cells = <0>;
                compatible = "fsl,sgtl5000";
                reg = <0xa>;
                VDDA-supply = <&reg_1p8v>;
                VDDIO-supply = <&reg_1p8v>;
                clocks = <&sys_mclk>;
        };

};

&pcie0{
        status = "okay";
};

&qspi {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_qspi>;
        status = "okay";

        flash0: n25q256a@0 {
                reg = <0>;
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "macronix,mx25u6435f";
                spi-max-frequency = <8000000>;
        };
};

&ecspi1 {
        fsl,spi-num-chipselects = <2>;
        cs-gpios                = <&gpio4 9 0>, <&gpio5 9 0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_spi>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "disabled";

        rtc: pcf2123@0 {
                compatible        = "nxp,rtc-pcf2123";
                reg               = <0>;
                #address-cells = <1>;
                #size-cells = <1>;
                spi-max-frequency = <1000000>;
                spi-cs-high;
                status = "okay";
        };

        can_spi: mcp258x@1 {
                compatible = "microchip,mcp2517fd";
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_can_int>;
                reg = <1>;
                #address-cells = <1>;
                #size-cells = <1>;
                interrupt-parent = <&gpio1>;
                interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
                spi-max-frequency = <10000000>;
                clocks = <&mcp251x_clock>;
                status = "okay";
        };

};


&ecspi2 {
        fsl,spi-num-chipselects = <2>;
        cs-gpios                = <&gpio5 13 0>, <&gpio1 0 0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_spi2>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "disabled";
};

&uart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clk IMX8MQ_CLK_UART1>;
	assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
	status = "okay";
};

&uart2 { /* BT */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2>;
        assigned-clocks = <&clk IMX8MQ_CLK_UART2>;
        assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>;
        fsl,uart-has-rtscts;
        resets = <&modem_reset>;
        status = "okay";
};

&uart4 { /* BT */
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart4>;
        assigned-clocks = <&clk IMX8MQ_CLK_UART4>;
        assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>;
        fsl,uart-has-rtscts;
        resets = <&modem_reset>;
        status = "disabled";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>,<&pinctrl_wlan_en>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>, <&pinctrl_wlan_en>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>, <&pinctrl_wlan_en>;
	bus-width = <4>;
	non-removable;
	vmmc-supply = <&reg_wlan_en>;
	status = "okay";

	#address-cells = <1>;
        #size-cells = <0>;


	brcmf: bcrmf@1 {
		reg = <1>;
                compatible = "brcm,bcm4329-fmac";
	};

};

&usb3_phy0 {
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&usb_dwc3_0 {
	status = "okay";
	vbus-supply = <&reg_usb0_vbus>;
	dr_mode = "host";
};

&usb3_phy1 {
        status = "okay";
};

&usb3_1 {
        status = "okay";
};

&usb_dwc3_1 {
        status = "okay";
        dr_mode = "host";
};

&gpu_pd {
        power-supply = <&sw1a_reg>;
};

&vpu_pd {
        power-supply = <&sw1c_reg>;
};

&gpu {
        status = "okay";
};

&vpu {
        status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&mu {
        status = "okay";
};

&pwm1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_lvds0_pwm1>;
        status = "okay";
};

&pwm2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm2>;
        status = "okay";
};

&pwm4 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm4>;
        status = "okay";
};

&rpmsg{
        /*
         * 64K for one rpmsg instance:
         * --0xb8000000~0xb800ffff: pingpong
         */
        vdev-nums = <1>;
        reg = <0x0 0xb8000000 0x0 0x10000>;
        status = "okay";
};

&A53_0 {
        operating-points = <
                /* kHz    uV */
                1500000 1000000
                1300000 1000000
                1000000 900000
                800000  900000
        >;
};

&dcss {
        status = "okay";

        disp-dev = "hdmi_disp";
};

&hdmi {
        osc_en-supply = <&reg_hdmi_osc_en>;
        status = "okay";
};

