Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Sun Dec 29 13:54:48 2019
| Host         : jaeger running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file aars_top_timing_summary_routed.rpt -pb aars_top_timing_summary_routed.pb -rpx aars_top_timing_summary_routed.rpx -warn_on_violation
| Design       : aars_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.421        0.000                      0                  121        0.137        0.000                      0                  121        4.020        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
i_clk                 {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.421        0.000                      0                  121        0.137        0.000                      0                  121        4.020        0.000                       0                    59  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 ps2_decoder/count_reading_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.704ns (23.939%)  route 2.237ns (76.061%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.752    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.965    -4.213 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.666    -2.546    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.633    -0.817    ps2_decoder/clk_out1
                  SLICE_X62Y35         FDRE                                         r  ps2_decoder/count_reading_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ps2_decoder/count_reading_reg[10]/Q
                                       net (fo=2, routed)           0.860     0.499    ps2_decoder/count_reading_reg[10]
    Routing       SLICE_X63Y35                                                      r  ps2_decoder/COUNT[3]_i_6/I0
    Routing       SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.623 r  ps2_decoder/COUNT[3]_i_6/O
                                       net (fo=3, routed)           0.848     1.470    ps2_decoder/COUNT[3]_i_6_n_0
    Routing       SLICE_X64Y34                                                      r  ps2_decoder/COUNT[3]_i_1/I3
    Routing       SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.594 r  ps2_decoder/COUNT[3]_i_1/O
                                       net (fo=4, routed)           0.529     2.124    ps2_decoder/COUNT[3]_i_1_n_0
    Routing       SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[0]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   10.000    10.000 r  
                  N11                                               0.000    10.000 r  i_clk (IN)
                                       net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.610    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.221     5.388 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.587     6.975    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.513     8.580    ps2_decoder/clk_out1
                  SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[0]/C
                                       clock pessimism              0.577     9.157    
                                       clock uncertainty           -0.088     9.069    
                  SLICE_X64Y34         FDRE (Setup_fdre_C_R)       -0.524     8.545    ps2_decoder/COUNT_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          8.545    
                                       arrival time                          -2.124    
  ---------------------------------------------------------------------------------
                                       slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 ps2_decoder/count_reading_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.704ns (23.939%)  route 2.237ns (76.061%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.752    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.965    -4.213 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.666    -2.546    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.633    -0.817    ps2_decoder/clk_out1
                  SLICE_X62Y35         FDRE                                         r  ps2_decoder/count_reading_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ps2_decoder/count_reading_reg[10]/Q
                                       net (fo=2, routed)           0.860     0.499    ps2_decoder/count_reading_reg[10]
    Routing       SLICE_X63Y35                                                      r  ps2_decoder/COUNT[3]_i_6/I0
    Routing       SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.623 r  ps2_decoder/COUNT[3]_i_6/O
                                       net (fo=3, routed)           0.848     1.470    ps2_decoder/COUNT[3]_i_6_n_0
    Routing       SLICE_X64Y34                                                      r  ps2_decoder/COUNT[3]_i_1/I3
    Routing       SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.594 r  ps2_decoder/COUNT[3]_i_1/O
                                       net (fo=4, routed)           0.529     2.124    ps2_decoder/COUNT[3]_i_1_n_0
    Routing       SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[1]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   10.000    10.000 r  
                  N11                                               0.000    10.000 r  i_clk (IN)
                                       net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.610    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.221     5.388 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.587     6.975    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.513     8.580    ps2_decoder/clk_out1
                  SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[1]/C
                                       clock pessimism              0.577     9.157    
                                       clock uncertainty           -0.088     9.069    
                  SLICE_X64Y34         FDRE (Setup_fdre_C_R)       -0.524     8.545    ps2_decoder/COUNT_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          8.545    
                                       arrival time                          -2.124    
  ---------------------------------------------------------------------------------
                                       slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 ps2_decoder/count_reading_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.704ns (23.939%)  route 2.237ns (76.061%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.752    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.965    -4.213 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.666    -2.546    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.633    -0.817    ps2_decoder/clk_out1
                  SLICE_X62Y35         FDRE                                         r  ps2_decoder/count_reading_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ps2_decoder/count_reading_reg[10]/Q
                                       net (fo=2, routed)           0.860     0.499    ps2_decoder/count_reading_reg[10]
    Routing       SLICE_X63Y35                                                      r  ps2_decoder/COUNT[3]_i_6/I0
    Routing       SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.623 r  ps2_decoder/COUNT[3]_i_6/O
                                       net (fo=3, routed)           0.848     1.470    ps2_decoder/COUNT[3]_i_6_n_0
    Routing       SLICE_X64Y34                                                      r  ps2_decoder/COUNT[3]_i_1/I3
    Routing       SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.594 r  ps2_decoder/COUNT[3]_i_1/O
                                       net (fo=4, routed)           0.529     2.124    ps2_decoder/COUNT[3]_i_1_n_0
    Routing       SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   10.000    10.000 r  
                  N11                                               0.000    10.000 r  i_clk (IN)
                                       net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.610    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.221     5.388 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.587     6.975    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.513     8.580    ps2_decoder/clk_out1
                  SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[2]/C
                                       clock pessimism              0.577     9.157    
                                       clock uncertainty           -0.088     9.069    
                  SLICE_X64Y34         FDRE (Setup_fdre_C_R)       -0.524     8.545    ps2_decoder/COUNT_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          8.545    
                                       arrival time                          -2.124    
  ---------------------------------------------------------------------------------
                                       slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 ps2_decoder/count_reading_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.704ns (23.939%)  route 2.237ns (76.061%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.752    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.965    -4.213 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.666    -2.546    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.633    -0.817    ps2_decoder/clk_out1
                  SLICE_X62Y35         FDRE                                         r  ps2_decoder/count_reading_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.361 r  ps2_decoder/count_reading_reg[10]/Q
                                       net (fo=2, routed)           0.860     0.499    ps2_decoder/count_reading_reg[10]
    Routing       SLICE_X63Y35                                                      r  ps2_decoder/COUNT[3]_i_6/I0
    Routing       SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.623 r  ps2_decoder/COUNT[3]_i_6/O
                                       net (fo=3, routed)           0.848     1.470    ps2_decoder/COUNT[3]_i_6_n_0
    Routing       SLICE_X64Y34                                                      r  ps2_decoder/COUNT[3]_i_1/I3
    Routing       SLICE_X64Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.594 r  ps2_decoder/COUNT[3]_i_1/O
                                       net (fo=4, routed)           0.529     2.124    ps2_decoder/COUNT[3]_i_1_n_0
    Routing       SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[3]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   10.000    10.000 r  
                  N11                                               0.000    10.000 r  i_clk (IN)
                                       net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.610    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.221     5.388 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.587     6.975    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.513     8.580    ps2_decoder/clk_out1
                  SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[3]/C
                                       clock pessimism              0.577     9.157    
                                       clock uncertainty           -0.088     9.069    
                  SLICE_X64Y34         FDRE (Setup_fdre_C_R)       -0.524     8.545    ps2_decoder/COUNT_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          8.545    
                                       arrival time                          -2.124    
  ---------------------------------------------------------------------------------
                                       slack                                  6.421    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 ps2_decoder/TRIGGER_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/COUNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.842ns (28.310%)  route 2.132ns (71.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.752    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.965    -4.213 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.666    -2.546    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.631    -0.819    ps2_decoder/clk_out1
                  SLICE_X63Y34         FDRE                                         r  ps2_decoder/TRIGGER_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.400 r  ps2_decoder/TRIGGER_reg/Q
                                       net (fo=20, routed)          1.041     0.640    ps2_decoder/TRIGGER
    Routing       SLICE_X64Y35                                                      r  ps2_decoder/COUNT[3]_i_5/I2
    Routing       SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.299     0.939 f  ps2_decoder/COUNT[3]_i_5/O
                                       net (fo=3, routed)           0.557     1.496    ps2_decoder/COUNT[3]_i_5_n_0
    Routing       SLICE_X63Y34                                                      f  ps2_decoder/COUNT[3]_i_2/I1
    Routing       SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.620 r  ps2_decoder/COUNT[3]_i_2/O
                                       net (fo=4, routed)           0.535     2.155    ps2_decoder/COUNT
    Routing       SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[0]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   10.000    10.000 r  
                  N11                                               0.000    10.000 r  i_clk (IN)
                                       net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.610    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.221     5.388 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.587     6.975    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.513     8.580    ps2_decoder/clk_out1
                  SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[0]/C
                                       clock pessimism              0.577     9.157    
                                       clock uncertainty           -0.088     9.069    
                  SLICE_X64Y34         FDRE (Setup_fdre_C_CE)      -0.169     8.900    ps2_decoder/COUNT_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                          8.900    
                                       arrival time                          -2.155    
  ---------------------------------------------------------------------------------
                                       slack                                  6.744    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 ps2_decoder/TRIGGER_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/COUNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.842ns (28.310%)  route 2.132ns (71.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.752    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.965    -4.213 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.666    -2.546    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.631    -0.819    ps2_decoder/clk_out1
                  SLICE_X63Y34         FDRE                                         r  ps2_decoder/TRIGGER_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.400 r  ps2_decoder/TRIGGER_reg/Q
                                       net (fo=20, routed)          1.041     0.640    ps2_decoder/TRIGGER
    Routing       SLICE_X64Y35                                                      r  ps2_decoder/COUNT[3]_i_5/I2
    Routing       SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.299     0.939 f  ps2_decoder/COUNT[3]_i_5/O
                                       net (fo=3, routed)           0.557     1.496    ps2_decoder/COUNT[3]_i_5_n_0
    Routing       SLICE_X63Y34                                                      f  ps2_decoder/COUNT[3]_i_2/I1
    Routing       SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.620 r  ps2_decoder/COUNT[3]_i_2/O
                                       net (fo=4, routed)           0.535     2.155    ps2_decoder/COUNT
    Routing       SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[1]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   10.000    10.000 r  
                  N11                                               0.000    10.000 r  i_clk (IN)
                                       net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.610    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.221     5.388 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.587     6.975    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.513     8.580    ps2_decoder/clk_out1
                  SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[1]/C
                                       clock pessimism              0.577     9.157    
                                       clock uncertainty           -0.088     9.069    
                  SLICE_X64Y34         FDRE (Setup_fdre_C_CE)      -0.169     8.900    ps2_decoder/COUNT_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          8.900    
                                       arrival time                          -2.155    
  ---------------------------------------------------------------------------------
                                       slack                                  6.744    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 ps2_decoder/TRIGGER_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/COUNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.842ns (28.310%)  route 2.132ns (71.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.752    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.965    -4.213 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.666    -2.546    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.631    -0.819    ps2_decoder/clk_out1
                  SLICE_X63Y34         FDRE                                         r  ps2_decoder/TRIGGER_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.400 r  ps2_decoder/TRIGGER_reg/Q
                                       net (fo=20, routed)          1.041     0.640    ps2_decoder/TRIGGER
    Routing       SLICE_X64Y35                                                      r  ps2_decoder/COUNT[3]_i_5/I2
    Routing       SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.299     0.939 f  ps2_decoder/COUNT[3]_i_5/O
                                       net (fo=3, routed)           0.557     1.496    ps2_decoder/COUNT[3]_i_5_n_0
    Routing       SLICE_X63Y34                                                      f  ps2_decoder/COUNT[3]_i_2/I1
    Routing       SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.620 r  ps2_decoder/COUNT[3]_i_2/O
                                       net (fo=4, routed)           0.535     2.155    ps2_decoder/COUNT
    Routing       SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   10.000    10.000 r  
                  N11                                               0.000    10.000 r  i_clk (IN)
                                       net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.610    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.221     5.388 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.587     6.975    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.513     8.580    ps2_decoder/clk_out1
                  SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[2]/C
                                       clock pessimism              0.577     9.157    
                                       clock uncertainty           -0.088     9.069    
                  SLICE_X64Y34         FDRE (Setup_fdre_C_CE)      -0.169     8.900    ps2_decoder/COUNT_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          8.900    
                                       arrival time                          -2.155    
  ---------------------------------------------------------------------------------
                                       slack                                  6.744    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 ps2_decoder/TRIGGER_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/COUNT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.842ns (28.310%)  route 2.132ns (71.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.752    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.965    -4.213 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.666    -2.546    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.631    -0.819    ps2_decoder/clk_out1
                  SLICE_X63Y34         FDRE                                         r  ps2_decoder/TRIGGER_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.400 r  ps2_decoder/TRIGGER_reg/Q
                                       net (fo=20, routed)          1.041     0.640    ps2_decoder/TRIGGER
    Routing       SLICE_X64Y35                                                      r  ps2_decoder/COUNT[3]_i_5/I2
    Routing       SLICE_X64Y35         LUT6 (Prop_lut6_I2_O)        0.299     0.939 f  ps2_decoder/COUNT[3]_i_5/O
                                       net (fo=3, routed)           0.557     1.496    ps2_decoder/COUNT[3]_i_5_n_0
    Routing       SLICE_X63Y34                                                      f  ps2_decoder/COUNT[3]_i_2/I1
    Routing       SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.620 r  ps2_decoder/COUNT[3]_i_2/O
                                       net (fo=4, routed)           0.535     2.155    ps2_decoder/COUNT
    Routing       SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[3]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   10.000    10.000 r  
                  N11                                               0.000    10.000 r  i_clk (IN)
                                       net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.610    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.221     5.388 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.587     6.975    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.513     8.580    ps2_decoder/clk_out1
                  SLICE_X64Y34         FDRE                                         r  ps2_decoder/COUNT_reg[3]/C
                                       clock pessimism              0.577     9.157    
                                       clock uncertainty           -0.088     9.069    
                  SLICE_X64Y34         FDRE (Setup_fdre_C_CE)      -0.169     8.900    ps2_decoder/COUNT_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          8.900    
                                       arrival time                          -2.155    
  ---------------------------------------------------------------------------------
                                       slack                                  6.744    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 r_ps2_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.704ns (22.432%)  route 2.434ns (77.568%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.752    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.965    -4.213 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.666    -2.546    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.636    -0.814    clk
                  SLICE_X65Y40         FDRE                                         r  r_ps2_clk_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  r_ps2_clk_reg/Q
                                       net (fo=6, routed)           1.457     1.099    ps2_decoder/r_ps2_clk
    Routing       SLICE_X65Y34                                                      r  ps2_decoder/read_i_2/I2
    Routing       SLICE_X65Y34         LUT3 (Prop_lut3_I2_O)        0.124     1.223 f  ps2_decoder/read_i_2/O
                                       net (fo=2, routed)           0.977     2.200    ps2_decoder/TRIG_ARR5_out
    Routing       SLICE_X63Y34                                                      f  ps2_decoder/read_i_1/I1
    Routing       SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124     2.324 r  ps2_decoder/read_i_1/O
                                       net (fo=1, routed)           0.000     2.324    ps2_decoder/read_i_1_n_0
    Routing       SLICE_X63Y34         FDRE                                         r  ps2_decoder/read_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   10.000    10.000 r  
                  N11                                               0.000    10.000 r  i_clk (IN)
                                       net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.610    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.221     5.388 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.587     6.975    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.513     8.580    ps2_decoder/clk_out1
                  SLICE_X63Y34         FDRE                                         r  ps2_decoder/read_reg/C
                                       clock pessimism              0.577     9.157    
                                       clock uncertainty           -0.088     9.069    
                  SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.029     9.098    ps2_decoder/read_reg
  ---------------------------------------------------------------------------------
                                       required time                          9.098    
                                       arrival time                          -2.324    
  ---------------------------------------------------------------------------------
                                       slack                                  6.773    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 r_ps2_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/TRIG_ARR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.704ns (24.698%)  route 2.146ns (75.302%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.752    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -6.965    -4.213 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.666    -2.546    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.636    -0.814    clk
                  SLICE_X65Y40         FDRE                                         r  r_ps2_clk_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  r_ps2_clk_reg/Q
                                       net (fo=6, routed)           1.457     1.099    ps2_decoder/r_ps2_clk
    Routing       SLICE_X65Y34                                                      r  ps2_decoder/read_i_2/I2
    Routing       SLICE_X65Y34         LUT3 (Prop_lut3_I2_O)        0.124     1.223 r  ps2_decoder/read_i_2/O
                                       net (fo=2, routed)           0.689     1.912    ps2_decoder/TRIG_ARR5_out
    Routing       SLICE_X65Y34                                                      r  ps2_decoder/TRIG_ARR_i_1/I5
    Routing       SLICE_X65Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.036 r  ps2_decoder/TRIG_ARR_i_1/O
                                       net (fo=1, routed)           0.000     2.036    ps2_decoder/TRIG_ARR_i_1_n_0
    Routing       SLICE_X65Y34         FDRE                                         r  ps2_decoder/TRIG_ARR_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   10.000    10.000 r  
                  N11                                               0.000    10.000 r  i_clk (IN)
                                       net (fo=0)                   0.000    10.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    12.610    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.221     5.388 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.587     6.975    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.066 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          1.513     8.580    ps2_decoder/clk_out1
                  SLICE_X65Y34         FDRE                                         r  ps2_decoder/TRIG_ARR_reg/C
                                       clock pessimism              0.577     9.157    
                                       clock uncertainty           -0.088     9.069    
                  SLICE_X65Y34         FDRE (Setup_fdre_C_D)        0.029     9.098    ps2_decoder/TRIG_ARR_reg
  ---------------------------------------------------------------------------------
                                       required time                          9.098    
                                       arrival time                          -2.036    
  ---------------------------------------------------------------------------------
                                       slack                                  7.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ps2_decoder/DOWNCOUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/DOWNCOUNTER_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.727    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.362    -1.636 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.489    -1.147    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.590    -0.531    ps2_decoder/clk_out1
                  SLICE_X61Y34         FDRE                                         r  ps2_decoder/DOWNCOUNTER_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  ps2_decoder/DOWNCOUNTER_reg[4]/Q
                                       net (fo=5, routed)           0.085    -0.305    ps2_decoder/DOWNCOUNTER_reg_n_0_[4]
    Routing       SLICE_X60Y34                                                      r  ps2_decoder/DOWNCOUNTER[6]_i_1/I1
    Routing       SLICE_X60Y34         LUT4 (Prop_lut4_I1_O)        0.045    -0.260 r  ps2_decoder/DOWNCOUNTER[6]_i_1/O
                                       net (fo=1, routed)           0.000    -0.260    ps2_decoder/p_0_in__0[6]
    Routing       SLICE_X60Y34         FDRE                                         r  ps2_decoder/DOWNCOUNTER_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.955    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.145    -2.191 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.534    -1.657    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.858    -0.770    ps2_decoder/clk_out1
                  SLICE_X60Y34         FDRE                                         r  ps2_decoder/DOWNCOUNTER_reg[6]/C
                                       clock pessimism              0.252    -0.518    
                  SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.121    -0.397    ps2_decoder/DOWNCOUNTER_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          0.397    
                                       arrival time                          -0.260    
  ---------------------------------------------------------------------------------
                                       slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ps2_decoder/DOWNCOUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/DOWNCOUNTER_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.727    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.362    -1.636 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.489    -1.147    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.590    -0.531    ps2_decoder/clk_out1
                  SLICE_X61Y34         FDRE                                         r  ps2_decoder/DOWNCOUNTER_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  ps2_decoder/DOWNCOUNTER_reg[4]/Q
                                       net (fo=5, routed)           0.087    -0.303    ps2_decoder/DOWNCOUNTER_reg_n_0_[4]
    Routing       SLICE_X60Y34                                                      r  ps2_decoder/DOWNCOUNTER[5]_i_1/I5
    Routing       SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  ps2_decoder/DOWNCOUNTER[5]_i_1/O
                                       net (fo=1, routed)           0.000    -0.258    ps2_decoder/p_0_in__0[5]
    Routing       SLICE_X60Y34         FDRE                                         r  ps2_decoder/DOWNCOUNTER_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.955    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.145    -2.191 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.534    -1.657    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.858    -0.770    ps2_decoder/clk_out1
                  SLICE_X60Y34         FDRE                                         r  ps2_decoder/DOWNCOUNTER_reg[5]/C
                                       clock pessimism              0.252    -0.518    
                  SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.121    -0.397    ps2_decoder/DOWNCOUNTER_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          0.397    
                                       arrival time                          -0.258    
  ---------------------------------------------------------------------------------
                                       slack                                  0.139    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ps2_decoder/scan_code_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/o_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.727    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.362    -1.636 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.489    -1.147    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.591    -0.530    ps2_decoder/clk_out1
                  SLICE_X64Y35         FDRE                                         r  ps2_decoder/scan_code_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  ps2_decoder/scan_code_reg[8]/Q
                                       net (fo=2, routed)           0.075    -0.308    ps2_decoder/p_0_in[7]
    Routing       SLICE_X65Y35         FDRE                                         r  ps2_decoder/o_byte_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.955    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.145    -2.191 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.534    -1.657    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.861    -0.767    ps2_decoder/clk_out1
                  SLICE_X65Y35         FDRE                                         r  ps2_decoder/o_byte_reg[7]/C
                                       clock pessimism              0.250    -0.517    
                  SLICE_X65Y35         FDRE (Hold_fdre_C_D)         0.023    -0.494    ps2_decoder/o_byte_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.494    
                                       arrival time                          -0.308    
  ---------------------------------------------------------------------------------
                                       slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ps2_decoder/scan_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/o_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.727    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.362    -1.636 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.489    -1.147    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.590    -0.531    ps2_decoder/clk_out1
                  SLICE_X65Y33         FDRE                                         r  ps2_decoder/scan_code_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  ps2_decoder/scan_code_reg[4]/Q
                                       net (fo=2, routed)           0.121    -0.269    ps2_decoder/p_0_in[3]
    Routing       SLICE_X64Y33         FDRE                                         r  ps2_decoder/o_byte_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.955    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.145    -2.191 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.534    -1.657    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.859    -0.769    ps2_decoder/clk_out1
                  SLICE_X64Y33         FDRE                                         r  ps2_decoder/o_byte_reg[3]/C
                                       clock pessimism              0.251    -0.518    
                  SLICE_X64Y33         FDRE (Hold_fdre_C_D)         0.059    -0.459    ps2_decoder/o_byte_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.459    
                                       arrival time                          -0.269    
  ---------------------------------------------------------------------------------
                                       slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 r_out_byte_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_out_byte_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.078%)  route 0.146ns (43.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.727    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.362    -1.636 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.489    -1.147    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.591    -0.530    clk
                  SLICE_X65Y36         FDSE                                         r  r_out_byte_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X65Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.389 f  r_out_byte_reg[1]/Q
                                       net (fo=9, routed)           0.146    -0.244    ps2_decoder/Q[1]
    Routing       SLICE_X64Y36                                                      f  ps2_decoder/r_out_byte[2]_i_1/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.199 r  ps2_decoder/r_out_byte[2]_i_1/O
                                       net (fo=1, routed)           0.000    -0.199    r_out_byte[2]
    Routing       SLICE_X64Y36         FDSE                                         r  r_out_byte_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.955    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.145    -2.191 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.534    -1.657    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.861    -0.767    clk
                  SLICE_X64Y36         FDSE                                         r  r_out_byte_reg[2]/C
                                       clock pessimism              0.250    -0.517    
                  SLICE_X64Y36         FDSE (Hold_fdse_C_D)         0.120    -0.397    r_out_byte_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.397    
                                       arrival time                          -0.199    
  ---------------------------------------------------------------------------------
                                       slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 r_out_byte_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_out_byte_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.189%)  route 0.151ns (44.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.727    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.362    -1.636 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.489    -1.147    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.591    -0.530    clk
                  SLICE_X65Y36         FDSE                                         r  r_out_byte_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X65Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.389 f  r_out_byte_reg[0]/Q
                                       net (fo=9, routed)           0.151    -0.238    ps2_decoder/Q[0]
    Routing       SLICE_X64Y36                                                      f  ps2_decoder/r_out_byte[7]_i_2/I2
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.193 r  ps2_decoder/r_out_byte[7]_i_2/O
                                       net (fo=1, routed)           0.000    -0.193    r_out_byte[7]
    Routing       SLICE_X64Y36         FDSE                                         r  r_out_byte_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.955    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.145    -2.191 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.534    -1.657    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.861    -0.767    clk
                  SLICE_X64Y36         FDSE                                         r  r_out_byte_reg[7]/C
                                       clock pessimism              0.250    -0.517    
                  SLICE_X64Y36         FDSE (Hold_fdse_C_D)         0.121    -0.396    r_out_byte_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                          0.396    
                                       arrival time                          -0.193    
  ---------------------------------------------------------------------------------
                                       slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ps2_decoder/scan_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/scan_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.285%)  route 0.114ns (44.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.727    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.362    -1.636 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.489    -1.147    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.590    -0.531    ps2_decoder/clk_out1
                  SLICE_X65Y33         FDRE                                         r  ps2_decoder/scan_code_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  ps2_decoder/scan_code_reg[4]/Q
                                       net (fo=2, routed)           0.114    -0.276    ps2_decoder/p_0_in[3]
    Routing       SLICE_X65Y33         FDRE                                         r  ps2_decoder/scan_code_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.955    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.145    -2.191 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.534    -1.657    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.859    -0.769    ps2_decoder/clk_out1
                  SLICE_X65Y33         FDRE                                         r  ps2_decoder/scan_code_reg[3]/C
                                       clock pessimism              0.238    -0.531    
                  SLICE_X65Y33         FDRE (Hold_fdre_C_D)         0.047    -0.484    ps2_decoder/scan_code_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.484    
                                       arrival time                          -0.276    
  ---------------------------------------------------------------------------------
                                       slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ps2_decoder/DOWNCOUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/DOWNCOUNTER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.727    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.362    -1.636 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.489    -1.147    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.590    -0.531    ps2_decoder/clk_out1
                  SLICE_X60Y34         FDRE                                         r  ps2_decoder/DOWNCOUNTER_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  ps2_decoder/DOWNCOUNTER_reg[0]/Q
                                       net (fo=7, routed)           0.116    -0.251    ps2_decoder/DOWNCOUNTER_reg_n_0_[0]
    Routing       SLICE_X61Y34                                                      r  ps2_decoder/DOWNCOUNTER[3]_i_1/I1
    Routing       SLICE_X61Y34         LUT4 (Prop_lut4_I1_O)        0.048    -0.203 r  ps2_decoder/DOWNCOUNTER[3]_i_1/O
                                       net (fo=1, routed)           0.000    -0.203    ps2_decoder/p_0_in__0[3]
    Routing       SLICE_X61Y34         FDRE                                         r  ps2_decoder/DOWNCOUNTER_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.955    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.145    -2.191 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.534    -1.657    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.858    -0.770    ps2_decoder/clk_out1
                  SLICE_X61Y34         FDRE                                         r  ps2_decoder/DOWNCOUNTER_reg[3]/C
                                       clock pessimism              0.252    -0.518    
                  SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.107    -0.411    ps2_decoder/DOWNCOUNTER_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.411    
                                       arrival time                          -0.203    
  ---------------------------------------------------------------------------------
                                       slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ps2_decoder/TRIG_ARR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_decoder/TRIG_ARR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.727    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.362    -1.636 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.489    -1.147    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.591    -0.530    ps2_decoder/clk_out1
                  SLICE_X65Y34         FDRE                                         r  ps2_decoder/TRIG_ARR_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  ps2_decoder/TRIG_ARR_reg/Q
                                       net (fo=2, routed)           0.114    -0.275    ps2_decoder/TRIG_ARR_reg_n_0
    Routing       SLICE_X65Y34                                                      r  ps2_decoder/TRIG_ARR_i_1/I0
    Routing       SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.230 r  ps2_decoder/TRIG_ARR_i_1/O
                                       net (fo=1, routed)           0.000    -0.230    ps2_decoder/TRIG_ARR_i_1_n_0
    Routing       SLICE_X65Y34         FDRE                                         r  ps2_decoder/TRIG_ARR_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.955    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.145    -2.191 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.534    -1.657    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.860    -0.768    ps2_decoder/clk_out1
                  SLICE_X65Y34         FDRE                                         r  ps2_decoder/TRIG_ARR_reg/C
                                       clock pessimism              0.238    -0.530    
                  SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.091    -0.439    ps2_decoder/TRIG_ARR_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.439    
                                       arrival time                          -0.230    
  ---------------------------------------------------------------------------------
                                       slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 r_out_byte_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_out_byte_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.452%)  route 0.106ns (33.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.727    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.362    -1.636 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.489    -1.147    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.591    -0.530    clk
                  SLICE_X64Y36         FDSE                                         r  r_out_byte_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.164    -0.366 f  r_out_byte_reg[3]/Q
                                       net (fo=9, routed)           0.106    -0.261    ps2_decoder/Q[3]
    Routing       SLICE_X65Y36                                                      f  ps2_decoder/r_out_byte[5]_i_1/I3
    Routing       SLICE_X65Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.216 r  ps2_decoder/r_out_byte[5]_i_1/O
                                       net (fo=1, routed)           0.000    -0.216    r_out_byte[5]
    Routing       SLICE_X65Y36         FDSE                                         r  r_out_byte_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  N11                                               0.000     0.000 r  i_clk (IN)
                                       net (fo=0)                   0.000     0.000    inst_clk/inst/clk_in1
                  N11                                                               r  inst_clk/inst/clkin1_ibufg/I
                  N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  inst_clk/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.955    inst_clk/inst/clk_in1_clk_wiz_0
                  MMCME2_ADV_X0Y0                                                   r  inst_clk/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.145    -2.191 r  inst_clk/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.534    -1.657    inst_clk/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y0                                                     r  inst_clk/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  inst_clk/inst/clkout1_buf/O
                                       net (fo=57, routed)          0.861    -0.767    clk
                  SLICE_X65Y36         FDSE                                         r  r_out_byte_reg[5]/C
                                       clock pessimism              0.250    -0.517    
                  SLICE_X65Y36         FDSE (Hold_fdse_C_D)         0.092    -0.425    r_out_byte_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          0.425    
                                       arrival time                          -0.216    
  ---------------------------------------------------------------------------------
                                       slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    inst_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y34     ps2_decoder/COUNT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y34     ps2_decoder/COUNT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y34     ps2_decoder/COUNT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y34     ps2_decoder/COUNT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y34     ps2_decoder/DOWNCOUNTER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y34     ps2_decoder/DOWNCOUNTER_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y34     ps2_decoder/DOWNCOUNTER_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y34     ps2_decoder/DOWNCOUNTER_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y35     ps2_decoder/scan_code_reg[9]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y35     ps2_decoder/scan_code_reg[9]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y34     ps2_decoder/DOWNCOUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y34     ps2_decoder/DOWNCOUNTER_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y34     ps2_decoder/DOWNCOUNTER_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y34     ps2_decoder/DOWNCOUNTER_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y34     ps2_decoder/DOWNCOUNTER_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y34     ps2_decoder/DOWNCOUNTER_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y34     ps2_decoder/DOWNCOUNTER_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y34     ps2_decoder/DOWNCOUNTER_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y35     ps2_decoder/scan_code_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y35     ps2_decoder/scan_code_reg[9]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y35     ps2_decoder/count_reading_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y35     ps2_decoder/count_reading_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y35     ps2_decoder/count_reading_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y35     ps2_decoder/count_reading_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     ps2_decoder/o_byte_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     ps2_decoder/o_byte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     ps2_decoder/o_byte_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y35     ps2_decoder/o_byte_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    inst_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  inst_clk/inst/mmcm_adv_inst/CLKFBOUT



