# TCL File Generated by Component Editor 17.0
# Wed Aug 05 10:01:19 CST 2020
# DO NOT MODIFY


# 
# pit "pit" v1.0
#  2020.08.05.10:01:19
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module pit
# 
set_module_property DESCRIPTION ""
set_module_property NAME pit
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP ao486
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME pit
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pit
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pit.v VERILOG PATH pit.v TOP_LEVEL_FILE
add_fileset_file pit_counter.v VERILOG PATH pit_counter.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point io
# 
add_interface io avalon end
set_interface_property io addressUnits WORDS
set_interface_property io associatedClock clock
set_interface_property io associatedReset reset_sink
set_interface_property io bitsPerSymbol 8
set_interface_property io burstOnBurstBoundariesOnly false
set_interface_property io burstcountUnits WORDS
set_interface_property io explicitAddressSpan 0
set_interface_property io holdTime 0
set_interface_property io linewrapBursts false
set_interface_property io maximumPendingReadTransactions 0
set_interface_property io maximumPendingWriteTransactions 0
set_interface_property io readLatency 0
set_interface_property io readWaitTime 1
set_interface_property io setupTime 0
set_interface_property io timingUnits Cycles
set_interface_property io writeWaitTime 0
set_interface_property io ENABLED true
set_interface_property io EXPORT_OF ""
set_interface_property io PORT_NAME_MAP ""
set_interface_property io CMSIS_SVD_VARIABLES ""
set_interface_property io SVD_ADDRESS_GROUP ""

add_interface_port io io_address address Input 2
add_interface_port io io_read read Input 1
add_interface_port io io_readdata readdata Output 8
add_interface_port io io_write write Input 1
add_interface_port io io_writedata writedata Input 8
set_interface_assignment io embeddedsw.configuration.isFlash 0
set_interface_assignment io embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment io embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment io embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst_n reset_n Input 1


# 
# connection point conduit_speaker_61h
# 
add_interface conduit_speaker_61h conduit end
set_interface_property conduit_speaker_61h associatedClock clock
set_interface_property conduit_speaker_61h associatedReset reset_sink
set_interface_property conduit_speaker_61h ENABLED true
set_interface_property conduit_speaker_61h EXPORT_OF ""
set_interface_property conduit_speaker_61h PORT_NAME_MAP ""
set_interface_property conduit_speaker_61h CMSIS_SVD_VARIABLES ""
set_interface_property conduit_speaker_61h SVD_ADDRESS_GROUP ""

add_interface_port conduit_speaker_61h speaker_61h_read speaker_61h_read Input 1
add_interface_port conduit_speaker_61h speaker_61h_readdata speaker_61h_readdata Output 8
add_interface_port conduit_speaker_61h speaker_61h_write speaker_61h_write Input 1
add_interface_port conduit_speaker_61h speaker_61h_writedata speaker_61h_writedata Input 8


# 
# connection point conduit_speaker
# 
add_interface conduit_speaker conduit end
set_interface_property conduit_speaker associatedClock clock
set_interface_property conduit_speaker associatedReset reset_sink
set_interface_property conduit_speaker ENABLED true
set_interface_property conduit_speaker EXPORT_OF ""
set_interface_property conduit_speaker PORT_NAME_MAP ""
set_interface_property conduit_speaker CMSIS_SVD_VARIABLES ""
set_interface_property conduit_speaker SVD_ADDRESS_GROUP ""

add_interface_port conduit_speaker speaker_enable enable Output 1
add_interface_port conduit_speaker speaker_out out Output 1
add_interface_port conduit_speaker clock_rate clock_rate Input 28


# 
# connection point interrupt_pit
# 
add_interface interrupt_pit interrupt end
set_interface_property interrupt_pit associatedAddressablePoint io
set_interface_property interrupt_pit associatedClock clock
set_interface_property interrupt_pit associatedReset reset_sink
set_interface_property interrupt_pit bridgedReceiverOffset ""
set_interface_property interrupt_pit bridgesToReceiver ""
set_interface_property interrupt_pit ENABLED true
set_interface_property interrupt_pit EXPORT_OF ""
set_interface_property interrupt_pit PORT_NAME_MAP ""
set_interface_property interrupt_pit CMSIS_SVD_VARIABLES ""
set_interface_property interrupt_pit SVD_ADDRESS_GROUP ""

add_interface_port interrupt_pit irq irq Output 1

