// Seed: 136236867
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    input wand id_4,
    input logic id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    output wor id_12,
    output wor id_13,
    input uwire id_14,
    output uwire id_15,
    input uwire id_16,
    input supply0 id_17,
    input supply1 id_18,
    output tri id_19,
    input wor id_20,
    input tri1 id_21,
    output tri id_22,
    output wand id_23,
    output supply1 id_24
    , id_28,
    output wand id_25,
    input wire id_26
);
  always begin
    id_28 <= id_5;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    input uwire id_3,
    output wire id_4,
    output tri id_5,
    output logic id_6,
    output wor id_7,
    output logic id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wire id_12,
    input wor id_13,
    output wor id_14,
    input supply0 id_15,
    output wor id_16,
    input wor id_17,
    output tri1 id_18,
    input supply0 id_19,
    input logic id_20,
    input tri0 id_21,
    output tri0 id_22,
    input wand id_23,
    inout tri1 id_24,
    input wand id_25,
    input tri0 id_26,
    input wand id_27,
    input tri id_28,
    output wire id_29
);
  assign id_6 = id_20;
  assign id_2 = 1;
  initial id_8 <= id_20;
  module_0(
      id_22,
      id_2,
      id_26,
      id_11,
      id_27,
      id_20,
      id_25,
      id_4,
      id_17,
      id_24,
      id_28,
      id_9,
      id_29,
      id_2,
      id_23,
      id_14,
      id_24,
      id_12,
      id_3,
      id_5,
      id_24,
      id_11,
      id_29,
      id_18,
      id_2,
      id_14,
      id_9
  );
  assign id_29 = id_12;
  assign id_29 = 1;
endmodule
