m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/lauta/Desktop/quartus/pr1/simulation/modelsim
vregfile
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1611405655
!i10b 1
!s100 Q5k>?7Pda5Wa<ImbLNYL@1
IM0J`]gFPMgDUlE;P[cg]a3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 regfile_sv_unit
S1
R0
w1610336126
8C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile.sv
FC:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1611405655.000000
!s107 C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master|C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master
Z8 tCvgOpt 0
vregfile_tb
R1
R2
!i10b 1
!s100 VdPiXCQH?^aAi89h6OCSR0
IjNICR^j:ShH;F<XCUABkU2
R3
!s105 regfile_tb_sv_unit
S1
R0
w1611405466
8C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile_tb.sv
FC:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile_tb.sv
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master|C:/Users/lauta/Desktop/quartus/pr1/processor_arm-master/regfile_tb.sv|
!i113 1
R6
R7
R8
