Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Jan 07 16:19:51 2017
| Host         : Nax-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    64 |
| Unused register locations in slices containing registers |   210 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             237 |           80 |
| No           | No                    | Yes                    |             252 |           79 |
| No           | Yes                   | No                     |              83 |           20 |
| Yes          | No                    | No                     |              37 |           18 |
| Yes          | No                    | Yes                    |             100 |           22 |
| Yes          | Yes                   | No                     |             273 |           65 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                Enable Signal                                                               |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                     |                1 |              1 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                    |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_1_n_0                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_1_n_0                                                                                                 |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST_i_1_n_0                                                                                                  |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST_i_1_n_0                                                                                                  |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]  |                1 |              3 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]  |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                            |                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                             | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                 |                1 |              4 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                        | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                      |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                      |                                                                                                                                                                  |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                      |                                                                                                                                                                  |                2 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                         |                                                                                                                                                                  |                3 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                        | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                      |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                               | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                   |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                        | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                      |                1 |              5 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                          |                2 |              7 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                          |                2 |              7 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                     |                                                                                                                                                                  |                6 |              8 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7][0]                                                                                  |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[7][0]                                                                                  |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                  |                5 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                   |                3 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt__4                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                               |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt__4                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst                                                                                                       |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4                                                                  | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                               |                3 |             11 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                  |                7 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                              |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                    |                                                                                                                                                                  |                5 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                   |                5 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            | design_1_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                                                                                    |                3 |             16 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                8 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]  | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                   |                4 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                5 |             20 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                      |                4 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                 | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                           |                9 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                    | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                           |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                 | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                           |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]         | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                7 |             30 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]          | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                   |                6 |             30 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            |                                                                                                                                                                  |                9 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                          |                8 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                9 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                9 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                            |                                                                                                                                                                  |               18 |             40 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                   |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                            | design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                   |               10 |             40 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                       |                                                                                                                                                                  |                6 |             48 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd                                                                                       | design_1_i/util_vector_logic_0/Res[0]                                                                                                                            |               11 |             79 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                            |                                                                                                                                                                  |               51 |            161 |
+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                    10 |
| 3      |                     4 |
| 4      |                     5 |
| 5      |                     7 |
| 7      |                     3 |
| 8      |                     3 |
| 9      |                     2 |
| 10     |                     1 |
| 11     |                     3 |
| 12     |                     1 |
| 13     |                     1 |
| 14     |                     1 |
| 16+    |                    21 |
+--------+-----------------------+


