// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of ent_ab
//
// Generated
//  by:  wig
//  on:  Thu Nov  6 15:57:10 2003
//  cmd: H:\work\mix\mix_0.pl -nodelta ..\verilog.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: ent_ab.v,v 1.1 2004/04/06 10:15:12 wig Exp $
// $Date: 2004/04/06 10:15:12 $
// $Log: ent_ab.v,v $
// Revision 1.1  2004/04/06 10:15:12  wig
// Adding result/verilog testcase, again
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
//
// Generator: mix_0.pl Revision: 1.17 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of ent_ab
//

	// No `defines in this module

module ent_ab
	//
	// Generated module inst_ab
	//
		(
		port_ab_1,
		port_ab_2,
		sig_13
		);
		// Generated Module Inputs:
		input		port_ab_1;
		input	[4:0]	sig_13;
		// Generated Module Outputs:
		output		port_ab_2;
		// Generated Wires:
		wire		port_ab_1;
		wire		port_ab_2;
		wire	[4:0]	sig_13;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings


endmodule
//
// End of Generated Module rtl of ent_ab
//
//
//!End of Module/s
// --------------------------------------------------------------
