##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Net_420_0/q
		4.3::Critical Path Report for Net_420_1/q
		4.4::Critical Path Report for SHIFT_CLK(routed)
		4.5::Critical Path Report for SLOT_CLK
		4.6::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SHIFT_CLK(routed):R vs. SHIFT_CLK(routed):R)
		5.2::Critical Path Report for (SHIFT_CLK(routed):R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (SHIFT_CLK(routed):F vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. SHIFT_CLK(routed):R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Net_420_2/q:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. Net_420_1/q:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. Net_420_0/q:R)
		5.10::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.11::Critical Path Report for (SLOT_CLK:R vs. SHIFT_CLK(routed):R)
		5.12::Critical Path Report for (SLOT_CLK:R vs. CyBUS_CLK:R)
		5.13::Critical Path Report for (SLOT_CLK:R vs. SLOT_CLK:R)
		5.14::Critical Path Report for (SLOT_CLK:R vs. Net_420_2/q:R)
		5.15::Critical Path Report for (SLOT_CLK:R vs. Net_420_1/q:R)
		5.16::Critical Path Report for (SLOT_CLK:R vs. Net_420_0/q:R)
		5.17::Critical Path Report for (Net_420_2/q:R vs. SHIFT_CLK(routed):R)
		5.18::Critical Path Report for (Net_420_2/q:F vs. SHIFT_CLK(routed):R)
		5.19::Critical Path Report for (Net_420_2/q:R vs. CyBUS_CLK:R)
		5.20::Critical Path Report for (Net_420_2/q:R vs. Net_420_2/q:R)
		5.21::Critical Path Report for (Net_420_2/q:R vs. Net_420_1/q:R)
		5.22::Critical Path Report for (Net_420_2/q:R vs. Net_420_0/q:R)
		5.23::Critical Path Report for (Net_420_1/q:R vs. SHIFT_CLK(routed):R)
		5.24::Critical Path Report for (Net_420_1/q:F vs. SHIFT_CLK(routed):R)
		5.25::Critical Path Report for (Net_420_1/q:R vs. CyBUS_CLK:R)
		5.26::Critical Path Report for (Net_420_1/q:R vs. Net_420_2/q:R)
		5.27::Critical Path Report for (Net_420_1/q:R vs. Net_420_1/q:R)
		5.28::Critical Path Report for (Net_420_1/q:R vs. Net_420_0/q:R)
		5.29::Critical Path Report for (Net_420_0/q:R vs. SHIFT_CLK(routed):R)
		5.30::Critical Path Report for (Net_420_0/q:F vs. SHIFT_CLK(routed):R)
		5.31::Critical Path Report for (Net_420_0/q:R vs. CyBUS_CLK:R)
		5.32::Critical Path Report for (Net_420_0/q:R vs. Net_420_2/q:R)
		5.33::Critical Path Report for (Net_420_0/q:R vs. Net_420_1/q:R)
		5.34::Critical Path Report for (Net_420_0/q:R vs. Net_420_0/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_SAR_theACLK                  | N/A                   | Target: 12.00 MHz  | 
Clock: ADC_SAR_theACLK(fixed-function)  | N/A                   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                        | Frequency: 57.79 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                     | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                        | N/A                   | Target: 24.00 MHz  | 
Clock: DAC_FAST_IntClock                | N/A                   | Target: 0.25 MHz   | 
Clock: DAC_FAST_IntClock(routed)        | N/A                   | Target: 0.25 MHz   | 
Clock: DAC_SLOW_IntClock                | N/A                   | Target: 0.25 MHz   | 
Clock: DAC_SLOW_IntClock(routed)        | N/A                   | Target: 0.25 MHz   | 
Clock: Net_420_0/q                      | Frequency: 51.47 MHz  | Target: 0.40 MHz   | 
Clock: Net_420_1/q                      | Frequency: 51.47 MHz  | Target: 0.40 MHz   | 
Clock: Net_420_2/q                      | N/A                   | Target: 0.40 MHz   | 
Clock: SHIFT_CLK                        | N/A                   | Target: 0.80 MHz   | 
Clock: SHIFT_CLK(routed)                | Frequency: 51.47 MHz  | Target: 0.80 MHz   | 
Clock: SLOT_CLK                         | Frequency: 68.27 MHz  | Target: 0.08 MHz   | 
Clock: UART_IntClock                    | Frequency: 43.22 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          CyBUS_CLK          41666.7          24363       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Net_420_0/q        41666.7          61989       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Net_420_1/q        41666.7          59006       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Net_420_2/q        41666.7          59177       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          SHIFT_CLK(routed)  41666.7          40410       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_IntClock      41666.7          24459       N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_0/q        CyBUS_CLK          41666.7          -4717       N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_0/q        Net_420_0/q        2.5e+006         2483554     N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_0/q        Net_420_1/q        1.25e+006        1230571     N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_0/q        Net_420_2/q        1.25e+006        1230742     N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_0/q        SHIFT_CLK(routed)  1.25e+006        1231253     N/A              N/A         N/A              N/A         1.25e+006        1231253     
Net_420_1/q        CyBUS_CLK          41666.7          -1734       N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_1/q        Net_420_0/q        1.25e+006        1236537     N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_1/q        Net_420_1/q        2.5e+006         2483554     N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_1/q        Net_420_2/q        1.25e+006        1233725     N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_1/q        SHIFT_CLK(routed)  1.25e+006        1234236     N/A              N/A         N/A              N/A         1.25e+006        1234236     
Net_420_2/q        CyBUS_CLK          41666.7          -1905       N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_2/q        Net_420_0/q        1.25e+006        1236366     N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_2/q        Net_420_1/q        1.25e+006        1233383     N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_2/q        Net_420_2/q        2.5e+006         2483554     N/A              N/A         N/A              N/A         N/A              N/A         
Net_420_2/q        SHIFT_CLK(routed)  1.25e+006        1234065     N/A              N/A         N/A              N/A         1.25e+006        1234065     
SHIFT_CLK(routed)  CyBUS_CLK          41666.7          19173       N/A              N/A         N/A              N/A         41666.7          28856       
SHIFT_CLK(routed)  SHIFT_CLK(routed)  1.25e+006        1237334     N/A              N/A         N/A              N/A         N/A              N/A         
SLOT_CLK           CyBUS_CLK          41666.7          27019       N/A              N/A         N/A              N/A         N/A              N/A         
SLOT_CLK           Net_420_0/q        2.5e+006         2521224     N/A              N/A         N/A              N/A         N/A              N/A         
SLOT_CLK           Net_420_1/q        2.5e+006         2518241     N/A              N/A         N/A              N/A         N/A              N/A         
SLOT_CLK           Net_420_2/q        2.5e+006         2518412     N/A              N/A         N/A              N/A         N/A              N/A         
SLOT_CLK           SHIFT_CLK(routed)  1.25e+006        1249645     N/A              N/A         N/A              N/A         N/A              N/A         
SLOT_CLK           SLOT_CLK           1.25e+007        12490568    N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock      UART_IntClock      1.08333e+006     1060197     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
Pin_1(0)_PAD  23997         CyBUS_CLK:R       
Tx_1(0)_PAD   34997         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.79 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3
Path End       : Net_761/clk_en
Capture Clock  : Net_761/clock_0
Path slack     : 24363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15203
-------------------------------------   ----- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_RX_SLOTS1:Sync:ctrl_reg\/busclk                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  24363  RISE       1
rx_slot0/main_0                           macrocell21    2328   4378  24363  RISE       1
rx_slot0/q                                macrocell21    3350   7728  24363  RISE       1
Net_761/clk_en                            macrocell81    7475  15203  24363  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_761/clock_0                                             macrocell81         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Net_420_0/q
*****************************************
Clock: Net_420_0/q
Frequency: 51.47 MHz | Target: 0.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 1230571p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           50945
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230571  RISE       1
Net_474/main_1    macrocell12   4166  43425  1230571  RISE       1
Net_474/q         macrocell12   3350  46775  1230571  RISE       1
Net_485_4/main_2  macrocell49   4170  50945  1230571  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1


===================================================================== 
4.3::Critical Path Report for Net_420_1/q
*****************************************
Clock: Net_420_1/q
Frequency: 51.47 MHz | Target: 0.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 1230571p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           50945
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230571  RISE       1
Net_474/main_1    macrocell12   4166  43425  1230571  RISE       1
Net_474/q         macrocell12   3350  46775  1230571  RISE       1
Net_485_4/main_2  macrocell49   4170  50945  1230571  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1


===================================================================== 
4.4::Critical Path Report for SHIFT_CLK(routed)
***********************************************
Clock: SHIFT_CLK(routed)
Frequency: 51.47 MHz | Target: 0.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 1230571p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           50945
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230571  RISE       1
Net_474/main_1    macrocell12   4166  43425  1230571  RISE       1
Net_474/q         macrocell12   3350  46775  1230571  RISE       1
Net_485_4/main_2  macrocell49   4170  50945  1230571  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1


===================================================================== 
4.5::Critical Path Report for SLOT_CLK
**************************************
Clock: SLOT_CLK
Frequency: 68.27 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_1/q
Path End       : ser_en_lo/main_4
Capture Clock  : ser_en_lo/clock_0
Path slack     : 27019p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SLOT_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11138
-------------------------------------   ----- 
End-of-path arrival time (ps)           11138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_34_1/q        macrocell25   1250   1250  27019  RISE       1
ser_en/main_2     macrocell6    3279   4529  27019  RISE       1
ser_en/q          macrocell6    3350   7879  27019  RISE       1
ser_en_lo/main_4  macrocell44   3259  11138  27019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ser_en_lo/clock_0                                           macrocell44         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 43.22 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16946
-------------------------------------   ----- 
End-of-path arrival time (ps)           16946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  1060197  RISE       1
\UART:BUART:counter_load_not\/main_2           macrocell14     7049   7239  1060197  RISE       1
\UART:BUART:counter_load_not\/q                macrocell14     3350  10589  1060197  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6357  16946  1060197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SHIFT_CLK(routed):R vs. SHIFT_CLK(routed):R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_5/q
Path End       : cydff_6/main_0
Capture Clock  : cydff_6/clock_0
Path slack     : 1237334p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16879
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1263369

Launch Clock Arrival Time                       0
+ Clock path delay                      18502
+ Data path delay                        7532
-------------------------------------   ----- 
End-of-path arrival time (ps)           26035
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
cydff_5/q       macrocell39   1250  19752  1237334  RISE       1
cydff_6/main_0  macrocell40   6282  26035  1237334  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_6/clock_0                                        macrocell40      4384  16879  RISE       1


5.2::Critical Path Report for (SHIFT_CLK(routed):R vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_209_0/q
Path End       : ham_full/main_1
Capture Clock  : ham_full/clock_0
Path slack     : 19173p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                      15149
+ Data path delay                        3834
-------------------------------------   ----- 
End-of-path arrival time (ps)           18984
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_209_0/clock_0                                      macrocell34      2655  15149  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_209_0/q      macrocell34   1250  16399  19173  RISE       1
ham_full/main_1  macrocell35   2584  18984  19173  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1


5.3::Critical Path Report for (SHIFT_CLK(routed):F vs. CyBUS_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : pay_en_lo/main_6
Capture Clock  : pay_en_lo/clock_0
Path slack     : 28856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SHIFT_CLK(routed):F#1 vs. CyBUS_CLK:R#17)   666667
- Setup time                                                 -3510
---------------------------------------------------------   ------ 
End-of-path required time (ps)                              663157

Launch Clock Arrival Time                   625000
+ Clock path delay                           0
+ Data path delay                         9301
-------------------------------------   ------ 
End-of-path arrival time (ps)           634301
 
Data path
pin name           model name      delay      AT  slack  edge  Fanout
-----------------  --------------  -----  ------  -----  ----  ------
ClockBlock/dclk_1  clockblockcell      0  625000   COMP  FALL       1
pay_en_lo/main_6   macrocell30      9301  634301  28856  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pay_en_lo/clock_0                                           macrocell30         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. SHIFT_CLK(routed):R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_77_2/main_3
Capture Clock  : Net_77_2/clock_0
Path slack     : 40410p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16294
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54450

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14041
-------------------------------------   ----- 
End-of-path arrival time (ps)           14041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
ham_full/q       macrocell35   1250   1250  40410  RISE       1
pay_en/main_4    macrocell1    4181   5431  40410  RISE       1
pay_en/q         macrocell1    3350   8781  40410  RISE       1
Net_77_2/main_3  macrocell27   5259  14041  40410  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_2/clock_0                                       macrocell27      3643  16294  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3
Path End       : Net_761/clk_en
Capture Clock  : Net_761/clock_0
Path slack     : 24363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15203
-------------------------------------   ----- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_RX_SLOTS1:Sync:ctrl_reg\/busclk                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  24363  RISE       1
rx_slot0/main_0                           macrocell21    2328   4378  24363  RISE       1
rx_slot0/q                                macrocell21    3350   7728  24363  RISE       1
Net_761/clk_en                            macrocell81    7475  15203  24363  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_761/clock_0                                             macrocell81         0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24459p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13738
-------------------------------------   ----- 
End-of-path arrival time (ps)           13738
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         1873   1873  24459  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell18     5592   7465  24459  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell18     3350  10815  24459  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2922  13738  24459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Net_420_2/q:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_485_4/main_0
Capture Clock  : Net_485_4/clock_0
Path slack     : 59177p

Capture Clock Arrival Time                                0
+ Clock path delay                                    35197
+ Cycle adjust (CyBUS_CLK:R#60 vs. Net_420_2/q:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        73354

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  59177  RISE       1
ser_en/main_4     macrocell6    4181   5431  59177  RISE       1
ser_en/q          macrocell6    3350   8781  59177  RISE       1
Net_485_4/main_0  macrocell49   5396  14177  59177  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1
Net_420_2/q                                            macrocell45      1250  16241  
Net_420_2/q (TOTAL_ADJUSTMENTS)                        macrocell45         0  16241  RISE       1
--Net_420_2/q (Clock Phase Adjustment Delay)           macrocell45         0    N/A  
symb_ready/main_0                                      macrocell9       4150  20390  RISE       1
symb_ready/q                                           macrocell9       3350  23740  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35197  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. Net_420_1/q:R)
*************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_485_4/main_0
Capture Clock  : Net_485_4/clock_0
Path slack     : 59006p

Capture Clock Arrival Time                                0
+ Clock path delay                                    35026
+ Cycle adjust (CyBUS_CLK:R#60 vs. Net_420_1/q:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        73183

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  59006  RISE       1
ser_en/main_4     macrocell6    4181   5431  59006  RISE       1
ser_en/q          macrocell6    3350   8781  59006  RISE       1
Net_485_4/main_0  macrocell49   5396  14177  59006  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. Net_420_0/q:R)
*************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_485_4/main_0
Capture Clock  : Net_485_4/clock_0
Path slack     : 61989p

Capture Clock Arrival Time                                0
+ Clock path delay                                    38009
+ Cycle adjust (CyBUS_CLK:R#60 vs. Net_420_0/q:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        76166

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  61989  RISE       1
ser_en/main_4     macrocell6    4181   5431  61989  RISE       1
ser_en/q          macrocell6    3350   8781  61989  RISE       1
Net_485_4/main_0  macrocell49   5396  14177  61989  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  38009  RISE       1


5.10::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16946
-------------------------------------   ----- 
End-of-path arrival time (ps)           16946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  1060197  RISE       1
\UART:BUART:counter_load_not\/main_2           macrocell14     7049   7239  1060197  RISE       1
\UART:BUART:counter_load_not\/q                macrocell14     3350  10589  1060197  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6357  16946  1060197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.11::Critical Path Report for (SLOT_CLK:R vs. SHIFT_CLK(routed):R)
*******************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_1/q
Path End       : Net_77_2/main_3
Capture Clock  : Net_77_2/clock_0
Path slack     : 1249645p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16294
+ Cycle adjust (SLOT_CLK:R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                -3510
-------------------------------------------------------   ------- 
End-of-path required time (ps)                            1262784

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13139
-------------------------------------   ----- 
End-of-path arrival time (ps)           13139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_34_1/q       macrocell25   1250   1250  1249645  RISE       1
pay_en/main_2    macrocell1    3279   4529  1249645  RISE       1
pay_en/q         macrocell1    3350   7879  1249645  RISE       1
Net_77_2/main_3  macrocell27   5259  13139  1249645  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_2/clock_0                                       macrocell27      3643  16294  RISE       1


5.12::Critical Path Report for (SLOT_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_1/q
Path End       : ser_en_lo/main_4
Capture Clock  : ser_en_lo/clock_0
Path slack     : 27019p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SLOT_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11138
-------------------------------------   ----- 
End-of-path arrival time (ps)           11138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_34_1/q        macrocell25   1250   1250  27019  RISE       1
ser_en/main_2     macrocell6    3279   4529  27019  RISE       1
ser_en/q          macrocell6    3350   7879  27019  RISE       1
ser_en_lo/main_4  macrocell44   3259  11138  27019  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ser_en_lo/clock_0                                           macrocell44         0      0  RISE       1


5.13::Critical Path Report for (SLOT_CLK:R vs. SLOT_CLK:R)
**********************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_1/q
Path End       : Net_34_3/main_1
Capture Clock  : Net_34_3/clock_0
Path slack     : 12490568p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SLOT_CLK:R#1 vs. SLOT_CLK:R#2)   12500000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   12496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_34_1/q       macrocell25   1250   1250  12490568  RISE       1
Net_34_3/main_1  macrocell23   4672   5922  12490568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_3/clock_0                                           macrocell23         0      0  RISE       1


5.14::Critical Path Report for (SLOT_CLK:R vs. Net_420_2/q:R)
*************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_1/q
Path End       : Net_485_4/main_0
Capture Clock  : Net_485_4/clock_0
Path slack     : 2518412p

Capture Clock Arrival Time                                0
+ Clock path delay                                    35197
+ Cycle adjust (SLOT_CLK:R#1 vs. Net_420_2/q:R#2)   2500000
- Setup time                                          -3510
-------------------------------------------------   ------- 
End-of-path required time (ps)                      2531687

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13275
-------------------------------------   ----- 
End-of-path arrival time (ps)           13275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_34_1/q        macrocell25   1250   1250  2518412  RISE       1
ser_en/main_2     macrocell6    3279   4529  2518412  RISE       1
ser_en/q          macrocell6    3350   7879  2518412  RISE       1
Net_485_4/main_0  macrocell49   5396  13275  2518412  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1
Net_420_2/q                                            macrocell45      1250  16241  
Net_420_2/q (TOTAL_ADJUSTMENTS)                        macrocell45         0  16241  RISE       1
--Net_420_2/q (Clock Phase Adjustment Delay)           macrocell45         0    N/A  
symb_ready/main_0                                      macrocell9       4150  20390  RISE       1
symb_ready/q                                           macrocell9       3350  23740  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35197  RISE       1


5.15::Critical Path Report for (SLOT_CLK:R vs. Net_420_1/q:R)
*************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_1/q
Path End       : Net_485_4/main_0
Capture Clock  : Net_485_4/clock_0
Path slack     : 2518241p

Capture Clock Arrival Time                                0
+ Clock path delay                                    35026
+ Cycle adjust (SLOT_CLK:R#1 vs. Net_420_1/q:R#2)   2500000
- Setup time                                          -3510
-------------------------------------------------   ------- 
End-of-path required time (ps)                      2531516

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13275
-------------------------------------   ----- 
End-of-path arrival time (ps)           13275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_34_1/q        macrocell25   1250   1250  2518241  RISE       1
ser_en/main_2     macrocell6    3279   4529  2518241  RISE       1
ser_en/q          macrocell6    3350   7879  2518241  RISE       1
Net_485_4/main_0  macrocell49   5396  13275  2518241  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1


5.16::Critical Path Report for (SLOT_CLK:R vs. Net_420_0/q:R)
*************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_1/q
Path End       : Net_485_4/main_0
Capture Clock  : Net_485_4/clock_0
Path slack     : 2521224p

Capture Clock Arrival Time                                0
+ Clock path delay                                    38009
+ Cycle adjust (SLOT_CLK:R#1 vs. Net_420_0/q:R#2)   2500000
- Setup time                                          -3510
-------------------------------------------------   ------- 
End-of-path required time (ps)                      2534499

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13275
-------------------------------------   ----- 
End-of-path arrival time (ps)           13275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_34_1/q        macrocell25   1250   1250  2521224  RISE       1
ser_en/main_2     macrocell6    3279   4529  2521224  RISE       1
ser_en/q          macrocell6    3350   7879  2521224  RISE       1
Net_485_4/main_0  macrocell49   5396  13275  2521224  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  38009  RISE       1


5.17::Critical Path Report for (Net_420_2/q:R vs. SHIFT_CLK(routed):R)
**********************************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_2/q
Path End       : Net_420_2/main_2
Capture Clock  : Net_420_2/clock_0
Path slack     : 1234065p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_2/q:R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1261481

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27415
-------------------------------------   ----- 
End-of-path arrival time (ps)           27415
 
Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_420_2/q       macrocell45      0  16241     COMP  RISE       1
Net_386/main_3    macrocell10   4150  20390  1234065  RISE       1
Net_386/q         macrocell10   3350  23740  1234065  RISE       1
Net_420_2/main_2  macrocell45   3675  27415  1234065  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1


5.18::Critical Path Report for (Net_420_2/q:F vs. SHIFT_CLK(routed):R)
**********************************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_2/q
Path End       : Net_420_2/main_2
Capture Clock  : Net_420_2/clock_0
Path slack     : 1234065p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_2/q:F#1 vs. SHIFT_CLK(routed):R#3)   2500000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2511481

Launch Clock Arrival Time                   1250000
+ Clock path delay                            0
+ Data path delay                         27415
-------------------------------------   ------- 
End-of-path arrival time (ps)           1277415
 
Data path
pin name          model name   delay       AT    slack  edge  Fanout
----------------  -----------  -----  -------  -------  ----  ------
Net_420_2/q       macrocell45      0  1266241     COMP  FALL       1
Net_386/main_3    macrocell10   4150  1270390  1234065  FALL       1
Net_386/q         macrocell10   3350  1273740  1234065  FALL       1
Net_420_2/main_2  macrocell45   3675  1277415  1234065  FALL       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1


5.19::Critical Path Report for (Net_420_2/q:R vs. CyBUS_CLK:R)
**************************************************************

++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : cy_srff_4/main_3
Capture Clock  : cy_srff_4/clock_0
Path slack     : -1905p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_420_2/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                      35197
+ Data path delay                        4865
-------------------------------------   ----- 
End-of-path arrival time (ps)           40062
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1
Net_420_2/q                                            macrocell45      1250  16241  
Net_420_2/q (TOTAL_ADJUSTMENTS)                        macrocell45         0  16241  RISE       1
--Net_420_2/q (Clock Phase Adjustment Delay)           macrocell45         0    N/A  
symb_ready/main_0                                      macrocell9       4150  20390  RISE       1
symb_ready/q                                           macrocell9       3350  23740  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35197  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_485_3/q       macrocell50   1250  36447  -1905  RISE       1
cy_srff_4/main_3  macrocell48   3615  40062  -1905  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1


5.20::Critical Path Report for (Net_420_2/q:R vs. Net_420_2/q:R)
****************************************************************

++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 2483554p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       35197
+ Cycle adjust (Net_420_2/q:R#1 vs. Net_420_2/q:R#2)   2500000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         2531687

Launch Clock Arrival Time                       0
+ Clock path delay                      35197
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           48133
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1
Net_420_2/q                                            macrocell45      1250  16241  
Net_420_2/q (TOTAL_ADJUSTMENTS)                        macrocell45         0  16241  RISE       1
--Net_420_2/q (Clock Phase Adjustment Delay)           macrocell45         0    N/A  
symb_ready/main_0                                      macrocell9       4150  20390  RISE       1
symb_ready/q                                           macrocell9       3350  23740  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35197  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  36447  2483554  RISE       1
Net_474/main_1    macrocell12   4166  40613  2483554  RISE       1
Net_474/q         macrocell12   3350  43963  2483554  RISE       1
Net_485_4/main_2  macrocell49   4170  48133  2483554  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1
Net_420_2/q                                            macrocell45      1250  16241  
Net_420_2/q (TOTAL_ADJUSTMENTS)                        macrocell45         0  16241  RISE       1
--Net_420_2/q (Clock Phase Adjustment Delay)           macrocell45         0    N/A  
symb_ready/main_0                                      macrocell9       4150  20390  RISE       1
symb_ready/q                                           macrocell9       3350  23740  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35197  RISE       1


5.21::Critical Path Report for (Net_420_2/q:R vs. Net_420_1/q:R)
****************************************************************

++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 1233383p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_2/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      35197
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           48133
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1
Net_420_2/q                                            macrocell45      1250  16241  
Net_420_2/q (TOTAL_ADJUSTMENTS)                        macrocell45         0  16241  RISE       1
--Net_420_2/q (Clock Phase Adjustment Delay)           macrocell45         0    N/A  
symb_ready/main_0                                      macrocell9       4150  20390  RISE       1
symb_ready/q                                           macrocell9       3350  23740  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35197  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  36447  1233383  RISE       1
Net_474/main_1    macrocell12   4166  40613  1233383  RISE       1
Net_474/q         macrocell12   3350  43963  1233383  RISE       1
Net_485_4/main_2  macrocell49   4170  48133  1233383  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1


5.22::Critical Path Report for (Net_420_2/q:R vs. Net_420_0/q:R)
****************************************************************

++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 1236366p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   38009
+ Cycle adjust (period of common ancestor clock between Net_420_2/q Net_420_0/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1284499

Launch Clock Arrival Time                       0
+ Clock path delay                      35197
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           48133
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1
Net_420_2/q                                            macrocell45      1250  16241  
Net_420_2/q (TOTAL_ADJUSTMENTS)                        macrocell45         0  16241  RISE       1
--Net_420_2/q (Clock Phase Adjustment Delay)           macrocell45         0    N/A  
symb_ready/main_0                                      macrocell9       4150  20390  RISE       1
symb_ready/q                                           macrocell9       3350  23740  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35197  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  36447  1236366  RISE       1
Net_474/main_1    macrocell12   4166  40613  1236366  RISE       1
Net_474/q         macrocell12   3350  43963  1236366  RISE       1
Net_485_4/main_2  macrocell49   4170  48133  1236366  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  38009  RISE       1


5.23::Critical Path Report for (Net_420_1/q:R vs. SHIFT_CLK(routed):R)
**********************************************************************

++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_1/q
Path End       : Net_420_2/main_2
Capture Clock  : Net_420_2/clock_0
Path slack     : 1234236p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_1/q:R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1261481

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27245
-------------------------------------   ----- 
End-of-path arrival time (ps)           27245
 
Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_420_1/q       macrocell46      0  16241     COMP  RISE       1
Net_386/main_4    macrocell10   3979  20220  1234236  RISE       1
Net_386/q         macrocell10   3350  23570  1234236  RISE       1
Net_420_2/main_2  macrocell45   3675  27245  1234236  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1


5.24::Critical Path Report for (Net_420_1/q:F vs. SHIFT_CLK(routed):R)
**********************************************************************

++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_1/q
Path End       : Net_420_2/main_2
Capture Clock  : Net_420_2/clock_0
Path slack     : 1234236p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_1/q:F#1 vs. SHIFT_CLK(routed):R#3)   2500000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2511481

Launch Clock Arrival Time                   1250000
+ Clock path delay                            0
+ Data path delay                         27245
-------------------------------------   ------- 
End-of-path arrival time (ps)           1277245
 
Data path
pin name          model name   delay       AT    slack  edge  Fanout
----------------  -----------  -----  -------  -------  ----  ------
Net_420_1/q       macrocell46      0  1266241     COMP  FALL       1
Net_386/main_4    macrocell10   3979  1270220  1234236  FALL       1
Net_386/q         macrocell10   3350  1273570  1234236  FALL       1
Net_420_2/main_2  macrocell45   3675  1277245  1234236  FALL       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1


5.25::Critical Path Report for (Net_420_1/q:R vs. CyBUS_CLK:R)
**************************************************************

++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : cy_srff_4/main_3
Capture Clock  : cy_srff_4/clock_0
Path slack     : -1734p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_420_1/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                      35026
+ Data path delay                        4865
-------------------------------------   ----- 
End-of-path arrival time (ps)           39891
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35026  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_485_3/q       macrocell50   1250  36276  -1734  RISE       1
cy_srff_4/main_3  macrocell48   3615  39891  -1734  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1


5.26::Critical Path Report for (Net_420_1/q:R vs. Net_420_2/q:R)
****************************************************************

++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 1233725p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35197
+ Cycle adjust (period of common ancestor clock between Net_420_1/q Net_420_2/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281687

Launch Clock Arrival Time                       0
+ Clock path delay                      35026
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           47962
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35026  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  36276  1233725  RISE       1
Net_474/main_1    macrocell12   4166  40442  1233725  RISE       1
Net_474/q         macrocell12   3350  43792  1233725  RISE       1
Net_485_4/main_2  macrocell49   4170  47962  1233725  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1
Net_420_2/q                                            macrocell45      1250  16241  
Net_420_2/q (TOTAL_ADJUSTMENTS)                        macrocell45         0  16241  RISE       1
--Net_420_2/q (Clock Phase Adjustment Delay)           macrocell45         0    N/A  
symb_ready/main_0                                      macrocell9       4150  20390  RISE       1
symb_ready/q                                           macrocell9       3350  23740  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35197  RISE       1


5.27::Critical Path Report for (Net_420_1/q:R vs. Net_420_1/q:R)
****************************************************************

++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 2483554p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       35026
+ Cycle adjust (Net_420_1/q:R#1 vs. Net_420_1/q:R#2)   2500000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         2531516

Launch Clock Arrival Time                       0
+ Clock path delay                      35026
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           47962
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35026  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  36276  2483554  RISE       1
Net_474/main_1    macrocell12   4166  40442  2483554  RISE       1
Net_474/q         macrocell12   3350  43792  2483554  RISE       1
Net_485_4/main_2  macrocell49   4170  47962  2483554  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1


5.28::Critical Path Report for (Net_420_1/q:R vs. Net_420_0/q:R)
****************************************************************

++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 1236537p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   38009
+ Cycle adjust (period of common ancestor clock between Net_420_1/q Net_420_0/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1284499

Launch Clock Arrival Time                       0
+ Clock path delay                      35026
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           47962
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35026  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  36276  1236537  RISE       1
Net_474/main_1    macrocell12   4166  40442  1236537  RISE       1
Net_474/q         macrocell12   3350  43792  1236537  RISE       1
Net_485_4/main_2  macrocell49   4170  47962  1236537  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  38009  RISE       1


5.29::Critical Path Report for (Net_420_0/q:R vs. SHIFT_CLK(routed):R)
**********************************************************************

++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_0/q
Path End       : Net_420_2/main_2
Capture Clock  : Net_420_2/clock_0
Path slack     : 1231253p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_0/q:R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1261481

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30227
-------------------------------------   ----- 
End-of-path arrival time (ps)           30227
 
Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_420_0/q       macrocell47      0  16241     COMP  RISE       1
Net_386/main_5    macrocell10   6962  23202  1231253  RISE       1
Net_386/q         macrocell10   3350  26552  1231253  RISE       1
Net_420_2/main_2  macrocell45   3675  30227  1231253  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1


5.30::Critical Path Report for (Net_420_0/q:F vs. SHIFT_CLK(routed):R)
**********************************************************************

++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_0/q
Path End       : Net_420_2/main_2
Capture Clock  : Net_420_2/clock_0
Path slack     : 1231253p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_0/q:F#1 vs. SHIFT_CLK(routed):R#3)   2500000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2511481

Launch Clock Arrival Time                   1250000
+ Clock path delay                            0
+ Data path delay                         30227
-------------------------------------   ------- 
End-of-path arrival time (ps)           1280227
 
Data path
pin name          model name   delay       AT    slack  edge  Fanout
----------------  -----------  -----  -------  -------  ----  ------
Net_420_0/q       macrocell47      0  1266241     COMP  FALL       1
Net_386/main_5    macrocell10   6962  1273202  1231253  FALL       1
Net_386/q         macrocell10   3350  1276552  1231253  FALL       1
Net_420_2/main_2  macrocell45   3675  1280227  1231253  FALL       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1


5.31::Critical Path Report for (Net_420_0/q:R vs. CyBUS_CLK:R)
**************************************************************

++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : cy_srff_4/main_3
Capture Clock  : cy_srff_4/clock_0
Path slack     : -4717p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_420_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4865
-------------------------------------   ----- 
End-of-path arrival time (ps)           42874
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_485_3/q       macrocell50   1250  39259  -4717  RISE       1
cy_srff_4/main_3  macrocell48   3615  42874  -4717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1


5.32::Critical Path Report for (Net_420_0/q:R vs. Net_420_2/q:R)
****************************************************************

++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 1230742p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35197
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_2/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281687

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           50945
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230742  RISE       1
Net_474/main_1    macrocell12   4166  43425  1230742  RISE       1
Net_474/q         macrocell12   3350  46775  1230742  RISE       1
Net_485_4/main_2  macrocell49   4170  50945  1230742  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1
Net_420_2/q                                            macrocell45      1250  16241  
Net_420_2/q (TOTAL_ADJUSTMENTS)                        macrocell45         0  16241  RISE       1
--Net_420_2/q (Clock Phase Adjustment Delay)           macrocell45         0    N/A  
symb_ready/main_0                                      macrocell9       4150  20390  RISE       1
symb_ready/q                                           macrocell9       3350  23740  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35197  RISE       1


5.33::Critical Path Report for (Net_420_0/q:R vs. Net_420_1/q:R)
****************************************************************

++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 1230571p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           50945
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230571  RISE       1
Net_474/main_1    macrocell12   4166  43425  1230571  RISE       1
Net_474/q         macrocell12   3350  46775  1230571  RISE       1
Net_485_4/main_2  macrocell49   4170  50945  1230571  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1


5.34::Critical Path Report for (Net_420_0/q:R vs. Net_420_0/q:R)
****************************************************************

++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 2483554p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       38009
+ Cycle adjust (Net_420_0/q:R#1 vs. Net_420_0/q:R#2)   2500000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         2534499

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           50945
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  2483554  RISE       1
Net_474/main_1    macrocell12   4166  43425  2483554  RISE       1
Net_474/q         macrocell12   3350  46775  2483554  RISE       1
Net_485_4/main_2  macrocell49   4170  50945  2483554  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  38009  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : cy_srff_4/main_3
Capture Clock  : cy_srff_4/clock_0
Path slack     : -4717p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_420_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4865
-------------------------------------   ----- 
End-of-path arrival time (ps)           42874
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_485_3/q       macrocell50   1250  39259  -4717  RISE       1
cy_srff_4/main_3  macrocell48   3615  42874  -4717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_0/q
Path End       : cy_srff_4/main_6
Capture Clock  : cy_srff_4/clock_0
Path slack     : -4045p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_420_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4193
-------------------------------------   ----- 
End-of-path arrival time (ps)           42202
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_0/clock_0                                      macrocell53     11457  38009  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_485_0/q       macrocell53   1250  39259  -4045  RISE       1
cy_srff_4/main_6  macrocell48   2943  42202  -4045  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_1/q
Path End       : cy_srff_4/main_5
Capture Clock  : cy_srff_4/clock_0
Path slack     : -4039p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_420_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4186
-------------------------------------   ----- 
End-of-path arrival time (ps)           42195
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_1/clock_0                                      macrocell52     11457  38009  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_485_1/q       macrocell52   1250  39259  -4039  RISE       1
cy_srff_4/main_5  macrocell48   2936  42195  -4039  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_4/q
Path End       : cy_srff_4/main_2
Capture Clock  : cy_srff_4/clock_0
Path slack     : -3886p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_420_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4034
-------------------------------------   ----- 
End-of-path arrival time (ps)           42043
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  38009  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_485_4/q       macrocell49   1250  39259  -3886  RISE       1
cy_srff_4/main_2  macrocell48   2784  42043  -3886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_2/q
Path End       : cy_srff_4/main_4
Capture Clock  : cy_srff_4/clock_0
Path slack     : -3877p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Net_420_0/q:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4025
-------------------------------------   ----- 
End-of-path arrival time (ps)           42034
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_2/clock_0                                      macrocell51     11457  38009  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_485_2/q       macrocell51   1250  39259  -3877  RISE       1
cy_srff_4/main_4  macrocell48   2775  42034  -3877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_209_0/q
Path End       : ham_full/main_1
Capture Clock  : ham_full/clock_0
Path slack     : 19173p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                      15149
+ Data path delay                        3834
-------------------------------------   ----- 
End-of-path arrival time (ps)           18984
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_209_0/clock_0                                      macrocell34      2655  15149  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_209_0/q      macrocell34   1250  16399  19173  RISE       1
ham_full/main_1  macrocell35   2584  18984  19173  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_209_1/q
Path End       : ham_full/main_0
Capture Clock  : ham_full/clock_0
Path slack     : 19437p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                      15149
+ Data path delay                        3571
-------------------------------------   ----- 
End-of-path arrival time (ps)           18720
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_209_1/clock_0                                      macrocell33      2655  15149  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_209_1/q      macrocell33   1250  16399  19437  RISE       1
ham_full/main_0  macrocell35   2321  18720  19437  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3
Path End       : Net_761/clk_en
Capture Clock  : Net_761/clock_0
Path slack     : 24363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15203
-------------------------------------   ----- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_RX_SLOTS1:Sync:ctrl_reg\/busclk                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  24363  RISE       1
rx_slot0/main_0                           macrocell21    2328   4378  24363  RISE       1
rx_slot0/q                                macrocell21    3350   7728  24363  RISE       1
Net_761/clk_en                            macrocell81    7475  15203  24363  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_761/clock_0                                             macrocell81         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3
Path End       : h3/clk_en
Capture Clock  : h3/clock_0
Path slack     : 24366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15201
-------------------------------------   ----- 
End-of-path arrival time (ps)           15201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_RX_SLOTS1:Sync:ctrl_reg\/busclk                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  24363  RISE       1
rx_slot0/main_0                           macrocell21    2328   4378  24363  RISE       1
rx_slot0/q                                macrocell21    3350   7728  24363  RISE       1
h3/clk_en                                 macrocell74    7473  15201  24366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
h3/clock_0                                                  macrocell74         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3
Path End       : h2/clk_en
Capture Clock  : h2/clock_0
Path slack     : 24366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15201
-------------------------------------   ----- 
End-of-path arrival time (ps)           15201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_RX_SLOTS1:Sync:ctrl_reg\/busclk                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  24363  RISE       1
rx_slot0/main_0                           macrocell21    2328   4378  24363  RISE       1
rx_slot0/q                                macrocell21    3350   7728  24363  RISE       1
h2/clk_en                                 macrocell75    7473  15201  24366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
h2/clock_0                                                  macrocell75         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3
Path End       : h1/clk_en
Capture Clock  : h1/clock_0
Path slack     : 24366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15201
-------------------------------------   ----- 
End-of-path arrival time (ps)           15201
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_RX_SLOTS1:Sync:ctrl_reg\/busclk                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  24363  RISE       1
rx_slot0/main_0                           macrocell21    2328   4378  24363  RISE       1
rx_slot0/q                                macrocell21    3350   7728  24363  RISE       1
h1/clk_en                                 macrocell76    7473  15201  24366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
h1/clock_0                                                  macrocell76         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA_HAM2SER/termout
Path End       : ham_full/main_3
Capture Clock  : ham_full/clock_0
Path slack     : 24458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13699
-------------------------------------   ----- 
End-of-path arrival time (ps)           13699
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA_HAM2SER/clock                                           drqcell1            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
DMA_HAM2SER/termout  drqcell1      9000   9000  24458  RISE       1
ham_full/main_3      macrocell35   4699  13699  24458  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24459p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13738
-------------------------------------   ----- 
End-of-path arrival time (ps)           13738
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1         1873   1873  24459  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell18     5592   7465  24459  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell18     3350  10815  24459  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2922  13738  24459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3
Path End       : h0/clk_en
Capture Clock  : h0/clock_0
Path slack     : 25335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14232
-------------------------------------   ----- 
End-of-path arrival time (ps)           14232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_RX_SLOTS1:Sync:ctrl_reg\/busclk                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  24363  RISE       1
rx_slot0/main_0                           macrocell21    2328   4378  24363  RISE       1
rx_slot0/q                                macrocell21    3350   7728  24363  RISE       1
h0/clk_en                                 macrocell77    6504  14232  25335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
h0/clock_0                                                  macrocell77         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3
Path End       : Net_758/clk_en
Capture Clock  : Net_758/clock_0
Path slack     : 25335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14232
-------------------------------------   ----- 
End-of-path arrival time (ps)           14232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_RX_SLOTS1:Sync:ctrl_reg\/busclk                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  24363  RISE       1
rx_slot0/main_0                           macrocell21    2328   4378  24363  RISE       1
rx_slot0/q                                macrocell21    3350   7728  24363  RISE       1
Net_758/clk_en                            macrocell78    6504  14232  25335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_758/clock_0                                             macrocell78         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3
Path End       : Net_759/clk_en
Capture Clock  : Net_759/clock_0
Path slack     : 25335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14232
-------------------------------------   ----- 
End-of-path arrival time (ps)           14232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_RX_SLOTS1:Sync:ctrl_reg\/busclk                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  24363  RISE       1
rx_slot0/main_0                           macrocell21    2328   4378  24363  RISE       1
rx_slot0/q                                macrocell21    3350   7728  24363  RISE       1
Net_759/clk_en                            macrocell79    6504  14232  25335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_759/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3
Path End       : Net_760/clk_en
Capture Clock  : Net_760/clock_0
Path slack     : 25335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14232
-------------------------------------   ----- 
End-of-path arrival time (ps)           14232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_RX_SLOTS1:Sync:ctrl_reg\/busclk                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  24363  RISE       1
rx_slot0/main_0                           macrocell21    2328   4378  24363  RISE       1
rx_slot0/q                                macrocell21    3350   7728  24363  RISE       1
Net_760/clk_en                            macrocell80    6504  14232  25335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_760/clock_0                                             macrocell80         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : ser_en_lo/main_4
Capture Clock  : ser_en_lo/clock_0
Path slack     : 26117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12040
-------------------------------------   ----- 
End-of-path arrival time (ps)           12040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  26117  RISE       1
ser_en/main_4     macrocell6    4181   5431  26117  RISE       1
ser_en/q          macrocell6    3350   8781  26117  RISE       1
ser_en_lo/main_4  macrocell44   3259  12040  26117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ser_en_lo/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : pay_en_lo/main_4
Capture Clock  : pay_en_lo/clock_0
Path slack     : 26189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11967
-------------------------------------   ----- 
End-of-path arrival time (ps)           11967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  26117  RISE       1
pay_en/main_4     macrocell1    4181   5431  26189  RISE       1
pay_en/q          macrocell1    3350   8781  26189  RISE       1
pay_en_lo/main_4  macrocell30   3186  11967  26189  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pay_en_lo/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3
Path End       : Net_923_2/clk_en
Capture Clock  : Net_923_2/clock_0
Path slack     : 28059p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11508
-------------------------------------   ----- 
End-of-path arrival time (ps)           11508
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_RX_SLOTS1:Sync:ctrl_reg\/busclk                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_RX_SLOTS1:Sync:ctrl_reg\/control_3  controlcell5   2050   2050  24363  RISE       1
rx_slot0/main_0                           macrocell21    2328   4378  24363  RISE       1
rx_slot0/q                                macrocell21    3350   7728  24363  RISE       1
Net_923_2/clk_en                          macrocell82    3780  11508  28059  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_923_2/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : pay_en_lo/main_6
Capture Clock  : pay_en_lo/clock_0
Path slack     : 28856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SHIFT_CLK(routed):F#1 vs. CyBUS_CLK:R#17)   666667
- Setup time                                                 -3510
---------------------------------------------------------   ------ 
End-of-path required time (ps)                              663157

Launch Clock Arrival Time                   625000
+ Clock path delay                           0
+ Data path delay                         9301
-------------------------------------   ------ 
End-of-path arrival time (ps)           634301
 
Data path
pin name           model name      delay      AT  slack  edge  Fanout
-----------------  --------------  -----  ------  -----  ----  ------
ClockBlock/dclk_1  clockblockcell      0  625000   COMP  FALL       1
pay_en_lo/main_6   macrocell30      9301  634301  28856  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pay_en_lo/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : ser_en_lo/main_6
Capture Clock  : ser_en_lo/clock_0
Path slack     : 28856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (SHIFT_CLK(routed):F#1 vs. CyBUS_CLK:R#17)   666667
- Setup time                                                 -3510
---------------------------------------------------------   ------ 
End-of-path required time (ps)                              663157

Launch Clock Arrival Time                   625000
+ Clock path delay                           0
+ Data path delay                         9301
-------------------------------------   ------ 
End-of-path arrival time (ps)           634301
 
Data path
pin name           model name      delay      AT  slack  edge  Fanout
-----------------  --------------  -----  ------  -----  ----  ------
ClockBlock/dclk_1  clockblockcell      0  625000   COMP  FALL       1
ser_en_lo/main_6   macrocell44      9301  634301  28856  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ser_en_lo/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30691p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       1873   1873  24459  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell60   5592   7465  30691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30691p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       1873   1873  24459  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell68   5592   7465  30691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30748p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell1       1873   1873  24459  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell63   5535   7408  30748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30748p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell1       1873   1873  24459  RISE       1
\UART:BUART:rx_last\/main_0  macrocell69   5535   7408  30748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 31619p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       1873   1873  24459  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell66   4665   6538  31619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31619p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6538
-------------------------------------   ---- 
End-of-path arrival time (ps)           6538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell1       1873   1873  24459  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell67   4665   6538  31619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_LED:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_LED:PWMUDB:prevCompare1\/clock_0
Path slack     : 32001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  32001  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/main_0    macrocell70     3645   6155  32001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_LED:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_LED:PWMUDB:status_0\/clock_0
Path slack     : 32001p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  32001  RISE       1
\PWM_LED:PWMUDB:status_0\/main_1        macrocell71     3645   6155  32001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:status_0\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_1/q
Path End       : pay_en_lo/main_2
Capture Clock  : pay_en_lo/clock_0
Path slack     : 32790p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SLOT_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_34_1/q        macrocell25   1250   1250  27019  RISE       1
pay_en_lo/main_2  macrocell30   4116   5366  32790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pay_en_lo/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_1/q
Path End       : ser_en_lo/main_2
Capture Clock  : ser_en_lo/clock_0
Path slack     : 32790p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SLOT_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_34_1/q        macrocell25   1250   1250  27019  RISE       1
ser_en_lo/main_2  macrocell44   4116   5366  32790  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ser_en_lo/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 32962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4130
------------------------------------------------   ----- 
End-of-path required time (ps)                     37537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  32962  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2285   4575  32962  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_INJ_DONE:Sync:ctrl_reg\/control_0
Path End       : symb_inj_done/main_2
Capture Clock  : symb_inj_done/clock_0
Path slack     : 33209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_INJ_DONE:Sync:ctrl_reg\/busclk                        controlcell4        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_INJ_DONE:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  33209  RISE       1
symb_inj_done/main_2                     macrocell73    2897   4947  33209  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
symb_inj_done/clock_0                                       macrocell73         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_4/q
Path End       : cy_srff_4/main_0
Capture Clock  : cy_srff_4/clock_0
Path slack     : 33394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_4/q       macrocell48   1250   1250  33394  RISE       1
cy_srff_4/main_0  macrocell48   3513   4763  33394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_4/q
Path End       : symb_inj_done/main_0
Capture Clock  : symb_inj_done/clock_0
Path slack     : 33394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
cy_srff_4/q           macrocell48   1250   1250  33394  RISE       1
symb_inj_done/main_0  macrocell73   3513   4763  33394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
symb_inj_done/clock_0                                       macrocell73         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : h0/q
Path End       : h1/main_0
Capture Clock  : h1/clock_0
Path slack     : 33722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
h0/clock_0                                                  macrocell77         0      0  RISE       1

Data path
pin name   model name   delay     AT  slack  edge  Fanout
---------  -----------  -----  -----  -----  ----  ------
h0/q       macrocell77   1250   1250  33722  RISE       1
h1/main_0  macrocell76   3185   4435  33722  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
h1/clock_0                                                  macrocell76         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_2/q
Path End       : pay_en_lo/main_1
Capture Clock  : pay_en_lo/clock_0
Path slack     : 33995p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SLOT_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_2/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_34_2/q        macrocell24   1250   1250  27384  RISE       1
pay_en_lo/main_1  macrocell30   2912   4162  33995  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pay_en_lo/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_2/q
Path End       : ser_en_lo/main_1
Capture Clock  : ser_en_lo/clock_0
Path slack     : 33995p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SLOT_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_2/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_34_2/q        macrocell24   1250   1250  27384  RISE       1
ser_en_lo/main_1  macrocell44   2912   4162  33995  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ser_en_lo/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_3/q
Path End       : pay_en_lo/main_0
Capture Clock  : pay_en_lo/clock_0
Path slack     : 34023p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SLOT_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_3/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_34_3/q        macrocell23   1250   1250  27417  RISE       1
pay_en_lo/main_0  macrocell30   2884   4134  34023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pay_en_lo/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_3/q
Path End       : ser_en_lo/main_0
Capture Clock  : ser_en_lo/clock_0
Path slack     : 34023p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SLOT_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_3/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_34_3/q        macrocell23   1250   1250  27417  RISE       1
ser_en_lo/main_0  macrocell44   2884   4134  34023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ser_en_lo/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_0/q
Path End       : pay_en_lo/main_3
Capture Clock  : pay_en_lo/clock_0
Path slack     : 34026p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SLOT_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_34_0/q        macrocell26   1250   1250  27420  RISE       1
pay_en_lo/main_3  macrocell30   2881   4131  34026  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pay_en_lo/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_0/q
Path End       : ser_en_lo/main_3
Capture Clock  : ser_en_lo/clock_0
Path slack     : 34026p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (SLOT_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_34_0/q        macrocell26   1250   1250  27420  RISE       1
ser_en_lo/main_3  macrocell44   2881   4131  34026  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ser_en_lo/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_761/q
Path End       : Net_760/main_0
Capture Clock  : Net_760/clock_0
Path slack     : 34062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4095
-------------------------------------   ---- 
End-of-path arrival time (ps)           4095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_761/clock_0                                             macrocell81         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_761/q       macrocell81   1250   1250  34062  RISE       1
Net_760/main_0  macrocell80   2845   4095  34062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_760/clock_0                                             macrocell80         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : h1/q
Path End       : h2/main_0
Capture Clock  : h2/clock_0
Path slack     : 34358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
h1/clock_0                                                  macrocell76         0      0  RISE       1

Data path
pin name   model name   delay     AT  slack  edge  Fanout
---------  -----------  -----  -----  -----  ----  ------
h1/q       macrocell76   1250   1250  34358  RISE       1
h2/main_0  macrocell75   2548   3798  34358  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
h2/clock_0                                                  macrocell75         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : h2/q
Path End       : h3/main_0
Capture Clock  : h3/clock_0
Path slack     : 34361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
h2/clock_0                                                  macrocell75         0      0  RISE       1

Data path
pin name   model name   delay     AT  slack  edge  Fanout
---------  -----------  -----  -----  -----  ----  ------
h2/q       macrocell75   1250   1250  34361  RISE       1
h3/main_0  macrocell74   2546   3796  34361  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
h3/clock_0                                                  macrocell74         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_759/q
Path End       : Net_758/main_0
Capture Clock  : Net_758/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_759/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_759/q       macrocell79   1250   1250  34603  RISE       1
Net_758/main_0  macrocell78   2303   3553  34603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_758/clock_0                                             macrocell78         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_760/q
Path End       : Net_759/main_0
Capture Clock  : Net_759/clock_0
Path slack     : 34606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_760/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_760/q       macrocell80   1250   1250  34606  RISE       1
Net_759/main_0  macrocell79   2300   3550  34606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_759/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ser_en_lo/q
Path End       : ser_en_lo/main_5
Capture Clock  : ser_en_lo/clock_0
Path slack     : 34608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ser_en_lo/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ser_en_lo/q       macrocell44   1250   1250  34608  RISE       1
ser_en_lo/main_5  macrocell44   2299   3549  34608  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ser_en_lo/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : symb_inj_done/q
Path End       : cy_srff_4/main_1
Capture Clock  : cy_srff_4/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
symb_inj_done/clock_0                                       macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
symb_inj_done/q   macrocell73   1250   1250  34610  RISE       1
cy_srff_4/main_1  macrocell48   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_4/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : symb_inj_done/q
Path End       : symb_inj_done/main_1
Capture Clock  : symb_inj_done/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
symb_inj_done/clock_0                                       macrocell73         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
symb_inj_done/q       macrocell73   1250   1250  34610  RISE       1
symb_inj_done/main_1  macrocell73   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
symb_inj_done/clock_0                                       macrocell73         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:prevCompare1\/q
Path End       : \PWM_LED:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_LED:PWMUDB:status_0\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:prevCompare1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_LED:PWMUDB:prevCompare1\/q   macrocell70   1250   1250  34612  RISE       1
\PWM_LED:PWMUDB:status_0\/main_0  macrocell71   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:status_0\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : ham_full/main_2
Capture Clock  : ham_full/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
ham_full/q       macrocell35   1250   1250  26117  RISE       1
ham_full/main_2  macrocell35   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_758/q
Path End       : h0/main_0
Capture Clock  : h0/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_758/clock_0                                             macrocell78         0      0  RISE       1

Data path
pin name   model name   delay     AT  slack  edge  Fanout
---------  -----------  -----  -----  -----  ----  ------
Net_758/q  macrocell78   1250   1250  34618  RISE       1
h0/main_0  macrocell77   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
h0/clock_0                                                  macrocell77         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : pay_en_lo/q
Path End       : pay_en_lo/main_5
Capture Clock  : pay_en_lo/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pay_en_lo/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
pay_en_lo/q       macrocell30   1250   1250  34622  RISE       1
pay_en_lo/main_5  macrocell30   2285   3535  34622  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pay_en_lo/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_LED:PWMUDB:status_0\/q
Path End       : \PWM_LED:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_LED:PWMUDB:genblk8:stsreg\/clock
Path slack     : 36980p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:status_0\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_LED:PWMUDB:status_0\/q               macrocell71    1250   1250  36980  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2937   4187  36980  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_LED:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_77_2/main_3
Capture Clock  : Net_77_2/clock_0
Path slack     : 40410p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16294
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54450

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14041
-------------------------------------   ----- 
End-of-path arrival time (ps)           14041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
ham_full/q       macrocell35   1250   1250  40410  RISE       1
pay_en/main_4    macrocell1    4181   5431  40410  RISE       1
pay_en/q         macrocell1    3350   8781  40410  RISE       1
Net_77_2/main_3  macrocell27   5259  14041  40410  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_2/clock_0                                       macrocell27      3643  16294  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_77_1/main_3
Capture Clock  : Net_77_1/clock_0
Path slack     : 40410p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16294
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54450

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14041
-------------------------------------   ----- 
End-of-path arrival time (ps)           14041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
ham_full/q       macrocell35   1250   1250  40410  RISE       1
pay_en/main_4    macrocell1    4181   5431  40410  RISE       1
pay_en/q         macrocell1    3350   8781  40410  RISE       1
Net_77_1/main_3  macrocell28   5259  14041  40410  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_1/clock_0                                       macrocell28      3643  16294  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_77_0/main_3
Capture Clock  : Net_77_0/clock_0
Path slack     : 40410p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16294
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54450

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14041
-------------------------------------   ----- 
End-of-path arrival time (ps)           14041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
ham_full/q       macrocell35   1250   1250  40410  RISE       1
pay_en/main_4    macrocell1    4181   5431  40410  RISE       1
pay_en/q         macrocell1    3350   8781  40410  RISE       1
Net_77_0/main_3  macrocell29   5259  14041  40410  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_0/clock_0                                       macrocell29      3643  16294  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_209_1/main_0
Capture Clock  : Net_209_1/clock_0
Path slack     : 40707p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          15149
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              53306

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           12599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  40410  RISE       1
pay_en/main_4     macrocell1    4181   5431  40410  RISE       1
pay_en/q          macrocell1    3350   8781  40410  RISE       1
Net_209_1/main_0  macrocell33   3818  12599  40707  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_209_1/clock_0                                      macrocell33      2655  15149  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_209_0/main_0
Capture Clock  : Net_209_0/clock_0
Path slack     : 40707p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          15149
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              53306

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12599
-------------------------------------   ----- 
End-of-path arrival time (ps)           12599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  40410  RISE       1
pay_en/main_4     macrocell1    4181   5431  40410  RISE       1
pay_en/q          macrocell1    3350   8781  40410  RISE       1
Net_209_0/main_0  macrocell34   3818  12599  40707  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_209_0/clock_0                                      macrocell34      2655  15149  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_280_0/main_3
Capture Clock  : Net_280_0/clock_0
Path slack     : 41102p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          14991
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              53147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  40410  RISE       1
ser_en/main_4     macrocell6    4181   5431  41102  RISE       1
ser_en/q          macrocell6    3350   8781  41102  RISE       1
Net_280_0/main_3  macrocell38   3264  12046  41102  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_0/clock_0                                      macrocell38      2340  14991  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_420_2/main_0
Capture Clock  : Net_420_2/clock_0
Path slack     : 41102p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          14991
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              53147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  40410  RISE       1
ser_en/main_4     macrocell6    4181   5431  41102  RISE       1
ser_en/q          macrocell6    3350   8781  41102  RISE       1
Net_420_2/main_0  macrocell45   3264  12046  41102  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_420_1/main_0
Capture Clock  : Net_420_1/clock_0
Path slack     : 41102p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          14991
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              53147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  40410  RISE       1
ser_en/main_4     macrocell6    4181   5431  41102  RISE       1
ser_en/q          macrocell6    3350   8781  41102  RISE       1
Net_420_1/main_0  macrocell46   3264  12046  41102  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_420_0/main_0
Capture Clock  : Net_420_0/clock_0
Path slack     : 41102p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          14991
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              53147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  40410  RISE       1
ser_en/main_4     macrocell6    4181   5431  41102  RISE       1
ser_en/q          macrocell6    3350   8781  41102  RISE       1
Net_420_0/main_0  macrocell47   3264  12046  41102  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_280_2/main_3
Capture Clock  : Net_280_2/clock_0
Path slack     : 41337p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          15846
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54002

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12665
-------------------------------------   ----- 
End-of-path arrival time (ps)           12665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  40410  RISE       1
ser_en/main_4     macrocell6    4181   5431  41102  RISE       1
ser_en/q          macrocell6    3350   8781  41102  RISE       1
Net_280_2/main_3  macrocell36   3884  12665  41337  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_2/clock_0                                      macrocell36      3195  15846  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_280_1/main_3
Capture Clock  : Net_280_1/clock_0
Path slack     : 41337p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          15846
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54002

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12665
-------------------------------------   ----- 
End-of-path arrival time (ps)           12665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  40410  RISE       1
ser_en/main_4     macrocell6    4181   5431  41102  RISE       1
ser_en/q          macrocell6    3350   8781  41102  RISE       1
Net_280_1/main_3  macrocell37   3884  12665  41337  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_1/clock_0                                      macrocell37      3195  15846  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_L:Sync:ctrl_reg\/control_2
Path End       : Net_420_2/main_2
Capture Clock  : Net_420_2/clock_0
Path slack     : 41756p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          14991
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              53147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11392
-------------------------------------   ----- 
End-of-path arrival time (ps)           11392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_L:Sync:ctrl_reg\/busclk                               controlcell3        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_L:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  41756  RISE       1
Net_386/main_0                    macrocell10    2317   4367  41756  RISE       1
Net_386/q                         macrocell10    3350   7717  41756  RISE       1
Net_420_2/main_2                  macrocell45    3675  11392  41756  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_L:Sync:ctrl_reg\/control_2
Path End       : Net_420_1/main_1
Capture Clock  : Net_420_1/clock_0
Path slack     : 41756p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          14991
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              53147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11392
-------------------------------------   ----- 
End-of-path arrival time (ps)           11392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_L:Sync:ctrl_reg\/busclk                               controlcell3        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_L:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  41756  RISE       1
Net_386/main_0                    macrocell10    2317   4367  41756  RISE       1
Net_386/q                         macrocell10    3350   7717  41756  RISE       1
Net_420_1/main_1                  macrocell46    3675  11392  41756  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_L:Sync:ctrl_reg\/control_2
Path End       : Net_420_0/main_1
Capture Clock  : Net_420_0/clock_0
Path slack     : 41756p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          14991
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              53147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11392
-------------------------------------   ----- 
End-of-path arrival time (ps)           11392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_L:Sync:ctrl_reg\/busclk                               controlcell3        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_L:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  41756  RISE       1
Net_386/main_0                    macrocell10    2317   4367  41756  RISE       1
Net_386/q                         macrocell10    3350   7717  41756  RISE       1
Net_420_0/main_1                  macrocell47    3675  11392  41756  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_PAY:Sync:ctrl_reg\/control_6
Path End       : Net_142/main_6
Capture Clock  : Net_142/clock_0
Path slack     : 50378p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16615
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54772

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_PAY:Sync:ctrl_reg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_PAY:Sync:ctrl_reg\/control_6  controlcell1   2050   2050  50378  RISE       1
Net_142/main_6                      macrocell32    2344   4394  50378  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_PAY:Sync:ctrl_reg\/control_1
Path End       : Net_142/main_1
Capture Clock  : Net_142/clock_0
Path slack     : 50382p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16615
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54772

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_PAY:Sync:ctrl_reg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_PAY:Sync:ctrl_reg\/control_1  controlcell1   2050   2050  50382  RISE       1
Net_142/main_1                      macrocell32    2340   4390  50382  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_PAY:Sync:ctrl_reg\/control_2
Path End       : Net_142/main_2
Capture Clock  : Net_142/clock_0
Path slack     : 50392p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16615
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54772

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_PAY:Sync:ctrl_reg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_PAY:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  50392  RISE       1
Net_142/main_2                      macrocell32    2330   4380  50392  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_PAY:Sync:ctrl_reg\/control_3
Path End       : Net_142/main_3
Capture Clock  : Net_142/clock_0
Path slack     : 50394p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16615
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54772

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_PAY:Sync:ctrl_reg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_PAY:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  50394  RISE       1
Net_142/main_3                      macrocell32    2328   4378  50394  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_PAY:Sync:ctrl_reg\/control_0
Path End       : Net_142/main_0
Capture Clock  : Net_142/clock_0
Path slack     : 50397p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16615
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54772

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_PAY:Sync:ctrl_reg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_PAY:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  50397  RISE       1
Net_142/main_0                      macrocell32    2325   4375  50397  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_PAY:Sync:ctrl_reg\/control_4
Path End       : Net_142/main_4
Capture Clock  : Net_142/clock_0
Path slack     : 50403p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16615
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54772

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_PAY:Sync:ctrl_reg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_PAY:Sync:ctrl_reg\/control_4  controlcell1   2050   2050  50403  RISE       1
Net_142/main_4                      macrocell32    2319   4369  50403  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_PAY:Sync:ctrl_reg\/control_5
Path End       : Net_142/main_5
Capture Clock  : Net_142/clock_0
Path slack     : 50405p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16615
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54772

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_PAY:Sync:ctrl_reg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_PAY:Sync:ctrl_reg\/control_5  controlcell1   2050   2050  50405  RISE       1
Net_142/main_5                      macrocell32    2317   4367  50405  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_PAY:Sync:ctrl_reg\/control_7
Path End       : Net_142/main_7
Capture Clock  : Net_142/clock_0
Path slack     : 50409p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          16615
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              54772

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_PAY:Sync:ctrl_reg\/busclk                             controlcell1        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_PAY:Sync:ctrl_reg\/control_7  controlcell1   2050   2050  50409  RISE       1
Net_142/main_7                      macrocell32    2314   4364  50409  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_SER:Sync:ctrl_reg\/control_7
Path End       : cydff_5/main_7
Capture Clock  : cydff_5/clock_0
Path slack     : 52327p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          18502
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              56659

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_SER:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_SER:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  52327  RISE       1
cydff_5/main_7                      macrocell39    2281   4331  52327  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_SER:Sync:ctrl_reg\/control_6
Path End       : cydff_5/main_6
Capture Clock  : cydff_5/clock_0
Path slack     : 52328p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          18502
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              56659

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_SER:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_SER:Sync:ctrl_reg\/control_6  controlcell2   2050   2050  52328  RISE       1
cydff_5/main_6                      macrocell39    2281   4331  52328  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_SER:Sync:ctrl_reg\/control_5
Path End       : cydff_5/main_5
Capture Clock  : cydff_5/clock_0
Path slack     : 52333p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          18502
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              56659

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_SER:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_SER:Sync:ctrl_reg\/control_5  controlcell2   2050   2050  52333  RISE       1
cydff_5/main_5                      macrocell39    2276   4326  52333  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_SER:Sync:ctrl_reg\/control_1
Path End       : cydff_5/main_1
Capture Clock  : cydff_5/clock_0
Path slack     : 52333p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          18502
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              56659

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_SER:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_SER:Sync:ctrl_reg\/control_1  controlcell2   2050   2050  52333  RISE       1
cydff_5/main_1                      macrocell39    2276   4326  52333  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_SER:Sync:ctrl_reg\/control_2
Path End       : cydff_5/main_2
Capture Clock  : cydff_5/clock_0
Path slack     : 52342p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          18502
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              56659

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_SER:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_SER:Sync:ctrl_reg\/control_2  controlcell2   2050   2050  52342  RISE       1
cydff_5/main_2                      macrocell39    2266   4316  52342  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_SER:Sync:ctrl_reg\/control_0
Path End       : cydff_5/main_0
Capture Clock  : cydff_5/clock_0
Path slack     : 52347p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          18502
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              56659

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_SER:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_SER:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  52347  RISE       1
cydff_5/main_0                      macrocell39    2262   4312  52347  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_SER:Sync:ctrl_reg\/control_3
Path End       : cydff_5/main_3
Capture Clock  : cydff_5/clock_0
Path slack     : 52350p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          18502
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              56659

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_SER:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_SER:Sync:ctrl_reg\/control_3  controlcell2   2050   2050  52350  RISE       1
cydff_5/main_3                      macrocell39    2259   4309  52350  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CREG_SER:Sync:ctrl_reg\/control_4
Path End       : cydff_5/main_4
Capture Clock  : cydff_5/clock_0
Path slack     : 52353p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          18502
+ Cycle adjust (CyBUS_CLK:R#30 vs. SHIFT_CLK(routed):R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              56659

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CREG_SER:Sync:ctrl_reg\/busclk                             controlcell2        0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\CREG_SER:Sync:ctrl_reg\/control_4  controlcell2   2050   2050  52353  RISE       1
cydff_5/main_4                      macrocell39    2256   4306  52353  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_485_4/main_0
Capture Clock  : Net_485_4/clock_0
Path slack     : 59006p

Capture Clock Arrival Time                                0
+ Clock path delay                                    35026
+ Cycle adjust (CyBUS_CLK:R#60 vs. Net_420_1/q:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        73183

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  59006  RISE       1
ser_en/main_4     macrocell6    4181   5431  59006  RISE       1
ser_en/q          macrocell6    3350   8781  59006  RISE       1
Net_485_4/main_0  macrocell49   5396  14177  59006  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_485_3/main_0
Capture Clock  : Net_485_3/clock_0
Path slack     : 59006p

Capture Clock Arrival Time                                0
+ Clock path delay                                    35026
+ Cycle adjust (CyBUS_CLK:R#60 vs. Net_420_1/q:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        73183

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  59006  RISE       1
ser_en/main_4     macrocell6    4181   5431  59006  RISE       1
ser_en/q          macrocell6    3350   8781  59006  RISE       1
Net_485_3/main_0  macrocell50   5396  14177  59006  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35026  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_485_2/main_0
Capture Clock  : Net_485_2/clock_0
Path slack     : 59006p

Capture Clock Arrival Time                                0
+ Clock path delay                                    35026
+ Cycle adjust (CyBUS_CLK:R#60 vs. Net_420_1/q:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        73183

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14177
-------------------------------------   ----- 
End-of-path arrival time (ps)           14177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  59006  RISE       1
ser_en/main_4     macrocell6    4181   5431  59006  RISE       1
ser_en/q          macrocell6    3350   8781  59006  RISE       1
Net_485_2/main_0  macrocell51   5396  14177  59006  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_2/clock_0                                      macrocell51     11457  35026  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_485_1/main_0
Capture Clock  : Net_485_1/clock_0
Path slack     : 59582p

Capture Clock Arrival Time                                0
+ Clock path delay                                    35026
+ Cycle adjust (CyBUS_CLK:R#60 vs. Net_420_1/q:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        73183

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13601
-------------------------------------   ----- 
End-of-path arrival time (ps)           13601
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  59006  RISE       1
ser_en/main_4     macrocell6    4181   5431  59006  RISE       1
ser_en/q          macrocell6    3350   8781  59006  RISE       1
Net_485_1/main_0  macrocell52   4819  13601  59582  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_1/clock_0                                      macrocell52     11457  35026  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ham_full/q
Path End       : Net_485_0/main_0
Capture Clock  : Net_485_0/clock_0
Path slack     : 59582p

Capture Clock Arrival Time                                0
+ Clock path delay                                    35026
+ Cycle adjust (CyBUS_CLK:R#60 vs. Net_420_1/q:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        73183

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13601
-------------------------------------   ----- 
End-of-path arrival time (ps)           13601
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ham_full/clock_0                                            macrocell35         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ham_full/q        macrocell35   1250   1250  59006  RISE       1
ser_en/main_4     macrocell6    4181   5431  59006  RISE       1
ser_en/q          macrocell6    3350   8781  59006  RISE       1
Net_485_0/main_0  macrocell53   4819  13601  59582  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_0/clock_0                                      macrocell53     11457  35026  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16946
-------------------------------------   ----- 
End-of-path arrival time (ps)           16946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2    190    190  1060197  RISE       1
\UART:BUART:counter_load_not\/main_2           macrocell14     7049   7239  1060197  RISE       1
\UART:BUART:counter_load_not\/q                macrocell14     3350  10589  1060197  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6357  16946  1060197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064492p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13481
-------------------------------------   ----- 
End-of-path arrival time (ps)           13481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell59   1250   1250  1064492  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell17   6565   7815  1064492  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell17   3350  11165  1064492  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2316  13481  1064492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9671
-------------------------------------   ---- 
End-of-path arrival time (ps)           9671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell59     1250   1250  1064492  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   8421   9671  1067653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1069926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12907
-------------------------------------   ----- 
End-of-path arrival time (ps)           12907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1060197  RISE       1
\UART:BUART:tx_status_0\/main_2              macrocell15     7044   7234  1069926  RISE       1
\UART:BUART:tx_status_0\/q                   macrocell15     3350  10584  1069926  RISE       1
\UART:BUART:sTX:TxSts\/status_0              statusicell1    2323  12907  1069926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7087
-------------------------------------   ---- 
End-of-path arrival time (ps)           7087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1060197  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6897   7087  1070236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070342p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell64     1250   1250  1070342  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5731   6981  1070342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071077p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell59   1250   1250  1064492  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell60   7496   8746  1071077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071077p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell59   1250   1250  1064492  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell68   7496   8746  1071077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1071136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8687
-------------------------------------   ---- 
End-of-path arrival time (ps)           8687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell59   1250   1250  1064492  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell63   7437   8687  1071136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1071289p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11544
-------------------------------------   ----- 
End-of-path arrival time (ps)           11544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1071289  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell19     2304   5884  1071289  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell19     3350   9234  1071289  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2311  11544  1071289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell59   1250   1250  1064492  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell61   6583   7833  1071991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1071991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell59   1250   1250  1064492  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell62   6583   7833  1071991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell59   1250   1250  1064492  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell65   6583   7833  1071991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1060197  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell55     7049   7239  1072584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1060197  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell57     7049   7239  1072584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7234
-------------------------------------   ---- 
End-of-path arrival time (ps)           7234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1060197  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell56     7044   7234  1072590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1072590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7234
-------------------------------------   ---- 
End-of-path arrival time (ps)           7234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1060197  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell58     7044   7234  1072590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072661p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell60     1250   1250  1067340  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3413   4663  1072661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070088  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell56     3492   7072  1072752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072830p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell55     1250   1250  1062956  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3243   4493  1072830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1072888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6935
-------------------------------------   ---- 
End-of-path arrival time (ps)           6935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell63   1250   1250  1066855  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell60   5685   6935  1072888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6935
-------------------------------------   ---- 
End-of-path arrival time (ps)           6935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell63   1250   1250  1066855  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell68   5685   6935  1072888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072893p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell56     1250   1250  1063015  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3180   4430  1072893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073074p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073074  RISE       1
\UART:BUART:txn\/main_5                      macrocell54     6559   6749  1073074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073074  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell55     6544   6734  1073090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073074  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell57     6544   6734  1073090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073151p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073151  RISE       1
\UART:BUART:txn\/main_3                macrocell54     2302   6672  1073151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell62   1250   1250  1067394  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell63   5089   6339  1073485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1070342  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell60   4810   6060  1073764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1070342  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell68   4810   6060  1073764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell63   1250   1250  1066855  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell61   4771   6021  1073803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell63   1250   1250  1066855  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell62   4771   6021  1073803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6021
-------------------------------------   ---- 
End-of-path arrival time (ps)           6021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell63   1250   1250  1066855  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell65   4771   6021  1073803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073815p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell61     1250   1250  1071354  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5138   6388  1073815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073844p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell57   1250   1250  1062018  RISE       1
\UART:BUART:txn\/main_4    macrocell54   4729   5979  1073844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073975p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell60   1250   1250  1067340  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell63   4599   5849  1073975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell62   1250   1250  1067394  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell61   4225   5475  1074349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell62   1250   1250  1067394  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell62   4225   5475  1074349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell62   1250   1250  1067394  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell65   4225   5475  1074349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074405p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1062018  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell55   4168   5418  1074405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074405p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1062018  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell57   4168   5418  1074405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074428p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell62   1250   1250  1067394  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell60   4145   5395  1074428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074428p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell62   1250   1250  1067394  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell68   4145   5395  1074428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell67   1250   1250  1068250  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell66   4138   5388  1074435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell67   1250   1250  1068250  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell67   4138   5388  1074435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074483p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell67   1250   1250  1068250  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell60   4091   5341  1074483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074483p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell67   1250   1250  1068250  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell68   4091   5341  1074483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074525p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1070342  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell63   4048   5298  1074525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074678p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074678  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell60   3206   5146  1074678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074683  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell63   3201   5141  1074683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074684p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074683  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell60   3200   5140  1074684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074686p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074678  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell63   3197   5137  1074686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074686p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074686  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell60   3197   5137  1074686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074687p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074686  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell63   3197   5137  1074687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell60   1250   1250  1067340  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell61   3707   4957  1074866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell60   1250   1250  1067340  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell62   3707   4957  1074866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell60   1250   1250  1067340  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell65   3707   4957  1074866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell65         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075160p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell66   1250   1250  1068928  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell60   3413   4663  1075160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075160p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell66   1250   1250  1068928  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell68   3413   4663  1075160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075289p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1062018  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell56   3284   4534  1075289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075289p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell57   1250   1250  1062018  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell58   3284   4534  1075289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075343p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1062956  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell55   3230   4480  1075343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075343p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1062956  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell57   3230   4480  1075343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075346p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1062956  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell56   3227   4477  1075346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075346p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4477
-------------------------------------   ---- 
End-of-path arrival time (ps)           4477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell55   1250   1250  1062956  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell58   3227   4477  1075346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell55   1250   1250  1062956  RISE       1
\UART:BUART:txn\/main_1    macrocell54   3224   4474  1075349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell56   1250   1250  1063015  RISE       1
\UART:BUART:txn\/main_2    macrocell54   3182   4432  1075391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell64   1250   1250  1070342  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell61   3180   4430  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell64   1250   1250  1070342  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell62   3180   4430  1075394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1063015  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell56   3178   4428  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell56   1250   1250  1063015  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell58   3178   4428  1075396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1063015  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell55   3171   4421  1075403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1063015  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell57   3171   4421  1075403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1075473  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell55   3100   4350  1075473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1075473  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell57   3100   4350  1075473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell58   1250   1250  1075473  RISE       1
\UART:BUART:txn\/main_6   macrocell54   3100   4350  1075473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075565p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075565  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell64   2318   4258  1075565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074678  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell61   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074678  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell62   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075569  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell64   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075569  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell66   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075569  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell67   2314   4254  1075569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074686  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell61   2313   4253  1075570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075570p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074686  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell62   2313   4253  1075570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074683  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell61   2313   4253  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074683  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell62   2313   4253  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075571  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell64   2312   4252  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075571  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell66   2312   4252  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075571p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075571  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell67   2312   4252  1075571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1075473  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell56   2941   4191  1075632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell60   1250   1250  1067340  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell60   2622   3872  1075951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell60   1250   1250  1067340  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell68   2622   3872  1075951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell66   1250   1250  1068928  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell66   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076031p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell63   1250   1250  1066855  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell63   2542   3792  1076031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell54   1250   1250  1076283  RISE       1
\UART:BUART:txn\/main_0  macrocell54   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell54         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076325p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell69   1250   1250  1076325  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell63   2248   3498  1076325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell63         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1078659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell68         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell68    1250   1250  1078659  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2924   4174  1078659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_2
Capture Clock  : Net_485_4/clock_0
Path slack     : 1230571p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           50945
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230571  RISE       1
Net_474/main_1    macrocell12   4166  43425  1230571  RISE       1
Net_474/q         macrocell12   3350  46775  1230571  RISE       1
Net_485_4/main_2  macrocell49   4170  50945  1230571  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_3/main_1
Capture Clock  : Net_485_3/clock_0
Path slack     : 1230571p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           50945
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230571  RISE       1
Net_474/main_1    macrocell12   4166  43425  1230571  RISE       1
Net_474/q         macrocell12   3350  46775  1230571  RISE       1
Net_485_3/main_1  macrocell50   4170  50945  1230571  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35026  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_2/main_1
Capture Clock  : Net_485_2/clock_0
Path slack     : 1230571p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           50945
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230571  RISE       1
Net_474/main_1    macrocell12   4166  43425  1230571  RISE       1
Net_474/q         macrocell12   3350  46775  1230571  RISE       1
Net_485_2/main_1  macrocell51   4170  50945  1230571  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_2/clock_0                                      macrocell51     11457  35026  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_1/main_1
Capture Clock  : Net_485_1/clock_0
Path slack     : 1231135p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                       12372
-------------------------------------   ----- 
End-of-path arrival time (ps)           50381
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230571  RISE       1
Net_474/main_1    macrocell12   4166  43425  1230571  RISE       1
Net_474/q         macrocell12   3350  46775  1230571  RISE       1
Net_485_1/main_1  macrocell52   3606  50381  1231135  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_1/clock_0                                      macrocell52     11457  35026  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_0/main_1
Capture Clock  : Net_485_0/clock_0
Path slack     : 1231135p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                       12372
-------------------------------------   ----- 
End-of-path arrival time (ps)           50381
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230571  RISE       1
Net_474/main_1    macrocell12   4166  43425  1230571  RISE       1
Net_474/q         macrocell12   3350  46775  1230571  RISE       1
Net_485_0/main_1  macrocell53   3606  50381  1231135  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_0/clock_0                                      macrocell53     11457  35026  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_5/q
Path End       : cydff_6/main_0
Capture Clock  : cydff_6/clock_0
Path slack     : 1237334p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16879
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1263369

Launch Clock Arrival Time                       0
+ Clock path delay                      18502
+ Data path delay                        7532
-------------------------------------   ----- 
End-of-path arrival time (ps)           26035
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
cydff_5/q       macrocell39   1250  19752  1237334  RISE       1
cydff_6/main_0  macrocell40   6282  26035  1237334  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_6/clock_0                                        macrocell40      4384  16879  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_4/main_3
Capture Clock  : Net_485_4/clock_0
Path slack     : 1238091p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        5416
-------------------------------------   ----- 
End-of-path arrival time (ps)           43425
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230571  RISE       1
Net_485_4/main_3  macrocell49   4166  43425  1238091  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_3/q
Path End       : Net_485_3/main_2
Capture Clock  : Net_485_3/clock_0
Path slack     : 1238091p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        5416
-------------------------------------   ----- 
End-of-path arrival time (ps)           43425
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_3/q       macrocell50   1250  39259  1230571  RISE       1
Net_485_3/main_2  macrocell50   4166  43425  1238091  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35026  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_0/q
Path End       : Net_485_1/main_3
Capture Clock  : Net_485_1/clock_0
Path slack     : 1239167p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4340
-------------------------------------   ----- 
End-of-path arrival time (ps)           42349
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_0/clock_0                                      macrocell53     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_0/q       macrocell53   1250  39259  1231649  RISE       1
Net_485_1/main_3  macrocell52   3090  42349  1239167  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_1/clock_0                                      macrocell52     11457  35026  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_0/q
Path End       : Net_485_0/main_2
Capture Clock  : Net_485_0/clock_0
Path slack     : 1239167p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4340
-------------------------------------   ----- 
End-of-path arrival time (ps)           42349
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_0/clock_0                                      macrocell53     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_0/q       macrocell53   1250  39259  1231649  RISE       1
Net_485_0/main_2  macrocell53   3090  42349  1239167  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_0/clock_0                                      macrocell53     11457  35026  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_0/q
Path End       : Net_485_4/main_6
Capture Clock  : Net_485_4/clock_0
Path slack     : 1239169p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4338
-------------------------------------   ----- 
End-of-path arrival time (ps)           42347
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_0/clock_0                                      macrocell53     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_0/q       macrocell53   1250  39259  1231649  RISE       1
Net_485_4/main_6  macrocell49   3088  42347  1239169  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_0/q
Path End       : Net_485_3/main_5
Capture Clock  : Net_485_3/clock_0
Path slack     : 1239169p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4338
-------------------------------------   ----- 
End-of-path arrival time (ps)           42347
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_0/clock_0                                      macrocell53     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_0/q       macrocell53   1250  39259  1231649  RISE       1
Net_485_3/main_5  macrocell50   3088  42347  1239169  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35026  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_0/q
Path End       : Net_485_2/main_4
Capture Clock  : Net_485_2/clock_0
Path slack     : 1239169p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4338
-------------------------------------   ----- 
End-of-path arrival time (ps)           42347
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_0/clock_0                                      macrocell53     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_0/q       macrocell53   1250  39259  1231649  RISE       1
Net_485_2/main_4  macrocell51   3088  42347  1239169  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_2/clock_0                                      macrocell51     11457  35026  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_1/q
Path End       : Net_485_4/main_5
Capture Clock  : Net_485_4/clock_0
Path slack     : 1239189p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4319
-------------------------------------   ----- 
End-of-path arrival time (ps)           42328
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_1/clock_0                                      macrocell52     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_1/q       macrocell52   1250  39259  1231669  RISE       1
Net_485_4/main_5  macrocell49   3069  42328  1239189  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_1/q
Path End       : Net_485_3/main_4
Capture Clock  : Net_485_3/clock_0
Path slack     : 1239189p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4319
-------------------------------------   ----- 
End-of-path arrival time (ps)           42328
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_1/clock_0                                      macrocell52     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_1/q       macrocell52   1250  39259  1231669  RISE       1
Net_485_3/main_4  macrocell50   3069  42328  1239189  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35026  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_1/q
Path End       : Net_485_2/main_3
Capture Clock  : Net_485_2/clock_0
Path slack     : 1239189p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4319
-------------------------------------   ----- 
End-of-path arrival time (ps)           42328
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_1/clock_0                                      macrocell52     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_1/q       macrocell52   1250  39259  1231669  RISE       1
Net_485_2/main_3  macrocell51   3069  42328  1239189  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_2/clock_0                                      macrocell51     11457  35026  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_1/q
Path End       : Net_485_1/main_2
Capture Clock  : Net_485_1/clock_0
Path slack     : 1239190p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4317
-------------------------------------   ----- 
End-of-path arrival time (ps)           42326
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_1/clock_0                                      macrocell52     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_1/q       macrocell52   1250  39259  1231669  RISE       1
Net_485_1/main_2  macrocell52   3067  42326  1239190  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_1/clock_0                                      macrocell52     11457  35026  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_4/q
Path End       : Net_485_4/main_1
Capture Clock  : Net_485_4/clock_0
Path slack     : 1239467p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4041
-------------------------------------   ----- 
End-of-path arrival time (ps)           42050
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_4/q       macrocell49   1250  39259  1231947  RISE       1
Net_485_4/main_1  macrocell49   2791  42050  1239467  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_2/q
Path End       : Net_485_4/main_4
Capture Clock  : Net_485_4/clock_0
Path slack     : 1239481p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4027
-------------------------------------   ----- 
End-of-path arrival time (ps)           42035
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_2/clock_0                                      macrocell51     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_2/q       macrocell51   1250  39259  1231961  RISE       1
Net_485_4/main_4  macrocell49   2777  42035  1239481  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_4/clock_0                                      macrocell49     11457  35026  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_2/q
Path End       : Net_485_3/main_3
Capture Clock  : Net_485_3/clock_0
Path slack     : 1239481p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4027
-------------------------------------   ----- 
End-of-path arrival time (ps)           42035
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_2/clock_0                                      macrocell51     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_2/q       macrocell51   1250  39259  1231961  RISE       1
Net_485_3/main_3  macrocell50   2777  42035  1239481  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_3/clock_0                                      macrocell50     11457  35026  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_485_2/q
Path End       : Net_485_2/main_2
Capture Clock  : Net_485_2/clock_0
Path slack     : 1239481p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                   35026
+ Cycle adjust (period of common ancestor clock between Net_420_0/q Net_420_1/q)   1250000
- Setup time                                                                         -3510
--------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                     1281516

Launch Clock Arrival Time                       0
+ Clock path delay                      38009
+ Data path delay                        4027
-------------------------------------   ----- 
End-of-path arrival time (ps)           42035
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1
Net_420_0/q                                            macrocell47      1250  16241  
Net_420_0/q (TOTAL_ADJUSTMENTS)                        macrocell47         0  16241  RISE       1
--Net_420_0/q (Clock Phase Adjustment Delay)           macrocell47         0    N/A  
symb_ready/main_2                                      macrocell9       6962  23202  RISE       1
symb_ready/q                                           macrocell9       3350  26552  RISE       1
Net_485_2/clock_0                                      macrocell51     11457  38009  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_485_2/q       macrocell51   1250  39259  1231961  RISE       1
Net_485_2/main_2  macrocell51   2777  42035  1239481  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1
Net_420_1/q                                            macrocell46      1250  16241  
Net_420_1/q (TOTAL_ADJUSTMENTS)                        macrocell46         0  16241  RISE       1
--Net_420_1/q (Clock Phase Adjustment Delay)           macrocell46         0    N/A  
symb_ready/main_1                                      macrocell9       3979  20220  RISE       1
symb_ready/q                                           macrocell9       3350  23570  RISE       1
Net_485_2/clock_0                                      macrocell51     11457  35026  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_2/q
Path End       : Net_280_0/main_0
Capture Clock  : Net_280_0/clock_0
Path slack     : 1239717p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   14991
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1261481

Launch Clock Arrival Time                       0
+ Clock path delay                      15846
+ Data path delay                        5918
-------------------------------------   ----- 
End-of-path arrival time (ps)           21764
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_2/clock_0                                      macrocell36      3195  15846  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_280_2/q       macrocell36   1250  17096  1239717  RISE       1
Net_280_0/main_0  macrocell38   4668  21764  1239717  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_0/clock_0                                      macrocell38      2340  14991  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_1/q
Path End       : Net_280_0/main_1
Capture Clock  : Net_280_0/clock_0
Path slack     : 1240047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   14991
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1261481

Launch Clock Arrival Time                       0
+ Clock path delay                      15846
+ Data path delay                        5588
-------------------------------------   ----- 
End-of-path arrival time (ps)           21434
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_1/clock_0                                      macrocell37      3195  15846  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_280_1/q       macrocell37   1250  17096  1240047  RISE       1
Net_280_0/main_1  macrocell38   4338  21434  1240047  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_0/clock_0                                      macrocell38      2340  14991  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_142/q
Path End       : Net_146/main_0
Capture Clock  : Net_146/clock_0
Path slack     : 1240107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   15149
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1261639

Launch Clock Arrival Time                       0
+ Clock path delay                      16615
+ Data path delay                        4917
-------------------------------------   ----- 
End-of-path arrival time (ps)           21532
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_142/q       macrocell32   1250  17865  1240107  RISE       1
Net_146/main_0  macrocell31   3667  21532  1240107  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_146/clock_0                                        macrocell31      2655  15149  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_0/q
Path End       : Net_280_0/main_2
Capture Clock  : Net_280_0/clock_0
Path slack     : 1241279p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   14991
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1261481

Launch Clock Arrival Time                       0
+ Clock path delay                      14991
+ Data path delay                        5211
-------------------------------------   ----- 
End-of-path arrival time (ps)           20202
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_0/clock_0                                      macrocell38      2340  14991  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_280_0/q       macrocell38   1250  16241  1241279  RISE       1
Net_280_0/main_2  macrocell38   3961  20202  1241279  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_0/clock_0                                      macrocell38      2340  14991  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_0/q
Path End       : cydff_5/main_10
Capture Clock  : cydff_5/clock_0
Path slack     : 1241291p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   18502
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1264992

Launch Clock Arrival Time                       0
+ Clock path delay                      14991
+ Data path delay                        8711
-------------------------------------   ----- 
End-of-path arrival time (ps)           23701
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_0/clock_0                                      macrocell38      2340  14991  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_280_0/q      macrocell38   1250  16241  1241279  RISE       1
cydff_5/main_10  macrocell39   7461  23701  1241291  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_6/q
Path End       : cydff_7/main_0
Capture Clock  : cydff_7/clock_0
Path slack     : 1241591p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16879
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1263369

Launch Clock Arrival Time                       0
+ Clock path delay                      16879
+ Data path delay                        4899
-------------------------------------   ----- 
End-of-path arrival time (ps)           21777
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_6/clock_0                                        macrocell40      4384  16879  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
cydff_6/q       macrocell40   1250  18129  1241591  RISE       1
cydff_7/main_0  macrocell41   3649  21777  1241591  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_7/clock_0                                        macrocell41      4384  16879  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_0/q
Path End       : Net_280_2/main_2
Capture Clock  : Net_280_2/clock_0
Path slack     : 1241714p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   15846
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262336

Launch Clock Arrival Time                       0
+ Clock path delay                      14991
+ Data path delay                        5631
-------------------------------------   ----- 
End-of-path arrival time (ps)           20622
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_0/clock_0                                      macrocell38      2340  14991  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_280_0/q       macrocell38   1250  16241  1241279  RISE       1
Net_280_2/main_2  macrocell36   4381  20622  1241714  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_2/clock_0                                      macrocell36      3195  15846  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_0/q
Path End       : Net_280_1/main_2
Capture Clock  : Net_280_1/clock_0
Path slack     : 1241714p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   15846
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262336

Launch Clock Arrival Time                       0
+ Clock path delay                      14991
+ Data path delay                        5631
-------------------------------------   ----- 
End-of-path arrival time (ps)           20622
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_0/clock_0                                      macrocell38      2340  14991  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_280_0/q       macrocell38   1250  16241  1241279  RISE       1
Net_280_1/main_2  macrocell37   4381  20622  1241714  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_1/clock_0                                      macrocell37      3195  15846  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_2/q
Path End       : Net_142/main_8
Capture Clock  : Net_142/clock_0
Path slack     : 1241903p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16615
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1263105

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        4908
-------------------------------------   ----- 
End-of-path arrival time (ps)           21202
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_2/clock_0                                       macrocell27      3643  16294  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_77_2/q      macrocell27   1250  17544  1241903  RISE       1
Net_142/main_8  macrocell32   3658  21202  1241903  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_1/q
Path End       : Net_142/main_9
Capture Clock  : Net_142/clock_0
Path slack     : 1241908p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16615
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1263105

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        4904
-------------------------------------   ----- 
End-of-path arrival time (ps)           21198
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_1/clock_0                                       macrocell28      3643  16294  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_77_1/q      macrocell28   1250  17544  1241908  RISE       1
Net_142/main_9  macrocell32   3654  21198  1241908  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_0/q
Path End       : Net_142/main_10
Capture Clock  : Net_142/clock_0
Path slack     : 1242046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16615
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1263105

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        4765
-------------------------------------   ----- 
End-of-path arrival time (ps)           21059
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_0/clock_0                                       macrocell29      3643  16294  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_77_0/q       macrocell29   1250  17544  1242046  RISE       1
Net_142/main_10  macrocell32   3515  21059  1242046  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_142/clock_0                                        macrocell32      4121  16615  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_2/q
Path End       : Net_280_2/main_0
Capture Clock  : Net_280_2/clock_0
Path slack     : 1242283p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   15846
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262336

Launch Clock Arrival Time                       0
+ Clock path delay                      15846
+ Data path delay                        4207
-------------------------------------   ----- 
End-of-path arrival time (ps)           20053
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_2/clock_0                                      macrocell36      3195  15846  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_280_2/q       macrocell36   1250  17096  1239717  RISE       1
Net_280_2/main_0  macrocell36   2957  20053  1242283  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_2/clock_0                                      macrocell36      3195  15846  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_2/q
Path End       : Net_280_1/main_0
Capture Clock  : Net_280_1/clock_0
Path slack     : 1242283p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   15846
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262336

Launch Clock Arrival Time                       0
+ Clock path delay                      15846
+ Data path delay                        4207
-------------------------------------   ----- 
End-of-path arrival time (ps)           20053
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_2/clock_0                                      macrocell36      3195  15846  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_280_2/q       macrocell36   1250  17096  1239717  RISE       1
Net_280_1/main_0  macrocell37   2957  20053  1242283  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_1/clock_0                                      macrocell37      3195  15846  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_1/q
Path End       : Net_77_2/main_1
Capture Clock  : Net_77_2/clock_0
Path slack     : 1242453p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16294
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262784

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        4037
-------------------------------------   ----- 
End-of-path arrival time (ps)           20331
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_1/clock_0                                       macrocell28      3643  16294  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_77_1/q       macrocell28   1250  17544  1241908  RISE       1
Net_77_2/main_1  macrocell27   2787  20331  1242453  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_2/clock_0                                       macrocell27      3643  16294  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_1/q
Path End       : Net_77_1/main_1
Capture Clock  : Net_77_1/clock_0
Path slack     : 1242453p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16294
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262784

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        4037
-------------------------------------   ----- 
End-of-path arrival time (ps)           20331
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_1/clock_0                                       macrocell28      3643  16294  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_77_1/q       macrocell28   1250  17544  1241908  RISE       1
Net_77_1/main_1  macrocell28   2787  20331  1242453  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_1/clock_0                                       macrocell28      3643  16294  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_1/q
Path End       : Net_77_0/main_1
Capture Clock  : Net_77_0/clock_0
Path slack     : 1242453p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16294
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262784

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        4037
-------------------------------------   ----- 
End-of-path arrival time (ps)           20331
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_1/clock_0                                       macrocell28      3643  16294  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_77_1/q       macrocell28   1250  17544  1241908  RISE       1
Net_77_0/main_1  macrocell29   2787  20331  1242453  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_0/clock_0                                       macrocell29      3643  16294  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_2/q
Path End       : Net_77_2/main_0
Capture Clock  : Net_77_2/clock_0
Path slack     : 1242453p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16294
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262784

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        4037
-------------------------------------   ----- 
End-of-path arrival time (ps)           20331
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_2/clock_0                                       macrocell27      3643  16294  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_77_2/q       macrocell27   1250  17544  1241903  RISE       1
Net_77_2/main_0  macrocell27   2787  20331  1242453  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_2/clock_0                                       macrocell27      3643  16294  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_2/q
Path End       : Net_77_1/main_0
Capture Clock  : Net_77_1/clock_0
Path slack     : 1242453p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16294
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262784

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        4037
-------------------------------------   ----- 
End-of-path arrival time (ps)           20331
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_2/clock_0                                       macrocell27      3643  16294  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_77_2/q       macrocell27   1250  17544  1241903  RISE       1
Net_77_1/main_0  macrocell28   2787  20331  1242453  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_1/clock_0                                       macrocell28      3643  16294  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_2/q
Path End       : Net_77_0/main_0
Capture Clock  : Net_77_0/clock_0
Path slack     : 1242453p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16294
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262784

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        4037
-------------------------------------   ----- 
End-of-path arrival time (ps)           20331
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_2/clock_0                                       macrocell27      3643  16294  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_77_2/q       macrocell27   1250  17544  1241903  RISE       1
Net_77_0/main_0  macrocell29   2787  20331  1242453  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_0/clock_0                                       macrocell29      3643  16294  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_0/q
Path End       : Net_420_2/main_4
Capture Clock  : Net_420_2/clock_0
Path slack     : 1242597p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_0/q:R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1261481

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18884
-------------------------------------   ----- 
End-of-path arrival time (ps)           18884
 
Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_420_0/q       macrocell47      0  16241     COMP  RISE       1
Net_420_2/main_4  macrocell45   2643  18884  1242597  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_0/q
Path End       : Net_420_1/main_3
Capture Clock  : Net_420_1/clock_0
Path slack     : 1242597p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_0/q:R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1261481

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18884
-------------------------------------   ----- 
End-of-path arrival time (ps)           18884
 
Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_420_0/q       macrocell47      0  16241     COMP  RISE       1
Net_420_1/main_3  macrocell46   2643  18884  1242597  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_0/q
Path End       : Net_420_0/main_2
Capture Clock  : Net_420_0/clock_0
Path slack     : 1242597p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_0/q:R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1261481

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18884
-------------------------------------   ----- 
End-of-path arrival time (ps)           18884
 
Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_420_0/q       macrocell47      0  16241     COMP  RISE       1
Net_420_0/main_2  macrocell47   2643  18884  1242597  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_0/clock_0                                      macrocell47      2340  14991  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_2/q
Path End       : Net_420_2/main_1
Capture Clock  : Net_420_2/clock_0
Path slack     : 1242614p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_2/q:R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1261481

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18867
-------------------------------------   ----- 
End-of-path arrival time (ps)           18867
 
Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_420_2/q       macrocell45      0  16241     COMP  RISE       1
Net_420_2/main_1  macrocell45   2626  18867  1242614  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_1/q
Path End       : Net_280_2/main_1
Capture Clock  : Net_280_2/clock_0
Path slack     : 1242619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   15846
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262336

Launch Clock Arrival Time                       0
+ Clock path delay                      15846
+ Data path delay                        3871
-------------------------------------   ----- 
End-of-path arrival time (ps)           19716
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_1/clock_0                                      macrocell37      3195  15846  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_280_1/q       macrocell37   1250  17096  1240047  RISE       1
Net_280_2/main_1  macrocell36   2621  19716  1242619  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_2/clock_0                                      macrocell36      3195  15846  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_1/q
Path End       : Net_280_1/main_1
Capture Clock  : Net_280_1/clock_0
Path slack     : 1242619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   15846
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262336

Launch Clock Arrival Time                       0
+ Clock path delay                      15846
+ Data path delay                        3871
-------------------------------------   ----- 
End-of-path arrival time (ps)           19716
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_1/clock_0                                      macrocell37      3195  15846  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_280_1/q       macrocell37   1250  17096  1240047  RISE       1
Net_280_1/main_1  macrocell37   2621  19716  1242619  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_1/clock_0                                      macrocell37      3195  15846  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_0/q
Path End       : Net_77_2/main_2
Capture Clock  : Net_77_2/clock_0
Path slack     : 1242622p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16294
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262784

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        3868
-------------------------------------   ----- 
End-of-path arrival time (ps)           20162
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_0/clock_0                                       macrocell29      3643  16294  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_77_0/q       macrocell29   1250  17544  1242046  RISE       1
Net_77_2/main_2  macrocell27   2618  20162  1242622  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_2/clock_0                                       macrocell27      3643  16294  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_0/q
Path End       : Net_77_1/main_2
Capture Clock  : Net_77_1/clock_0
Path slack     : 1242622p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16294
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262784

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        3868
-------------------------------------   ----- 
End-of-path arrival time (ps)           20162
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_0/clock_0                                       macrocell29      3643  16294  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_77_0/q       macrocell29   1250  17544  1242046  RISE       1
Net_77_1/main_2  macrocell28   2618  20162  1242622  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_1/clock_0                                       macrocell28      3643  16294  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_77_0/q
Path End       : Net_77_0/main_2
Capture Clock  : Net_77_0/clock_0
Path slack     : 1242622p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16294
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1262784

Launch Clock Arrival Time                       0
+ Clock path delay                      16294
+ Data path delay                        3868
-------------------------------------   ----- 
End-of-path arrival time (ps)           20162
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_0/clock_0                                       macrocell29      3643  16294  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
Net_77_0/q       macrocell29   1250  17544  1242046  RISE       1
Net_77_0/main_2  macrocell29   2618  20162  1242622  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_lo/main_2                                    macrocell3       9301   9301  RISE       1
pay_shift_lo/q                                         macrocell3       3350  12651  RISE       1
Net_77_0/clock_0                                       macrocell29      3643  16294  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_8/q
Path End       : cydff_9/main_0
Capture Clock  : cydff_9/clock_0
Path slack     : 1242643p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16879
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1263369

Launch Clock Arrival Time                       0
+ Clock path delay                      16879
+ Data path delay                        3847
-------------------------------------   ----- 
End-of-path arrival time (ps)           20726
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_8/clock_0                                        macrocell42      4384  16879  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
cydff_8/q       macrocell42   1250  18129  1242643  RISE       1
cydff_9/main_0  macrocell43   2597  20726  1242643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_9/clock_0                                        macrocell43      4384  16879  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_7/q
Path End       : cydff_8/main_0
Capture Clock  : cydff_8/clock_0
Path slack     : 1242646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   16879
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1263369

Launch Clock Arrival Time                       0
+ Clock path delay                      16879
+ Data path delay                        3844
-------------------------------------   ----- 
End-of-path arrival time (ps)           20723
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_7/clock_0                                        macrocell41      4384  16879  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
cydff_7/q       macrocell41   1250  18129  1242646  RISE       1
cydff_8/main_0  macrocell42   2594  20723  1242646  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_8/clock_0                                        macrocell42      4384  16879  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_209_0/q
Path End       : Net_209_1/main_1
Capture Clock  : Net_209_1/clock_0
Path slack     : 1242656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   15149
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1261639

Launch Clock Arrival Time                       0
+ Clock path delay                      15149
+ Data path delay                        3834
-------------------------------------   ----- 
End-of-path arrival time (ps)           18983
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_209_0/clock_0                                      macrocell34      2655  15149  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_209_0/q       macrocell34   1250  16399  1242656  RISE       1
Net_209_1/main_1  macrocell33   2584  18983  1242656  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
pay_shift_hi/main_1                                    macrocell2       9145   9145  RISE       1
pay_shift_hi/q                                         macrocell2       3350  12495  RISE       1
Net_209_1/clock_0                                      macrocell33      2655  15149  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_2/q
Path End       : cydff_5/main_8
Capture Clock  : cydff_5/clock_0
Path slack     : 1242685p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   18502
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1264992

Launch Clock Arrival Time                       0
+ Clock path delay                      15846
+ Data path delay                        6462
-------------------------------------   ----- 
End-of-path arrival time (ps)           22307
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_2/clock_0                                      macrocell36      3195  15846  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_280_2/q     macrocell36   1250  17096  1239717  RISE       1
cydff_5/main_8  macrocell39   5212  22307  1242685  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_280_1/q
Path End       : cydff_5/main_9
Capture Clock  : cydff_5/clock_0
Path slack     : 1242894p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   18502
+ Cycle adjust (SHIFT_CLK(routed):R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1264992

Launch Clock Arrival Time                       0
+ Clock path delay                      15846
+ Data path delay                        6253
-------------------------------------   ----- 
End-of-path arrival time (ps)           22099
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_280_1/clock_0                                      macrocell37      3195  15846  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_280_1/q     macrocell37   1250  17096  1240047  RISE       1
cydff_5/main_9  macrocell39   5003  22099  1242894  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_hi/main_1                                    macrocell7       9145   9145  RISE       1
ser_shift_hi/q                                         macrocell7       3350  12495  RISE       1
cydff_5/clock_0                                        macrocell39      6008  18502  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_1/q
Path End       : Net_420_2/main_3
Capture Clock  : Net_420_2/clock_0
Path slack     : 1242924p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_1/q:R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1261481

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18557
-------------------------------------   ----- 
End-of-path arrival time (ps)           18557
 
Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_420_1/q       macrocell46      0  16241     COMP  RISE       1
Net_420_2/main_3  macrocell45   2316  18557  1242924  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_2/clock_0                                      macrocell45      2340  14991  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_420_1/q
Path End       : Net_420_1/main_2
Capture Clock  : Net_420_1/clock_0
Path slack     : 1242924p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14991
+ Cycle adjust (Net_420_1/q:R#1 vs. SHIFT_CLK(routed):R#2)   1250000
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1261481

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18557
-------------------------------------   ----- 
End-of-path arrival time (ps)           18557
 
Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_420_1/q       macrocell46      0  16241     COMP  RISE       1
Net_420_1/main_2  macrocell46   2316  18557  1242924  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0  RISE       1
ser_shift_lo/main_2                                    macrocell8       9301   9301  RISE       1
ser_shift_lo/q                                         macrocell8       3350  12651  RISE       1
Net_420_1/clock_0                                      macrocell46      2340  14991  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_1/q
Path End       : Net_34_3/main_1
Capture Clock  : Net_34_3/clock_0
Path slack     : 12490568p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SLOT_CLK:R#1 vs. SLOT_CLK:R#2)   12500000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   12496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_34_1/q       macrocell25   1250   1250  12490568  RISE       1
Net_34_3/main_1  macrocell23   4672   5922  12490568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_3/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_1/q
Path End       : Net_34_2/main_2
Capture Clock  : Net_34_2/clock_0
Path slack     : 12491961p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SLOT_CLK:R#1 vs. SLOT_CLK:R#2)   12500000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   12496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_34_1/q       macrocell25   1250   1250  12490568  RISE       1
Net_34_2/main_2  macrocell24   3279   4529  12491961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_2/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_2/q
Path End       : Net_34_3/main_0
Capture Clock  : Net_34_3/clock_0
Path slack     : 12492321p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SLOT_CLK:R#1 vs. SLOT_CLK:R#2)   12500000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   12496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_2/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_34_2/q       macrocell24   1250   1250  12492321  RISE       1
Net_34_3/main_0  macrocell23   2919   4169  12492321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_3/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_2/q
Path End       : Net_34_2/main_1
Capture Clock  : Net_34_2/clock_0
Path slack     : 12492326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SLOT_CLK:R#1 vs. SLOT_CLK:R#2)   12500000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   12496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_2/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_34_2/q       macrocell24   1250   1250  12492321  RISE       1
Net_34_2/main_1  macrocell24   2914   4164  12492326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_2/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_3/q
Path End       : Net_34_2/main_0
Capture Clock  : Net_34_2/clock_0
Path slack     : 12492359p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SLOT_CLK:R#1 vs. SLOT_CLK:R#2)   12500000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   12496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_3/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_34_3/q       macrocell23   1250   1250  12492359  RISE       1
Net_34_2/main_0  macrocell24   2881   4131  12492359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_2/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_0/q
Path End       : Net_34_3/main_2
Capture Clock  : Net_34_3/clock_0
Path slack     : 12492362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SLOT_CLK:R#1 vs. SLOT_CLK:R#2)   12500000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   12496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_34_0/q       macrocell26   1250   1250  12492362  RISE       1
Net_34_3/main_2  macrocell23   2878   4128  12492362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_3/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_0/q
Path End       : Net_34_1/main_0
Capture Clock  : Net_34_1/clock_0
Path slack     : 12492362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SLOT_CLK:R#1 vs. SLOT_CLK:R#2)   12500000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   12496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_34_0/q       macrocell26   1250   1250  12492362  RISE       1
Net_34_1/main_0  macrocell25   2878   4128  12492362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_1/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_34_0/q
Path End       : Net_34_2/main_3
Capture Clock  : Net_34_2/clock_0
Path slack     : 12492362p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (SLOT_CLK:R#1 vs. SLOT_CLK:R#2)   12500000
- Setup time                                        -3510
----------------------------------------------   -------- 
End-of-path required time (ps)                   12496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_0/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
Net_34_0/q       macrocell26   1250   1250  12492362  RISE       1
Net_34_2/main_3  macrocell24   2878   4128  12492362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_34_2/clock_0                                           macrocell24         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

