`timescale 1ns/1ps
module test;
  logic clk;
  logic reset;
  logic write_enable;
  logic [4:0] rs1;
  logic [4:0] rs2;
  logic [4:0] rd;
  logic [31:0] write_data;
  logic [31:0] read_data1;
  logic [31:0] read_data2;
  
  reg_file rf(.clk(clk),
              .reset(reset),
              .write_enable(write_enable),
              .rs1(rs1),
              .rs2(rs2),
              .rd(rd),
              .write_data(write_data),
              .read_data1(read_data1),
              .read_data2(read_data2)
  );
  initial begin
    $dumpvars (0);
    reset=0;
    clk = 1;
    rs1=5'd1;
    rs2=5'd1;
    rd=5'd1;
    write_enable = 1;
    write_data=32'd71;
    
    #10
    rs1=5'd2;
    rs2=5'd2;
    rd=5'd2;
    write_enable = 1;
    write_data=32'd12;
    #10
    write_enable=0;
    reset=1;
    #50 $finish;
  end
  
   always #2 clk = ~clk;
endmodule
