/*----------------------------------------------------------------------------*
 * Copyright Statement:                                                       *
 *                                                                            *
 *   This software/firmware and related documentation ("MediaTek Software")   *
 * are protected under international and related jurisdictions'copyright laws *
 * as unpublished works. The information contained herein is confidential and *
 * proprietary to MediaTek Inc. Without the prior written permission of       *
 * MediaTek Inc., any reproduction, modification, use or disclosure of        *
 * MediaTek Software, and information contained herein, in whole or in part,  *
 * shall be strictly prohibited.                                              *
 * MediaTek Inc. Copyright (C) 2010. All rights reserved.                     *
 *                                                                            *
 *   BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND     *
 * AGREES TO THE FOLLOWING:                                                   *
 *                                                                            *
 *   1)Any and all intellectual property rights (including without            *
 * limitation, patent, copyright, and trade secrets) in and to this           *
 * Software/firmware and related documentation ("MediaTek Software") shall    *
 * remain the exclusive property of MediaTek Inc. Any and all intellectual    *
 * property rights (including without limitation, patent, copyright, and      *
 * trade secrets) in and to any modifications and derivatives to MediaTek     *
 * Software, whoever made, shall also remain the exclusive property of        *
 * MediaTek Inc.  Nothing herein shall be construed as any transfer of any    *
 * title to any intellectual property right in MediaTek Software to Receiver. *
 *                                                                            *
 *   2)This MediaTek Software Receiver received from MediaTek Inc. and/or its *
 * representatives is provided to Receiver on an "AS IS" basis only.          *
 * MediaTek Inc. expressly disclaims all warranties, expressed or implied,    *
 * including but not limited to any implied warranties of merchantability,    *
 * non-infringement and fitness for a particular purpose and any warranties   *
 * arising out of course of performance, course of dealing or usage of trade. *
 * MediaTek Inc. does not provide any warranty whatsoever with respect to the *
 * software of any third party which may be used by, incorporated in, or      *
 * supplied with the MediaTek Software, and Receiver agrees to look only to   *
 * such third parties for any warranty claim relating thereto.  Receiver      *
 * expressly acknowledges that it is Receiver's sole responsibility to obtain *
 * from any third party all proper licenses contained in or delivered with    *
 * MediaTek Software.  MediaTek is not responsible for any MediaTek Software  *
 * releases made to Receiver's specifications or to conform to a particular   *
 * standard or open forum.                                                    *
 *                                                                            *
 *   3)Receiver further acknowledge that Receiver may, either presently       *
 * and/or in the future, instruct MediaTek Inc. to assist it in the           *
 * development and the implementation, in accordance with Receiver's designs, *
 * of certain softwares relating to Receiver's product(s) (the "Services").   *
 * Except as may be otherwise agreed to in writing, no warranties of any      *
 * kind, whether express or implied, are given by MediaTek Inc. with respect  *
 * to the Services provided, and the Services are provided on an "AS IS"      *
 * basis. Receiver further acknowledges that the Services may contain errors  *
 * that testing is important and it is solely responsible for fully testing   *
 * the Services and/or derivatives thereof before they are used, sublicensed  *
 * or distributed. Should there be any third party action brought against     *
 * MediaTek Inc. arising out of or relating to the Services, Receiver agree   *
 * to fully indemnify and hold MediaTek Inc. harmless.  If the parties        *
 * mutually agree to enter into or continue a business relationship or other  *
 * arrangement, the terms and conditions set forth herein shall remain        *
 * effective and, unless explicitly stated otherwise, shall prevail in the    *
 * event of a conflict in the terms in any agreements entered into between    *
 * the parties.                                                               *
 *                                                                            *
 *   4)Receiver's sole and exclusive remedy and MediaTek Inc.'s entire and    *
 * cumulative liability with respect to MediaTek Software released hereunder  *
 * will be, at MediaTek Inc.'s sole discretion, to replace or revise the      *
 * MediaTek Software at issue.                                                *
 *                                                                            *
 *   5)The transaction contemplated hereunder shall be construed in           *
 * accordance with the laws of Singapore, excluding its conflict of laws      *
 * principles.  Any disputes, controversies or claims arising thereof and     *
 * related thereto shall be settled via arbitration in Singapore, under the   *
 * then current rules of the International Chamber of Commerce (ICC).  The    *
 * arbitration shall be conducted in English. The awards of the arbitration   *
 * shall be final and binding upon both parties and shall be entered and      *
 * enforceable in any court of competent jurisdiction.                        *
 *---------------------------------------------------------------------------*/
/************************************************************************* 
* 
* Filename: 
* --------- 
* 
* Description: 
* ------------ 
*    
* Author: 
* ------- 
*    JaShun Wan
* 
*************************************************************************/

#include "pi_dtmb_if.h"
#include "PD_Def_dbg.h"  // Note that fcADD_DIAG_INFO defined in PD_Def_dbg.h, This file should be placed in the first position.
#include "pi_def_dtmb.h"
#include "TDIS.h"
#include "pi_demod.h"
#include "pd_tuner_type.h"
#include "drvcust_if.h"
#include "x_gpio.h"
#include "dtmb_com_defs.h"

#include "fe_tuner_common_if.h"
#include "eeprom_if.h"
#include "pd_dtmb_if.h"
#include "x_stl_lib.h"

//#include "pd_tuner_type.h"
#include "tuner_interface_if.h"
#include "ctrl_bus.h"

#include "x_chip_id.h"


//-----------------------------------------------------------------------------
// Constant definitions
//-----------------------------------------------------------------------------

#define DTMB_MON_POLL_INTRVL             10  // 100ms
#define DTMB_LOCK_TIME_OUT              3500  // 3500ms
#define DTMB_LOCK_TIME_OUT_CNT         (DTMB_LOCK_TIME_OUT/DTMB_MON_POLL_INTRVL)
#if  fcTUNER_TYPE == cALPS_TDAG4B03A
#define DTMB_TUNER_CONN_TIME_THREHOLD   750                          //add 700ms , TDAG4B03A AGC speed too slow
#else
#define DTMB_TUNER_CONN_TIME_THREHOLD   140
#endif
#define DTMB_DEMOD_CONN_TIME_THREHOLD   300


DEMOD_CTX_T*    psDtmbDemodCtx;

DTMB_PD_CTX_T *pDTMBPdCtx;

static TUNER_DEVICE_CTX_T*    pDvbtTunerDeviceCtx = NULL;

static x_break_fct      MTDTMBisBreak;

// for Qtest
static U16  u2ToolxInfoUpdateRate = 1000;
//static U8   ucToolxInfoUpdateLvl  = 1;
//static U8   fgToolxInfoUpdate = FALSE;

static U8   fgPec = FALSE;
static U8   fgPec_dtd_y = FALSE;
static U16  u2AccEsr = 0;
static U32  u4AccTotPkt = 0;
static U32  u4AccErrPkt = 0;
static U32  u4AccPer = 0;
static U16  u2KeepRefreshTime = 0;

//#if (fcTUNER_TYPE == cDTMB_TUNER_ALL)
static UINT8 ucTunerType;
//#endif

// t_escape_mon_suspend move to pdCtx
//static MUTEX_T  t_escape_mon_suspend;
static BOOL     fgMonitorThreadRunning;
static THREAD_T t_monitor_thread;
//static BOOL     fgIsDisconnected = TRUE;
static BOOL     fgBreakMonitor = TRUE;
static BOOL     fg1stMonitorRun = FALSE;
#ifdef EU_AUTO_ATP
 UINT8 gATP_TEST_ITEM_BIT = 0 ;
 UINT8 gATPFailBitMsk =0;
#endif

static void PD_DTMB_Register_LTDIS_Fct(PTD_CTX ptTDCtx);

//extern TUNER_COMMONAPI_FCT_TBL_T *pTuner_CommonAPI_Fct;
/*
#if (fcTUNER_TYPE != cDTMB_TUNER_ALL)
extern void Tuner_CommonAPI_Register_Fct(TUNER_COMMONAPI_FCT_TBL_T *pcom_Fct);
#else
extern void Tuner_CommonAPI_Register_Fct(TUNER_COMMONAPI_FCT_TBL_T *pcom_Fct, U8 tunerType);
#endif
*/
#define  DTMB_SYNC_PER_THRESHOLD  99000

/***********************************************************************/
#ifdef fcADD_DIAG_INFO
INT32 DTMB_TunerSetDiagCmd(PTD_SPECIFIC_CTX ptTDSpecificCtx,
                        DRV_CUSTOM_TUNER_SET_TYPE_T     e_tuner_set_type,
                        VOID*                           pv_set_info,
                        SIZE_T                          z_size)
{
    INT32   retSts = RMR_OK;

    mcSHOW_DBG_MSG4(("DTMB_TunerDisc pDTMBPdCtx->hHalLock\n")); 
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerDisc pDTMBPdCtx->hHalLock\n"));

    switch(e_tuner_set_type)
    {
        case DRV_CUSTOM_TUNER_SET_TYPE_DIAG_OPEN:
            // Do initialization here
            break;

        case DRV_CUSTOM_TUNER_SET_TYPE_DIAG_CLOSE:
            // Do cleanup here
            break;

        default:
            retSts = RMR_INV_SET;
            break;
    }

    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerDisc unlock pDTMBPdCtx->hHalLock\n"));
    return retSts;
}

#define DRV_CUSTOM_TUNER_DIAG_ITEMS         16

INT32 DTMB_TunerGetDiagInfo(PTD_SPECIFIC_CTX ptTDSpecificCtx,
                        DRV_CUSTOM_TUNER_GET_TYPE_T     e_tuner_get_type,
                        VOID*                           pv_get_info,
                        SIZE_T*                         pz_size)
{
/*  TUNER_TYPE_DIAG_CONTENT_T *pDiagContent = (TUNER_TYPE_DIAG_CONTENT_T*) pv_get_info;
    INT32   retSts = RMR_OK;

    CHAR szFft[8], szQam[8], szCr[8], szGi[8], szHier[8], szAlpha[8], szTmp[8];   
    U8   u1Data[8];  
    //U8   aucData[9];
    U16 u2InrThOnCnt, u2InrTimeOutCnt;
    //S16 s2WndDrift;


    mcSHOW_DBG_MSG4(("DTMB_TunerDisc pDTMBPdCtx->hHalLock\n")); 
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerDisc pDTMBPdCtx->hHalLock\n"));

    switch (e_tuner_get_type)
    {
        case DRV_CUSTOM_TUNER_GET_TYPE_DIAG_CONTROL:
            if ((*pz_size) < sizeof(TUNER_TYPE_DIAG_CONTROL_T))
            {
                *pz_size = sizeof(TUNER_TYPE_DIAG_CONTROL_T);
                retSts = RMR_DRV_NOT_ENOUGH_SPACE;
                break;
            }
            
            // ToDo - Modify the Polling period for your needed.
            ((TUNER_TYPE_DIAG_CONTROL_T *) pv_get_info)->u2PollPeriodMs = 1000;
            
            // ToDo - Modify the count of DRV_CUSTOM_TUNER_DIAG_ITEMS that to be displayed
            ((TUNER_TYPE_DIAG_CONTROL_T *) pv_get_info)->ucCntOfDiagStruc = DRV_CUSTOM_TUNER_DIAG_ITEMS;
            break;

        case DRV_CUSTOM_TUNER_GET_TYPE_DIAG_CONTENT:
            if ((*pz_size) < DRV_CUSTOM_TUNER_DIAG_ITEMS * sizeof(TUNER_TYPE_DIAG_CONTENT_T))
            {
                *pz_size = DRV_CUSTOM_TUNER_DIAG_ITEMS * sizeof(TUNER_TYPE_DIAG_CONTENT_T);
                retSts = RMR_DRV_NOT_ENOUGH_SPACE;
                break;
            }

            // To add new items, please remember to modify DRV_CUSTOM_TUNER_DIAG_ITEMS
            // Note that both cDisplayName and cDisplayValue can NOT exceed 15 bytes

            // Justin, move to update update Demod context to thread
            //DTMB_GetInfo(psDtmbDemodCtx);
            //vDTMBGetStatus(psDtmbDemodCtx);
            
            // driver version
            sprintf(pDiagContent->cDisplayName, "%s", "Version");
            sprintf(pDiagContent->cDisplayValue, "%s", DTMB_GetSwVer());
            pDiagContent++;

            // BW
            sprintf(pDiagContent->cDisplayName, "%s", "BW");
            switch (DTMB_GetBW(psDtmbDemodCtx))
            {
                case 0:  sprintf(szTmp, "6M"); break;
                case 1:  sprintf(szTmp, "7M"); break;
                case 2:  sprintf(szTmp, "8M"); break;
                case 3:  sprintf(szTmp, "5M"); break;
                default: sprintf(szTmp, "??"); break;
            }
            sprintf(pDiagContent->cDisplayValue, "%s", szTmp);
            pDiagContent++;

            // DVB-T mode 
            sprintf(pDiagContent->cDisplayName, "%s", "DVB-T mode");
            switch (DTMB_GetFftMode(psDtmbDemodCtx))
            {
                case 0:  sprintf(szFft, "2k"); break;
                case 1:  sprintf(szFft, "8k"); break;
                case 2:  sprintf(szFft, "4k"); break;
                default: sprintf(szFft, "??"); break;
            }
            switch (DTMB_GetConst(psDtmbDemodCtx))
            {
                case 0:  sprintf(szQam, "QPSK"); break;
                case 1:  sprintf(szQam, "16Q" ); break;
                case 2:  sprintf(szQam, "64Q" ); break;
                default: sprintf(szQam, "??"  ); break;
            }            
            switch (DTMB_GetCR(psDtmbDemodCtx))
            {
                case 0:  sprintf(szCr, "1/2"); break;
                case 1:  sprintf(szCr, "2/3"); break;
                case 2:  sprintf(szCr, "3/4"); break;
                case 3:  sprintf(szCr, "5/6"); break;
                case 4:  sprintf(szCr, "7/8"); break;
                default: sprintf(szCr, "??" ); break;
            }
            switch (DTMB_GetGI(psDtmbDemodCtx))
            {
                case 0:  sprintf(szGi, "1/32"); break;
                case 1:  sprintf(szGi, "1/16"); break;
                case 2:  sprintf(szGi, "1/8" ); break;
                case 3:  sprintf(szGi, "1/4" ); break;
                default: sprintf(szGi, "??"  ); break;
            }            
            sprintf(pDiagContent->cDisplayValue, "%s,%s,%s,%s", szFft, szQam, szCr, szGi);
            pDiagContent++;

            // SNR 
            sprintf(pDiagContent->cDisplayName, "%s", "SNR");
            sprintf(pDiagContent->cDisplayValue, "%d dB", (DTMB_GetSignalSNR(psDtmbDemodCtx)>>3) );
            pDiagContent++;
            
            // PostVBER
            sprintf(pDiagContent->cDisplayName, "%s", "BER");
            sprintf(pDiagContent->cDisplayValue, "%d x10^-5", DTMB_GetPostVBer(psDtmbDemodCtx) );
            pDiagContent++;

            // TS PER
            sprintf(pDiagContent->cDisplayName, "%s", "PER");
            sprintf(pDiagContent->cDisplayValue, "%d x10^-5", DTMB_GetPER(psDtmbDemodCtx) );
            pDiagContent++;

            // TPS/TS lock status
            sprintf(pDiagContent->cDisplayName, "%s", "TPS / TS");
            sprintf(pDiagContent->cDisplayValue, "%d / %d", DTMB_GetTpsLock(psDtmbDemodCtx), DTMB_GetTsLock(psDtmbDemodCtx) );
            pDiagContent++;

            // Hierarchy
            sprintf(pDiagContent->cDisplayName, "%s", "Hierarchy");
            switch (DTMB_GetHier(psDtmbDemodCtx))
            {
                case 0:  sprintf(szAlpha, "");      break;
                case 1:  sprintf(szAlpha, ", a=1"); break;
                case 2:  sprintf(szAlpha, ", a=2"); break;
                case 3:  sprintf(szAlpha, ", a=4"); break;
                default: sprintf(szAlpha, "??"  ); break;
            }
            if (DTMB_GetHier(psDtmbDemodCtx) == 0)
            {
                sprintf(szHier,  "non-Hier");
            }
            else
            {
                if (DTMB_GetHpLp(psDtmbDemodCtx))
                    sprintf(szHier,  "LP");
                else
                    sprintf(szHier,  "HP");
            }
            sprintf(pDiagContent->cDisplayValue, "%s%s", szHier, szAlpha);
            pDiagContent++;

            // IF AGC
            sprintf(pDiagContent->cDisplayName, "%s", "IF AGC");
            sprintf(pDiagContent->cDisplayValue, "%d mV", ((DTMB_GetIfAgc(psDtmbDemodCtx)*3300>>8) + 1650) );
            pDiagContent++;
            
            // Freq offset
            sprintf(pDiagContent->cDisplayName, "%s", "Freq Offset");
            sprintf(pDiagContent->cDisplayValue, "%d kHz", DTMB_GetFreqOffset_kHz(psDtmbDemodCtx)>>8);
            pDiagContent++;

            // Time offset
            sprintf(pDiagContent->cDisplayName, "%s", "Time Offset");
            sprintf(pDiagContent->cDisplayValue, "%d ppm", DTMB_GetTimingOffset(psDtmbDemodCtx)/1000);
            pDiagContent++;

            // AR
            sprintf(pDiagContent->cDisplayName, "%s", "AR");
            DTMB_GetReg(psDtmbDemodCtx, 0x176, u1Data, 1);
            if (u1Data[0] == 0)
                sprintf(pDiagContent->cDisplayValue, "Off");
            else
                sprintf(pDiagContent->cDisplayValue, "On");
            pDiagContent++;
            
            //CCI
            sprintf(pDiagContent->cDisplayName, "%s", "CCI Cnt");
            DTMB_GetReg(psDtmbDemodCtx, 0x1EC, u1Data, 1);
            sprintf(pDiagContent->cDisplayValue, "%d", u1Data[0]);
            pDiagContent++;

            //INR: threshold on
            sprintf(pDiagContent->cDisplayName, "%s", "INR(Thrld On)");
            DTMB_GetReg(psDtmbDemodCtx, 0x1ED, u1Data, 3);
            u2InrThOnCnt = mcUNSIGN_2BYTE(u1Data[2], u1Data[0], 4, 8);
            u2InrTimeOutCnt = mcUNSIGN_2BYTE(u1Data[2]>>4, u1Data[1], 4, 8);
            sprintf(pDiagContent->cDisplayValue, "%d", u2InrThOnCnt);
            pDiagContent++;

            //INR: time out
            sprintf(pDiagContent->cDisplayName, "%s", "INR(Time Out)");
            sprintf(pDiagContent->cDisplayValue, "%d", u2InrTimeOutCnt);
            pDiagContent++;

            // FDBW
            sprintf(pDiagContent->cDisplayName, "%s", "FDBW");
            DTMB_GetReg(psDtmbDemodCtx, 0x151, u1Data, 1);
            switch ( mcGET_FIELD(u1Data[0], 0x60, 5) )
            {
            case 0: u1Data[0] = 32; break;
            case 1: u1Data[0] = 16; break;
            case 2: u1Data[0] = 8 ; break;
            case 3: u1Data[0] = 4 ; break;
            default:u1Data[0] = 0 ; break;
            }
            sprintf(pDiagContent->cDisplayValue, "1/%d", u1Data[0]);
            pDiagContent++;

            break; /// End of case DRV_CUSTOM_TUNER_GET_TYPE_DIAG_CONTENT
        default:
            retSts = RMR_DRV_NO_GET_INFO;
            break;
    }

    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerDisc unlock pDTMBPdCtx->hHalLock\n"));
    
    return retSts;
*/  return 0;
}
#endif

STATIC INT8 Tuner_Connect(U32 Freq, U8 sawbw, U8 AutoSearch)
{
    PARAM_SETFREQ_T SetFreqPara;
    INT8 fgRet = 0;

    ITuner_OP(ITunerGetCtx(), itSetSawBw, sawbw, NULL);
   
    SetFreqPara.Freq = Freq;
    SetFreqPara.Modulation = MOD_DTMB;
    SetFreqPara.fgAutoSearch = AutoSearch;   
    if((ITuner_SetFreq(ITunerGetCtx(), &SetFreqPara)) != 0) {
        mcSHOW_USER_MSG(("Failed on Tuner_SetFreq(%d)", Freq));
        fgRet = 1;
    }

    return fgRet;
}


static void MonitorProcess(VOID *pvArg)
{
    U32    loop = 0;
   // U8     aucData[cMAX_READ_NUM + 1];

    //U32    u4AccPer;
    //U8     ucAcqCnt = 0xFF, ucRstCnt = 0xFF;

    mcSHOW_DBG_MSG(("MonitorProcess start\n"));
    while (fgMonitorThreadRunning)
    {
        if (fgBreakMonitor){
            // After mcMUTEX_LOCK(pDTMBPdCtx->t_escape_mon_suspend), monitor thread will be suspended until
            // TunerAcq or TunerClose invoked.
            mcSHOW_DBG_MSG(("Entering DTMB mon_suspend\n"));
            mcMUTEX_LOCK(pDTMBPdCtx->t_escape_mon_suspend);
            mcSHOW_DBG_MSG(("Escape DTMB mon_suspend\n"));
        }
        else{
            // mutex lock
            mcSHOW_DBG_MSG4(("MonitorProcess pDTMBPdCtx->hHalLock\n"));
            mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
            mcSHOW_DBG_MSG4(("escape MonitorProcess pDTMBPdCtx->hHalLock\n"));

            mcSHOW_DBG_MSG4(("Invoke DTMB_Monitor\n"));
            // *****DTMB Info Update ***** //
            DTMB_UpdateInfo(psDtmbDemodCtx);
            fg1stMonitorRun = TRUE;  // Ken, 090202, check Monitor Process actually execute, for best mux



            // ***** Qtest Info Update ***** //
            if ((fgPec)||(fgPec_dtd_y))
            {
                u4AccTotPkt += psDtmbDemodCtx->u2TsifTotalPkt;
                u4AccErrPkt += psDtmbDemodCtx->u2TsifErrorPkt;
				
                if ((psDtmbDemodCtx->u2TsifTotalPkt==0) || (psDtmbDemodCtx->u2TsifErrorPkt!=0))
                    u2AccEsr++;

                if (u4AccTotPkt == 0)
                    u4AccPer = 200000;
                else
                {
                    if (u4AccErrPkt < 42950) // (0xFFFFFFFF/100000)
                        u4AccPer = (u4AccErrPkt*100000/u4AccTotPkt);
                    else if (u4AccErrPkt < 429490)
                        u4AccPer = (u4AccErrPkt*10000/u4AccTotPkt)*10;
                    else if (u4AccErrPkt < 4294900)
                        u4AccPer = (u4AccErrPkt*1000/u4AccTotPkt)*100;
                    else if (u4AccErrPkt < 42949000)
                        u4AccPer = (u4AccErrPkt*100/u4AccTotPkt)*1000;
                    else
                        u4AccPer = (u4AccErrPkt*10/u4AccTotPkt)*10000;
                }

                                
#ifndef __MODEL_slt__
                // print info to Toolx
//              mcPRINTF("start.pec");

                if(fgPec) 
                {
                	#ifndef  DTMB_todo	
                    mcPRINTF("start.log");

                    mcPRINTF("%02d%01d",  LOG_TAG_GI,   psDtmbDemodCtx->u1GI);
                    mcPRINTF("%02d%01d",  LOG_TAG_CR,   psDtmbDemodCtx->u1CR);
                    mcPRINTF("%02d%02d",  LOG_TAG_SNR,  DTMB_GetSignalSNR(psDtmbDemodCtx)/10);
    
                    mcPRINTF("%02d%06d",  LOG_TAG_PEC_PER,     u4AccPer);
                    mcPRINTF("%02d%05d",  LOG_TAG_PEC_ESR,     u2AccEsr);
                    mcPRINTF("%02d%010d", LOG_TAG_PEC_PKT_TOT, u4AccTotPkt);
                    mcPRINTF("%02d%010d", LOG_TAG_PEC_PKT_ERR, u4AccErrPkt);

    //              mcPRINTF("stop.pec\r\n");
                    mcPRINTF("stop.log\r\n");
					#endif
                 }
                else
                {
                    psDtmbDemodCtx->u2PecRefreshTime = psDtmbDemodCtx->u2PecRefreshTime - 1; 
                    psDtmbDemodCtx->u4PecObserveTime = psDtmbDemodCtx->u4PecObserveTime - 1;
                    
                    if(psDtmbDemodCtx->u2PecRefreshTime == 0)
                    {
                        psDtmbDemodCtx->u2PecRefreshTime = u2KeepRefreshTime;
                        mcSHOW_USER_MSG(("************************\n"));
                        //mcSHOW_USER_MSG(("SNR = %03d/10\n",  DTMB_GetSignalSNR(psDtmbDemodCtx)));
                        mcSHOW_USER_MSG(("Total_Pkt = %010d\n",  u4AccTotPkt));
                        mcSHOW_USER_MSG(("Error_Pkt = %010d\n",  u4AccErrPkt));                    
                        mcSHOW_USER_MSG(("PER = %06d\n", u4AccPer));                
                       // mcSHOW_USER_MSG(("PEC_Sec = %05d\n",  psDtmbDemodCtx->u4PecObserveTime));
                        mcSHOW_USER_MSG(("************************\n"));
                    }

                    if(psDtmbDemodCtx->u4PecObserveTime == 0)
                    {
                        fgPec_dtd_y = FALSE;
						mcSHOW_USER_MSG(("Observe PER end\n"));
                    }

                }

#else
                mcSHOW_USER_MSG(("\n************************\n"));
                mcSHOW_USER_MSG(("SNR = %d/10\n",  DTMB_GetSignalSNR(psDtmbDemodCtx)));
                mcSHOW_USER_MSG(("Total_Pkt = %010d\n",  u4AccTotPkt));
                mcSHOW_USER_MSG(("Error_Pkt = %010d\n",  u4AccErrPkt));
				#ifndef  DTMB_todo   
                mcSHOW_USER_MSG(("Reset_Cnt = %03d\n",  ucRstCnt));
				#else
				mcSHOW_USER_MSG(("Reacq_Cnt = %03d\n",  psDtmbDemodCtx->u1ReacqCnt));
				#endif
                mcSHOW_USER_MSG(("Acc_Per = %06d", u4AccPer));
                mcSHOW_USER_MSG(("\n************************\n"));
#endif
            }


            // mutex unlock
            //mcSHOW_DBG_MSG4(("MonitorProcess unlock pDTMBPdCtx->hHalLock\n"));
            mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
            mcSHOW_DBG_MSG4(("escape  MonitorProcess unlock pDTMBPdCtx->hHalLock\n"));

            // Sleep 
            mcDELAY_MS(u2ToolxInfoUpdateRate); 
            loop ++;
        }
    }
    
    t_monitor_thread =(THREAD_T)NULL;
    mcSHOW_DBG_MSG(("MonitorProcess exit!\n"));
    mcTHREAD_DESTROY();
}

static S32 PD_StartMonitorEngine(void)
{
    // x_thread_create(HANDLE_T *ph_th_hdl, CHAR *ps_name, SIZE_T z_stack_size,
    //                 UINT8 ui1_pri, x_os_thread_main_fct pf_main_rtn,
    //                  SIZE_T z_arg_size, VOID *pv_arg);
    // Important: x_thread_create will copy pv_arg to its memory while not 
    // directly use pv_arg. Therefore, if we want thread to share the same 
    // context as caller, we need set pv_arg as "pointer of context".
    fgMonitorThreadRunning = TRUE;
    if (mcTHREAD_CREATE(&t_monitor_thread,
            "DTMB_MonThread",
            cTHREAD_STACK_SIZE, cTHREAD_PRIORITY,
            MonitorProcess, sizeof(void*), NULL) != OSR_OK)
    {
        mcSHOW_DRVERR_MSG(("PD_StartMonitorEngine (mcTHREAD_CREATE): DRVAPI_TUNER_ERROR!\n"));
        return (DRVAPI_TUNER_ERROR);
    }
    mcSHOW_DBG_MSG(("PD_StartMonitorEngine success\n"));
    return (DRVAPI_TUNER_OK);
}

static S32 PD_StopMonitorEngine(void)
{
//    fgMonitorThreadRunning = FALSE;  //must set to FALSE before unlock sema t_escape_mon_suspend
    while (t_monitor_thread){
        mcDELAY_MS(10); // in ms
    }
    mcSHOW_DBG_MSG(("DTMB PD_StopMonitorEngine success\n"));
    return (DRVAPI_TUNER_OK);
}
static void setTunerTypeToEeprom(UINT8 u1TunerType){
    UINT8 u1Val1 = 0;
    UINT8 u1Val2 = 0;
    UINT8 u1Val3 = 0;
    UINT32 u4Ofst0,u4Ofst1,u4Ofst2;

    u4Ofst0 = DRVCUST_OptGet(eTunerTypeOfst0);  //read TUNER EEPROM drvcust offset address
    u4Ofst1 = DRVCUST_OptGet(eTunerTypeOfst1);
    u4Ofst2 = DRVCUST_OptGet(eTunerTypeOfst2);

    VERIFY(0 == EEPROM_Read((UINT64)u4Ofst0, (UINT32)(void *)&u1Val1, 1));
    VERIFY(0 == EEPROM_Read((UINT64)u4Ofst1, (UINT32)(void *)&u1Val2, 1));
    VERIFY(0 == EEPROM_Read((UINT64)u4Ofst2, (UINT32)(void *)&u1Val3, 1));
    mcSHOW_USER_MSG(("read TunerType from EEPROM, addr0x%x=0x%x, addr0x%x=0x%x, addr0x%x=0x%x\r\n",u4Ofst0,u1Val1,u4Ofst1,u1Val2,u4Ofst2,u1Val3));

    VERIFY(0 == EEPROM_Write((UINT64)u4Ofst0, (UINT32) &u1TunerType, 1));
    VERIFY(0 == EEPROM_Read((UINT64)u4Ofst0, (UINT32)(void *)&u1Val1, 1));

    VERIFY(0 == EEPROM_Write((UINT64)u4Ofst1, (UINT32) &u1TunerType, 1));
    VERIFY(0 == EEPROM_Read((UINT64)u4Ofst1, (UINT32)(void *)&u1Val2, 1));

    VERIFY(0 == EEPROM_Write((UINT64)u4Ofst2, (UINT32) &u1TunerType, 1));
    VERIFY(0 == EEPROM_Read((UINT64)u4Ofst2, (UINT32)(void *)&u1Val3, 1));
    mcSHOW_USER_MSG(("Modify TunerType in EEPROM, addr0x%x=0x%x, addr0x%x=0x%x, addr0x%x=0x%x\r\n",u4Ofst0,u1Val1,u4Ofst1,u1Val2,u4Ofst2,u1Val3));

    //VERIFY(0 == EEPROM_Write((UINT64)0x145, (UINT32)(void *)&u1Val, 1));
    //VERIFY(0 == EEPROM_Write((UINT64)0x4de, (UINT32)(void *)&u1Val, 1));
    //VERIFY(0 == EEPROM_Write((UINT64)0x7f6, (UINT32)(void *)&u1Val, 1));
}
//------------------------------------------------------------------------- 
/*
 *  checkValidTunerType
 *  check whether tuner Type is valid
 *  @param  u1TestTunerType   TunerType for test
 *  @retval TRUE    valid tuner type   
 *  @retval FALSE    invalid tuner type
 */
//-------------------------------------------------------------------------
#ifndef I2C_TUNER_ALL
static BOOL checkValidTunerType(UINT8 u1TestTunerType){
//todo: need refine the list
    if( (u1TestTunerType > cDVBT_TUNER_TYPE_START) && (u1TestTunerType <= cITUNER_TYPE_END) ){
        return TRUE;
    }
    else{
        return FALSE;
    }
}
#endif


//------------------------------------------------------------------------- 
/*
 *  checkTunerTypeFromEeprom
 *  1. Use current 5133_All_P_analog configuration
 *  2. tuner id exist in three additional EEPROM address for check
 *    0x145
 *    0x4DE
 *    0x7F6
 *  3. Judgement:
 *  Tuner ID invalid, ex. 0xff -> Use the default Tuner, 
 *  3 address are with the same valid Tuner ID -> Trust the tuner ID
 *  2 address are with the same valid Tuner ID -> Trust the tuner ID
 *  All address are with different Tuner ID -> Use the default Tuner
 *  @param  void
 *  @retval tunerid    return tuner id depend on the matched judgement rule
 */
//-------------------------------------------------------------------------
static UINT8 checkTunerTypeFromEeprom(void)
{
#ifdef I2C_TUNER_ALL

    UINT8 *pucBuffer =0;
    UINT16 ucByteCount =1;

    if(ICtrlBus_I2cTunerRead(270, 0xc0, pucBuffer, ucByteCount) == 0)
    {
        mcSHOW_USER_MSG(("--tuner I2C Addr = C0->Open tuner DT70WI------------\n"));
        return 0x62;
    }
    else if(ICtrlBus_I2cTunerRead(270, 0xc2, pucBuffer, ucByteCount) == 0)
    {
        mcSHOW_USER_MSG(("--tuner I2C Addr = C2->Open tuner ENV57S------------\n"));
        return 0x5d;
    }
    else
    {
        mcSHOW_USER_MSG(("--defaut I2C Addr = C2->Open tuner ENV57S------------\n"));
        return 0x5d;
    }
#else

    UINT8 u1Val1 = 0;
    UINT8 u1Val2 = 0;
    UINT8 u1Val3 = 0;
    UINT8 u1DeftType;
    UINT32 u4Ofst0,u4Ofst1,u4Ofst2,u4Default;

    u4Ofst0 = DRVCUST_OptGet(eTunerTypeOfst0);
    u4Ofst1 = DRVCUST_OptGet(eTunerTypeOfst1);
    u4Ofst2 = DRVCUST_OptGet(eTunerTypeOfst2);
    u4Default = DRVCUST_OptGet(eTunerTypeDefault);
    mcSHOW_USER_MSG(("ofst0=0x%x, ofst1=0x%x, ofst2=0x%x, def=0x%x\r\n",u4Ofst0, u4Ofst1, u4Ofst2, u4Default));

    VERIFY(0 == EEPROM_Read((UINT64)u4Ofst0, (UINT32)(void *)&u1Val1, 1));
    VERIFY(0 == EEPROM_Read((UINT64)u4Ofst1, (UINT32)(void *)&u1Val2, 1));
    VERIFY(0 == EEPROM_Read((UINT64)u4Ofst2, (UINT32)(void *)&u1Val3, 1));
    mcSHOW_USER_MSG(("read TunerType from EEPROM, addr0x%x=0x%x, addr0x%x=0x%x, addr0x%x=0x%x\r\n",u4Ofst0,u1Val1,u4Ofst1,u1Val2,u4Ofst2,u1Val3));

    // Ken, 081111
    if((u4Default < cDVBT_TUNER_TYPE_START) || (u4Default > cDVBT_VALID_TYPE_END))
        u1DeftType = cPANASONIC_ENV57S; //liuqu,20090716
    else
        u1DeftType = (U8) u4Default;
#if 0
    if(u4Default ==0 ){ //u4Default value is get from drv_cust setting. drv_cust no need to know exactly tunerType value
        u1DeftType = cPANASONIC_ENG37E; 
    }
    else{ //drv_cust can change EFAULT_TUNER_TYPE_DEFAULT from 0 to other value, here can mapping default tunertype to others
        u1DeftType = cSAMSUNG_DTOS40A;
    }
#endif

    /*if two of tuner types in eeprom are the same and are valid tuner type, then trust this vaule, other condition return default type*/
    if ((checkValidTunerType(u1Val1) == TRUE) && (u1Val1==u1Val2) ){
        return u1Val1;
    }
    else if((checkValidTunerType(u1Val1) == TRUE) && (u1Val1==u1Val3)){
        return u1Val1;
    }
    else if((checkValidTunerType(u1Val2) == TRUE) && (u1Val2==u1Val3)){
        return u1Val2;
    }
    else{
        setTunerTypeToEeprom(u1DeftType);   // Ken, recommend from CS/Terrence
        //return default tuner type
        return u1DeftType;
    }
#endif
}
//this API leverage from 5112, it export to analog pd code to get tuner id from EEPROM
//Jackson todo: arch. need refine
//UINT8 u1GetTunerType(DEMOD_CTX_T *psDemodCtx, UINT8 u1TunerType, BOOL fgAnaTunerType)
UINT8 u1DTMBGetTunerType(VOID)
{
    //return checkTunerTypeFromEeprom();
    mcSHOW_DBG_MSG(("TunerType(0x%x) from digital PD\r\n", ucTunerType));
    return (ucTunerType);
}

/***********************************************************************/
char *DTMB_TunerGetVer(PTD_SPECIFIC_CTX ptTDSpecificCtx)
{
    CHAR    *szRetValue;

    mcSHOW_DBG_MSG4(("DTMB_TunerGetVer pDTMBPdCtx->hHalLock\n"));
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerGetVer pDTMBPdCtx->hHalLock\n"));

	szRetValue = DTMB_GetVer(psDtmbDemodCtx);

	mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
	mcSHOW_DBG_MSG4(("DTMB_TunerGetVer unlock pDTMBPdCtx->hHalLock\n"));

    return (szRetValue);    
}

/***********************************************************************/
void DTMB_TunerSetRegSetting(PTD_SPECIFIC_CTX ptTDSpecificCtx, UCHAR ucRegSet, 
                            UCHAR ucRegAddr, UCHAR ucRegValue)
{
    mcSHOW_DBG_MSG4(("DTMB_TunerSetRegSetting pDTMBPdCtx->hHalLock\n"));
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerSetRegSetting pDTMBPdCtx->hHalLock\n"));

    
    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerSetRegSetting unlock pDTMBPdCtx->hHalLock\n"));

}

void DTMB_TunerShowRegSetting(PTD_SPECIFIC_CTX ptTDSpecificCtx)
{
    mcSHOW_DBG_MSG4(("DTMB_TunerShowRegSetting pDTMBPdCtx->hHalLock\n"));
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerShowRegSetting pDTMBPdCtx->hHalLock\n"));

    
    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerShowRegSetting unlock pDTMBPdCtx->hHalLock\n"));

    
}

void DTMB_TunerTestI2C(PTD_SPECIFIC_CTX ptTDSpecificCtx)
{
    mcSHOW_DBG_MSG4(("DTMB_TunerTestI2C pDTMBPdCtx->hHalLock\n"));
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerTestI2C pDTMBPdCtx->hHalLock\n"));
    
    
    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerTestI2C unlock pDTMBPdCtx->hHalLock\n"));    
}

/**********************************************************************/

/**********************************************************************/
S32 DTMB_TunerNimTest(PTD_SPECIFIC_CTX ptTDSpecificCtx)
{
    S32 i4Ret = 0;
    mcSHOW_DBG_MSG4(("DTMB_TunerNimTest pDTMBPdCtx->hHalLock\n"));    
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerNimTest pDTMBPdCtx->hHalLock\n"));    

    //add your implementation here
    #ifdef CC_CAB_DEMOD_TUNER_BYPASS
    DigTunerBypassI2C(TRUE);
    #endif

    i4Ret = Tuner_Connect(666000, MT5391_BW_8MHz, FALSE);

    #ifdef CC_CAB_DEMOD_TUNER_BYPASS
    DigTunerBypassI2C(FALSE);
    #endif

    mcSHOW_DRVERR_MSG(("DTMB_TunerNimTest : %d (0:OK, 1:fail)\n", i4Ret));
    
    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerNimTest unlock pDTMBPdCtx->hHalLock\n"));  


    return i4Ret;
}

/**********************************************************************/
DTMB_PD_CTX_T *DTMB_GetPdCtx(void)
{
    return pDTMBPdCtx;
}

/**********************************************************************/
S32 DTMB_TunerOpen(PTD_CTX ptTDCtx, TUNER_CONFIG_T * ptTunerCfgInfo, 
                     PTD_SPECIFIC_CTX* pptTDSpecificCtx)
{
	if(IS_SupportDMBT())
	{
		mcSHOW_USER_CRI_MSG(("DTMB is Supported\n"));
	}
	else
	{
		mcSHOW_USER_CRI_MSG(("[DTMB is not Supported]\n"));
		return (DRVAPI_TUNER_ERROR);
	}
    //UCHAR     test = 0;
    //UINT32 i;
	//return (DRVAPI_TUNER_OK);
	#ifdef __MODEL_slt__  // iven temp mark
	UINT32 u4RegValue;
	#endif

#if (fcTUNER_TYPE == cDVBT_TUNER_ALL) ||(fcTUNER_TYPE == cDVBT_2K10_TUNERLST) || (fcTUNER_TYPE == cTTE_I2CALLLST)||(fcTUNER_TYPE == cTPV2K11EU_TUNERLST)
    UINT8 tunerType;
#endif/// this maybe not used in SOC,fcTUNER_TYPE is defined in tuner_src/makefile

    pDvbtTunerDeviceCtx = (TUNER_DEVICE_CTX_T*)ptTDCtx;
    /*create DTMB PD CTX*/
    pDTMBPdCtx = (DTMB_PD_CTX_T *) x_mem_calloc(1, sizeof(DTMB_PD_CTX_T));
    if (pDTMBPdCtx == NULL)
    {
        return (DRVAPI_TUNER_ERROR);
    }

    /* Init Disconnect Status */
    pDTMBPdCtx->fgDisStatus = FALSE;
    *pptTDSpecificCtx = pDTMBPdCtx;

    if (mcSEMA_CREATE(&pDTMBPdCtx->hHalLock, X_SEMA_STATE_LOCK) != OSR_OK)
    {
        mcSHOW_DRVERR_MSG(("DTMB_TunerOpen (mcSEMA_CREATE): ERROR!\n"));
        return (DRVAPI_TUNER_ERROR);
    }
    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);


    // Register to TDMgr
    PD_DTMB_Register_LTDIS_Fct(ptTDCtx);

	
#ifdef __MODEL_slt__
		
	#if defined(CC_MT5882)||defined(CC_MT5890)
		
		mcSHOW_DRVERR_MSG(("Reset Demod\n"));
		u4RegValue = mcRISC_Reg(0xf0000000, 0xd1c4);
		u4RegValue = (u4RegValue & 0xFFFFE7FF) | 0x00000000;
		mcRISC_Reg(0xf0000000, 0xd1c4) = u4RegValue;
	
		u4RegValue = mcRISC_Reg(0xf0000000, 0xd1c4);
		u4RegValue = (u4RegValue & 0xFFFFE7FF) | 0x00001800;
		mcRISC_Reg(0xf0000000, 0xd1c4) = u4RegValue;
		
    #endif
#endif

    psDtmbDemodCtx = DTMB_DemodCtxCreate();
    if (psDtmbDemodCtx == NULL)
    {
        return (DRVAPI_TUNER_ERROR);
    }
    psDtmbDemodCtx->psTunerCtx = ITunerGetCtx();

    /*link demod ctx to pd ctx*/
    pDTMBPdCtx->pDemodCtx = psDtmbDemodCtx;

// dtmb soc
/*
//#if defined (CC_MT5175) && (defined(CC_MT5396)||defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881) || defined(CC_MT5399)) // 5399
#if defined(CC_MT5890)
	//XJ130514 If define I2C interface,then do not need to do SPIBus_Init	
#else
    SPIBus_Init();
#endif
*/

    // do tuner init before demod init, for demod init need tuner parameters
 #if (fcTUNER_TYPE != cDVBT_TUNER_ALL) &&(fcTUNER_TYPE != cDVBT_2K10_TUNERLST) && (fcTUNER_TYPE != cTTE_I2CALLLST)&& (fcTUNER_TYPE != cTPV2K11EU_TUNERLST)
    ITunerRegistration(cITUNER_DONT_CARE);
 #else
    tunerType = checkTunerTypeFromEeprom();
    ITunerRegistration(tunerType);
    mcSHOW_USER_MSG(("Register DTMB Tunerall type = %d\n",tunerType));
 #endif
    ITuner_Init(ITunerGetCtx());

    // do demod init
    if (DTMB_Initialize(psDtmbDemodCtx, DEFAULT_I2C_ADDR, TRUE)){
        mcSHOW_USER_MSG(("DTMB_Initialize failed\n"));
       // return (DRVAPI_TUNER_ERROR);
    }
   

    // Ken, Set TS to Tri-state for CI CAM compatibility after Power on 
   // DTMB_SetTsPathMode(psDtmbDemodCtx, FALSE); //dtmb time improve
   

    mcSHOW_DBG_MSG(("DTMB Disconnect @ TunerOpen!!\n"));
    DTMB_DisConnect(psDtmbDemodCtx);   // add by Ken, default disconnect demod for TS_CLK EMI issue, 090114

//#if !defined(CC_MTAL) && !defined(CC_SDAL)
    if(pDvbtTunerDeviceCtx->u1MWIntf != cMTAL_IF && pDvbtTunerDeviceCtx->u1MWIntf != cSDAL_IF)
    {
        if (mcSEMA_CREATE(&pDTMBPdCtx->t_escape_mon_suspend, X_SEMA_STATE_LOCK) != OSR_OK)
        {
            mcSHOW_DRVERR_MSG(("DTMB_TunerOpen (mcSEMA_CREATE): ERROR!\n"));
            return (DRVAPI_TUNER_ERROR);
       }

        // Start Monitoring Thread
        fgBreakMonitor = TRUE;
        PD_StartMonitorEngine();
    }
//#endif
    return (DRVAPI_TUNER_OK);
}

/**********************************************************************/
S32 DTMB_TunerClose(PTD_SPECIFIC_CTX ptTDSpecificCtx)
{
#ifdef CC_SUPPORT_STR
    ITuner_OP(ITunerGetCtx(), itSetTunerInit, (UINT8)FALSE, NULL);
#endif

//#if !defined(CC_MTAL) && !defined(CC_SDAL)
    if(pDvbtTunerDeviceCtx->u1MWIntf != cMTAL_IF && pDvbtTunerDeviceCtx->u1MWIntf != cSDAL_IF)
    {
        fgBreakMonitor = TRUE; //FALSE;lei131118 for fastboot refine
        fgMonitorThreadRunning = FALSE;  //must set to FALSE before unlock sema t_escape_mon_suspend
        mcMUTEX_UNLOCK(pDTMBPdCtx->t_escape_mon_suspend);
        PD_StopMonitorEngine();
        mcMUTEX_DESTROY(pDTMBPdCtx->t_escape_mon_suspend);
    }
//#endif
    DTMB_DemodCtxDestroy(psDtmbDemodCtx);


    mcMUTEX_DESTROY(pDTMBPdCtx->hHalLock);

	mcFREE_MEM(pDTMBPdCtx);//lei131220 for fastboot refine;
    
    return (DRVAPI_TUNER_OK);
}

/**********************************************************************/
S16 DTMB_TunerGetSync(PTD_SPECIFIC_CTX ptTDSpecificCtx, 
                        DRV_CONN_TYPE_T e_conn_type)
{
    S16 s2_ret = FALSE;
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);

mcSHOW_DBG_MSG((" [40732 ]Enter DTMB_TunerGetSync\n"));

#ifndef  DTMB_todo	
    // report tuner unsync if TS unlocked or high PER 
    vDTMBGetStatus(psDtmbDemodCtx);
    if (DTMB_GetTsLock(psDtmbDemodCtx) == TRUE)
    {
    // in SDAL, TunerGetSync() is used in ch scan => don't use PER to drop ch
    // and also PER is not updated in SDAL
    //#ifndef CC_SDAL
        if (pDvbtTunerDeviceCtx->u1MWIntf != cSDAL_IF)
            if (DTMB_GetPER(psDtmbDemodCtx) < DTMB_SYNC_PER_THRESHOLD)
    //#endif
            s2_ret = TRUE;
			mcSHOW_DBG_MSG(("[40732 DTMB_TunerGetSync]DTMB TSlock, per < THRESHOLD\n"));
    }
#else
     mcSHOW_DBG_MSG(("[40732 DTMB_TunerGetSync]DTMB PER=%d \n", DTMB_GetPER(psDtmbDemodCtx)));
	if (DTMB_GetSync(psDtmbDemodCtx) == DTMB_DEMOD_STATE_LOCK)
	{
		s2_ret = TRUE;
		mcSHOW_DBG_MSG(("[40732 DTMB_TunerGetSync]DTMB TSlock \n"));
	}
	
#endif


    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    return s2_ret;
}

void DTMB_SetTSInterface(BOOL fgParallel)
{
    mcSHOW_DBG_MSG4((" DTMB_SetTSInterface pDTMBPdCtx->hHalLock\n"));
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4((" escape DTMB_SetTSInterface pDTMBPdCtx->hHalLock\n"));

    DTMB_SetTsOutputMode(psDtmbDemodCtx, fgParallel);
    
    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4((" DTMB_SetTSInterface unlock pDTMBPdCtx->hHalLock\n"));
}

UINT8 DTMB_SetTSPath(BOOL fgEnable)
{
    UINT8 u1Ret = 0;

    mcSHOW_DBG_MSG4((" DTMB_SetTSPath pDTMBPdCtx->hHalLock\n"));
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4((" escape DTMB_SetTSPath pDTMBPdCtx->hHalLock\n"));

    u1Ret = DTMB_SetTsPathMode(psDtmbDemodCtx, fgEnable);
    
    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4((" DTMB_SetTSPath unlock pDTMBPdCtx->hHalLock\n"));

    return u1Ret;
}

BOOL DTMB_TunerAcq(PTD_SPECIFIC_CTX ptTDSpecificCtx,
                    DRV_CONN_TYPE_T e_conn_type, 
                    void* pv_conn_info, 
                    SIZE_T z_conn_info_len, 
                    x_break_fct _BreakFct,
                    void* pvArg)
{
    TUNER_TER_DIG_TUNE_INFO_T *pt_tuner_info = 
                    (TUNER_TER_DIG_TUNE_INFO_T *) pv_conn_info;
    U32     freq;
    UINT8   bw = MT5391_BW_8MHz;
    U16     ii = 0;
    UINT8   fgChannelScan = FALSE;
    BOOL    fgRetSts = FALSE;
    BOOL    fgConnSts = TRUE;
    UINT8   u1DtmbDemodState;

    TIME_TICK_T  u4StartTickCnt, u4CurTickCnt;
	TIME_DIFF_T  u4ConnTime;
    mcSHOW_DBG_MSG4((" DTMB_TunerAcq pDTMBPdCtx->hHalLock\n"));
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4((" escape DTMB_TunerAcq pDTMBPdCtx->hHalLock\n"));

    MTDTMBisBreak = _BreakFct;// see define


	mcGET_SYS_TIME(u4StartTickCnt);


    DTMB_ChipInit(psDtmbDemodCtx);
	// dtmb soc , not need fw switch,internal 
	DTMB_FwSwitch(psDtmbDemodCtx);
	//fgDTMB_FwStart(psDtmbDemodCtx);


    // 090326, Split DTMB_Connect into SetNormalMode and SetBw for IFAGC startup in advance, JC
#ifdef fcTUNE_NOT_START
    if (psDtmbDemodCtx->u1TunerAcqType != TUNE_FREQ_ONLY)   // Do not set Demod when do TUNE_FREQ_ONLY 
#endif
    {
        DTMB_DriverStop(psDtmbDemodCtx);

		// need check, no more need this in dtmb soc 
		/*
        if (DTMB_SetNormalMode(psDtmbDemodCtx)){
            mcSHOW_USER_MSG(("Failed on DTMB_SetNormalMode()\n"));
            fgConnSts = FALSE;
        }
        */
    }

	// need check
    if(pt_tuner_info->e_mod == MOD_UNKNOWN){  //channel scan, LC 080327
        fgChannelScan = TRUE;
    }
	

    fgBreakMonitor = TRUE;  //if monitor thread is running, pause it.


    freq = pt_tuner_info->ui4_freq/1000;

#if 0
    switch(pt_tuner_info->e_bandwidth) 
    {
    case BW_6_MHz:
        mcSHOW_DBG_MSG(("Set BW = 6 MHz\n"));
        bw = MT5391_BW_6MHz;
    break;
    case BW_7_MHz:
        mcSHOW_DBG_MSG(("Set BW = 7 MHz\n"));
        bw = MT5391_BW_7MHz;
        break;
    case BW_8_MHz:
    default:
        mcSHOW_DBG_MSG(("Set BW = 8 MHz\n"));
        bw = MT5391_BW_8MHz;
        break;
    }
#endif

#ifdef fcTUNE_NOT_START
    if (psDtmbDemodCtx->u1TunerAcqType != ACQ_DEMOD_ONLY)   // Do not SetFreq when do demod-only acq
#endif
    {              
        mcSHOW_DBG_MSG(("[DTMB_TunerAcq]Freq = %d kH\n", freq));  
        
        DigTunerBypassI2C(TRUE);

        if (Tuner_Connect(freq, bw, fgChannelScan)){
            mcSHOW_DBG_MSG(("[DTMB_TunerAcq]Failed on Tuner_SetFreq(%d) \n", freq));
            fgConnSts = FALSE;
        }

        //if (ITuner_OP(ITunerGetCtx(), itSetIF, NULL, NULL)== ITUNER_OK)
        //{
        	// no more need, no hostcmd in fw
            DTMB_SetIF(psDtmbDemodCtx);
        //}

        DigTunerBypassI2C(FALSE);

		mcGET_SYS_TIME(u4CurTickCnt);
		mcGET_DIFF_TIME(u4ConnTime, u4StartTickCnt, u4CurTickCnt);
        mcSHOW_DBG_MSG(("DTMB chipinit and tuner connection time = %dms\n", mcCONV_SYS_TIME(u4ConnTime)));

		
        if ((mcCONV_SYS_TIME(u4ConnTime) > DTMB_TUNER_CONN_TIME_THREHOLD) && (fgChannelScan)){
            mcSHOW_DBG_MSG(("EU Driver ATP Fail: DTMB tuner connection time = %dms, too long!!\n", mcCONV_SYS_TIME(u4ConnTime)));
        }
#ifdef  EU_AUTO_ATP
               mcSHOW_DRVAPI_MSG(("ATPFailBitMskBefore =%d\n",gATPFailBitMsk));
         gATPFailBitMsk |=0X04 ;// DTMB ATP Fail !
         mcSHOW_DRVAPI_MSG(("ATPFailBitMskAfter =%x\n",gATPFailBitMsk));
#endif  
    }


#ifdef fcTUNE_NOT_START
    if (psDtmbDemodCtx->u1TunerAcqType != TUNE_FREQ_ONLY)   // Do not set Demod when do TUNE_FREQ_ONLY 
#endif
    {
        // set BW
        //DTMB_SetBW(psDtmbDemodCtx, bw);
       // DTMB_SetTsOutput(psDtmbDemodCtx, FALSE);//dtmb time improve
        // driver start
        DTMB_DriverStart(psDtmbDemodCtx, REACQ_AUTO, FAST_SYNC_AUTO);
		DTMB_AcqStart(psDtmbDemodCtx);
		mcGET_SYS_TIME(u4StartTickCnt);

        if (fgConnSts) {
            // polling lock loop
            for (ii = 0; ii < DTMB_LOCK_TIME_OUT_CNT; ii++)
            {   // get demod sync state
            	vDTMBGetStatus(psDtmbDemodCtx); 
                u1DtmbDemodState = DTMB_GetSync(psDtmbDemodCtx);
                if (u1DtmbDemodState == DTMB_DEMOD_STATE_UNLOCK) {
                    mcSHOW_DBG_MSG((" DTMB not exist!\n"));
                    fgRetSts = FALSE;
                    break;
                }
                else if (u1DtmbDemodState == DTMB_DEMOD_STATE_LOCK) {
			  mcSHOW_DBG_MSG(("[DTMB_TunerAcq] DTMB fgTsLock = %d\n", DTMB_DEMOD_STATE_LOCK));
                    fgRetSts = TRUE;
                    break;
                }
                //break function
                if (MTDTMBisBreak(pvArg)){
                    mcSHOW_USER_MSG(("break DTMB_TunerAcq()!"));
                    fgRetSts = FALSE;
                    break;
                }

			    mcGET_SYS_TIME(u4CurTickCnt);		
				mcGET_DIFF_TIME(u4ConnTime, u4StartTickCnt, u4CurTickCnt);
				
				if(mcCONV_SYS_TIME(u4ConnTime)>DTMB_LOCK_TIME_OUT)
				{
				 	mcSHOW_DBG_MSG(("TS unlock, time out!connection time = %dms\n", mcCONV_SYS_TIME(u4ConnTime)));
					break;
				}
				
                // delay for a while
                mcDELAY_MS(DTMB_MON_POLL_INTRVL);
            }   
            // if time-out		           
        }
    }
    //DTMB_UpdateInfo(psDtmbDemodCtx);   

    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4((" DTMB_TunerAcq unlock pDTMBPdCtx->hHalLock\n"));
    
	mcGET_SYS_TIME(u4CurTickCnt);		
	mcGET_DIFF_TIME(u4ConnTime, u4StartTickCnt, u4CurTickCnt);
	
    if (fgRetSts) 
	{ 		
	    mcSHOW_DBG_MSG(("TS lock, freq = %d kHz, lock time = %d ms\n", freq, mcCONV_SYS_TIME(u4ConnTime))); 	
        //DTMB_SetTsOutput(psDtmbDemodCtx, TRUE); //dtmb time improve
    }
	else if(mcCONV_SYS_TIME(u4ConnTime) <= DTMB_LOCK_TIME_OUT)
	{	
		mcSHOW_DBG_MSG(("Demod early break, connection time = %d ms\n", mcCONV_SYS_TIME(u4ConnTime))); 
	}

    fg1stMonitorRun = FALSE;   // Ken, 090202, check Monitor Process actually execute, for best mux
    
    //#if !defined(CC_MTAL) && !defined(CC_SDAL)
    if(pDvbtTunerDeviceCtx->u1MWIntf != cMTAL_IF && pDvbtTunerDeviceCtx->u1MWIntf != cSDAL_IF)
    {
        //++ Escape monitor suspend
        fgBreakMonitor = FALSE;
        mcMUTEX_UNLOCK(pDTMBPdCtx->t_escape_mon_suspend);
    }
    //#endif

    /* Init Disconnect Status */
    pDTMBPdCtx->fgDisStatus = FALSE;
    return fgRetSts;
}

/**********************************************************************/
void DTMB_TunerGetSignal(PTD_SPECIFIC_CTX ptTDSpecificCtx, 
                    DRV_CONN_TYPE_T e_conn_type, 
                    SIGNAL *_pSignal)
{
    //UINT8 ret;

    mcSHOW_DBG_MSG4(("DTMB_TunerGetSignal pDTMBPdCtx->hHalLock\n"));                
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerGetSignal pDTMBPdCtx->hHalLock\n"));                

	vDTMBGetInfo(psDtmbDemodCtx); 

    _pSignal->Frequency  = (S32)(psDtmbDemodCtx->psTunerCtx->u4RF_Freq - (DTMB_GetFreqOffset_kHz(psDtmbDemodCtx)>>8));
    // removed, tuner HAL already did the conversion
    //_pSignal->Frequency *= 1000; // convert from kHz to Hz 

    	switch (psDtmbDemodCtx->u1Mod)
	{
		case constellation_qam4:    _pSignal->QAMSize = 4;   break;
		case constellation_qam4NR:  _pSignal->QAMSize = 5;   break;
		case constellation_qam16:   _pSignal->QAMSize = 16;   break;
		case constellation_qam32:   _pSignal->QAMSize = 32;   break;
		case constellation_qam64:   _pSignal->QAMSize = 64;   break;
		default: _pSignal->QAMSize = Para_UNKONW; break;
	}
	
	switch (psDtmbDemodCtx->u1GI)
	{
		case GuardIntvl_PN420:    _pSignal->u1GI = GUARD_INT_420;   break;
		case GuardIntvl_PN595:    _pSignal->u1GI = GUARD_INT_595;   break;
		case GuardIntvl_PN945:    _pSignal->u1GI = GUARD_INT_945;   break;
		default: _pSignal->u1GI = GUARD_INT_UNKNOWN; break;
	}
	
	switch (psDtmbDemodCtx->ucItlvMode)
	{
		case TimDeInterl_240:    _pSignal->u1TimDeInterl = TIMER_INT_240;   break;
		case TimDeInterl_720:    _pSignal->u1TimDeInterl = TIMER_INT_720;   break;
		default: _pSignal->u1TimDeInterl = TIMER_INT_UNKNOWN; break;
	}
	
    switch (psDtmbDemodCtx->u1CR)
	{
		case FecRateLow:    _pSignal->u1FecRate = CODE_RATE04;   break;
		case FecRateMiddle:    _pSignal->u1FecRate = CODE_RATE06;   break;
		case FecRateHigh:    _pSignal->u1FecRate = CODE_RATE08;   break;
		default: _pSignal->u1FecRate = Para_UNKONW; break;
	}
	
	switch (psDtmbDemodCtx->ucCarrMode)
	{
		case CarrierMode_MC:    _pSignal->u1CarrierMode = MUTI_CARRIER;   break;
		case CarrierMode_SC:    _pSignal->u1CarrierMode = SINGAL_CARRIER;   break;
		default: _pSignal->u1CarrierMode = Para_UNKONW; break;
	}
	

	mcSHOW_DBG_MSG3(("DTMB_TunerGetSignal: QAMSize = %d \n", _pSignal->QAMSize));
	mcSHOW_DBG_MSG3(("DTMB_TunerGetSignal: Guard Interval = %d \n", _pSignal->u1GI-5));
	mcSHOW_DBG_MSG3(("DTMB_TunerGetSignal: TimDeInterl = %d \n", _pSignal->u1TimDeInterl-1));
	mcSHOW_DBG_MSG3(("DTMB_TunerGetSignal: FecRate = %d \n", _pSignal->u1FecRate));
	mcSHOW_DBG_MSG3(("DTMB_TunerGetSignal: CarrierMode = %d \n", _pSignal->u1CarrierMode));


    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerGetSignal unlock pDTMBPdCtx->hHalLock\n"));                    
}

/**********************************************************************/
U8   DTMB_TunerGetSignalLevel(PTD_SPECIFIC_CTX ptTDSpecificCtx, 
                                DRV_CONN_TYPE_T e_conn_type)
{
    U8 u1_ret;
    INT32 s4Temp = 0;
    INT16 s2Temp;

    mcSHOW_DBG_MSG4(("DTMB_TunerGetSignalLevel pDTMBPdCtx->hHalLock\n"));                
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerGetSignalLevel pDTMBPdCtx->hHalLock\n"));                
    
    s2Temp = ITuner_OP( ITunerGetCtx(), itGetSSIIndex,0, &s4Temp);
    if (s2Temp == ITUNER_OK)   // If SSI is ready, use it for signal level
    {
        u1_ret = (U8) s4Temp;
        mcSHOW_DBG_MSG(("DTMB_TunerGetSignalLevel (SSI): %d\n", s4Temp));
    }
    else
    {
        //vDTMBGetStatus(psDtmbDemodCtx);   // update in MonitorProcess, Ken, 20100608
        u1_ret = DTMB_GetSignalLevel(psDtmbDemodCtx);
        mcSHOW_DBG_MSG(("DTMB_TunerGetSignalLevel (IFAGC): %d\n", u1_ret));
    }

    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerGetSignalLevel unlock pDTMBPdCtx->hHalLock\n"));
    return u1_ret;
}

/**********************************************************************/
S16 DTMB_TunerGetSignalLeveldBm(PTD_SPECIFIC_CTX ptTDSpecificCtx, 
                                    DRV_CONN_TYPE_T e_conn_type)
{


    mcSHOW_DBG_MSG4(("DTMB_TunerGetSignalLeveldBm pDTMBPdCtx->hHalLock\n"));                
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerGetSignalLeveldBm pDTMBPdCtx->hHalLock\n"));                



    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerGetSignalLeveldBm unlock pDTMBPdCtx->hHalLock\n"));
    return 0;
}

/**********************************************************************/
UINT16  DTMB_TunerGetSignalSNR(PTD_SPECIFIC_CTX ptTDSpecificCtx, 
                                    DRV_CONN_TYPE_T e_conn_type)
{
    
    UINT8 SNR;
    
    mcSHOW_DBG_MSG4(("DTMB_TunerGetSignalSNR pDTMBPdCtx->hHalLock\n"));                   
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerGetSignalSNR pDTMBPdCtx->hHalLock\n"));                    
    
    SNR = DTMB_GetSnrInfo(psDtmbDemodCtx);
    
    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerGetSignalSNR unlock pDTMBPdCtx->hHalLock\n"));

//#ifdef CC_SDAL
    if(pDvbtTunerDeviceCtx->u1MWIntf == cSDAL_IF)
    {
        return (UINT16)((SNR * 10) >> 3);
    }
//#else
    else
    {
        return (UINT16)(SNR >> 3);
    }
//#endif
}

UINT16  DTMB_TunerGetSignalPER(PTD_SPECIFIC_CTX ptTDSpecificCtx, 
                                    DRV_CONN_TYPE_T e_conn_type)  // return value = PER*5*10^4
{
    
#ifdef __MODEL_slt__
    ////mcSHOW_DBG_MSG4(("DTMB_TunerGetSignalPER pDTMBPdCtx->hHalLock\n"));                
    ////mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);

    ////mcSHOW_DBG_MSG4(("escape DTMB_TunerGetSignalPER pDTMBPdCtx->hHalLock\n"));     
    ////mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
//#ifndef DTMB_pidriver

    if (u4AccPer >= 50000)
    {
        return 50000;
    }
    else
    {
        return (UINT16) (u4AccPer);
    }  
//#endif

#else   
    INT32 u4_ret;

    mcSHOW_DBG_MSG4(("DTMB_TunerGetSignalPER pDTMBPdCtx->hHalLock\n"));                
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerGetSignalPER pDTMBPdCtx->hHalLock\n"));                

    // Justin, move to update update Demod context to thread
    //DTMB_GetInfo(psDtmbDemodCtx);
    u4_ret = DTMB_GetPER(psDtmbDemodCtx);    

    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerGetSignalPER unlock pDTMBPdCtx->hHalLock\n")); 
    
    if ( u4_ret == -1 )
    {
        return 50000;
    }
    else
    {
        return (UINT16)(u4_ret >> 1);
    }
#endif
}

/**********************************************************************/
void DTMB_TunerSetMpgFmt(PTD_SPECIFIC_CTX ptTDSpecificCtx, 
                            MPEG_FMT_T  *pt_mpeg_fmt)
{
    mcSHOW_DBG_MSG4(("DTMB_TunerSetMpgFmt pDTMBPdCtx->hHalLock\n"));                    
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerSetMpgFmt pDTMBPdCtx->hHalLock\n"));                        

    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerSetMpgFmt unlock pDTMBPdCtx->hHalLock\n")); 

}

void DTMB_TunerDtdCommand(PTD_SPECIFIC_CTX ptTDSpecificCtx, 
                        INT32 i4Argc, const CHAR** aszArgv)
{
    UCHAR   ucCmdId = 0, ucPar = 0, ucData[256];
    U16     ii, jj, kk, u2RegAddr;
    UINT8   i4CurTop = 0;
    UINT8   ucData1;
    UINT8   temp[2];
    UINT32  temp4=0;
    UINT8   RegistWord[5]; 
    SPECIFIC_MEMBER_EU_CTX* pEuTunerCtx = &(psDtmbDemodCtx->psTunerCtx->specific_member.eu_ctx);
    
    if (i4Argc < 1)
    {
        mcSHOW_USER_MSG(("Cmd: \n"));
        mcSHOW_USER_MSG(("\t e [Register (UINT8)]: Set or Get 5 Register,The CLI input formats are: nim.atd e or nim.atd e ##-##-##-##-##\n"));
        mcSHOW_USER_MSG(("\t t                    [Top]: SetTOP\n"));
        mcSHOW_USER_MSG(("\t d:                   Dump DTMB registers\n"));
        mcSHOW_USER_MSG(("\t s:                   show signal/ts/tps status\n"));
//        mcSHOW_USER_MSG(("\t n  Normal/Standby mode switch (0: Normal; 1: Standby)\n"));
        mcSHOW_USER_MSG(("\t r [RegAddr] [Num]:   read  Demod register\n"));
        mcSHOW_USER_MSG(("\t w [RegAddr] [Value]: write Demod register\n"));        
        mcSHOW_USER_MSG(("\t v [1/0]:             Driver on/off\n"));  
		mcSHOW_USER_MSG(("\t x [1/0]:             Show More Debug Message on/off\n")); 
        //mcSHOW_USER_MSG(("\t t [TopValue]:        Set DTV TOP \n"));
//#if !defined(CC_MTAL) && !defined(CC_SDAL)
        if(pDvbtTunerDeviceCtx->u1MWIntf != cMTAL_IF && pDvbtTunerDeviceCtx->u1MWIntf != cSDAL_IF)
        {
            mcSHOW_USER_MSG(("\t mp:                  Pause monitor thread\n"));
            mcSHOW_USER_MSG(("\t mr:                  Resume monitor thread\n"));
        }
//#endif
    }

    mcSHOW_DBG_MSG4(("DTMB_TunerDtdCommand pDTMBPdCtx->hHalLock\n"));
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerDtdCommand pDTMBPdCtx->hHalLock\n"));


    if (i4Argc > 0)
        ucCmdId = *((CHAR *) aszArgv[0]);

    switch (ucCmdId)
    {
    
		case 'q':
			if (i4Argc > 1)
			{
				ucPar = StrToInt(aszArgv[1]);							 
			}
			mcSHOW_USER_MSG(("Bypass I2C :%d\n",ucPar));	
			DigTunerBypassI2C(ucPar);

		break;
				  
		case 'f':
			 if (i4Argc > 1)
			 {
				temp4 = StrToInt(aszArgv[1]); 						   
			 }
			  mcSHOW_USER_MSG(("SetFreq :%d\n",temp4));	  
			  Tuner_Connect(temp4, 2, 0);
		  
		break;

		case 'x':
			 if (i4Argc > 1)
			 {
				psDtmbDemodCtx->fgShowDbgMsg = StrToInt(aszArgv[1]); 
				if (psDtmbDemodCtx->fgShowDbgMsg == TRUE)
				{
					mcSHOW_USER_MSG(("Show More Dbg Msg!\n"));
				}
				else
				{
					mcSHOW_USER_MSG(("Do not Show More Dbg Msg!\n"));
				}
			 }
			 else
			 {
			 	 mcSHOW_USER_MSG(("Show More Debug Message on/off!\n"));	  
			 }
		  
		  break;
        case 's':
        // no monitor thread in MTAL/SDAL, do info update in nim.dtd s
        //#if (defined(CC_MTAL) || defined(CC_SDAL))
            if (pDvbtTunerDeviceCtx->u1MWIntf == cMTAL_IF || pDvbtTunerDeviceCtx->u1MWIntf == cSDAL_IF)
            {
                DTMB_UpdateInfo(psDtmbDemodCtx);
            }
        //#endif

            mcSHOW_USER_MSG(("=================================\n"));
            mcSHOW_USER_MSG(("Digital Frequency lower bound=%d Hz\n", pEuTunerCtx->m_s4FreqBoundLower));
            mcSHOW_USER_MSG(("Digital Frequency upper bound=%d Hz\n", pEuTunerCtx->m_s4FreqBoundUpper));
            mcSHOW_USER_MSG(("Analog Frequency lower bound=%d Hz\n", pEuTunerCtx->m_s4AnaFreqBoundLower));
            mcSHOW_USER_MSG(("Analog Frequency upper bound=%d Hz\n", pEuTunerCtx->m_s4AnaFreqBoundUpper));

            switch (psDtmbDemodCtx->u1Mod)
            {
                case constellation_qam4NR: mcSHOW_USER_MSG(("QamMode = 4QAM_NR\n"));     break;
                case constellation_qam4: mcSHOW_USER_MSG(("QamMode = 4QAM\n"));    break;
                case constellation_qam16: mcSHOW_USER_MSG(("QamMode = 16QAM\n"));    break;
				case constellation_qam32: mcSHOW_USER_MSG(("QamMode = 32QAM\n"));    break;
                case constellation_qam64: mcSHOW_USER_MSG(("QamMode = 64QAM\n"));    break;
                default: mcSHOW_USER_MSG(("QamMode = unknow QAM\n")); break;
            }
            switch (psDtmbDemodCtx->u1GI)
            {
                case GuardIntvl_PN420: mcSHOW_USER_MSG(("PN mode = PN420\n")); break;
                case GuardIntvl_PN595: mcSHOW_USER_MSG(("PN mode = PN595\n")); break;
                case GuardIntvl_PN945: mcSHOW_USER_MSG(("PN mode = PN945\n"));  break;

                default: mcSHOW_USER_MSG(("PN mode = unknow\n")); break;
            }
            switch (psDtmbDemodCtx->u1CR)
            {
                case FecRateLow: mcSHOW_USER_MSG(("Code Rate = 0.4\n"));  break;
                case FecRateMiddle: mcSHOW_USER_MSG(("Code Rate = 0.6\n"));  break;
                case FecRateHigh: mcSHOW_USER_MSG(("Code Rate = 0.8\n"));  break;
                default: mcSHOW_USER_MSG(("Code Rate = unknow\n")); break;
            }
			switch (psDtmbDemodCtx->ucCarrMode)
            {
                case CarrierMode_MC: mcSHOW_USER_MSG(("Carrier Mode = 3780\n"));  break;
                case CarrierMode_SC: mcSHOW_USER_MSG(("Carrier Mode = 1\n"));  break; 
                default: mcSHOW_USER_MSG(("Carrier Mode =  unknow\n")); break;
            }
			switch (psDtmbDemodCtx->ucItlvMode)
            {
                case TimDeInterl_240: mcSHOW_USER_MSG(("ItlvMode Mode = 240\n"));  break;
                case TimDeInterl_720: mcSHOW_USER_MSG(("ItlvMode Mode = 720\n"));  break; 
                default: mcSHOW_USER_MSG(("ItlvMode Mode =  unknow\n")); break;
            }
			
            mcSHOW_USER_MSG(("CFO = %dkHz\n", DTMB_GetFreqOffset_kHz(psDtmbDemodCtx)));
            mcSHOW_USER_MSG(("Strength = %3d\n", DTMB_GetSignalLevel(psDtmbDemodCtx)));
            mcSHOW_USER_MSG(("SNR = %d dB\n", DTMB_GetSignalSNR(psDtmbDemodCtx) ));
            mcSHOW_USER_MSG(("=================================\n"));         
            mcSHOW_USER_MSG(("TsLock = %x\n", DTMB_GetTsLock(psDtmbDemodCtx)));
            mcSHOW_USER_MSG(("=================================\n"));
            mcSHOW_USER_MSG(("LDPC PER = %d * 10^-5\n", DTMB_GetLdpcERR(psDtmbDemodCtx)));
            mcSHOW_USER_MSG(("PER = %d * 10^-5\n", DTMB_GetPER(psDtmbDemodCtx)));
            mcSHOW_USER_MSG(("=================================\n"));
        //DTMB soc #if defined(CC_MT5135) || defined(CC_MT5396)|| defined(CC_MT5368) || defined(CC_MT5175) || defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)//EC_code_dB330: For MT5396DTMBC demod
            mcSHOW_USER_MSG(("SLD RFAGC CW = 0.%d\n", psDtmbDemodCtx->s2SldPraRfagcCtrlWord/41));
            mcSHOW_USER_MSG(("SLD IFAGC CW = 0.%d\n", psDtmbDemodCtx->s2SldPraIfagcCtrlWord/41));
            mcSHOW_USER_MSG(("SLD PRA Gain Idx = 0x%X\n", psDtmbDemodCtx->ucSldPraGainIdx));
            mcSHOW_USER_MSG(("SLD Target LV = %d\n", psDtmbDemodCtx->s2SldPraOut));
        //#endif

		
            mcSHOW_USER_MSG(("=================================\n"));
#ifdef EU_AUTO_ATP
        if (gATP_TEST_ITEM_BIT & 0x01)
        {
            mcSHOW_DBG_MSG(("##Start\n##Strength=%d\n##BER = %d\n##PER = %d\n##TSLOCK = %d\n##End\n",
            DTMB_GetSignalLevel(psDtmbDemodCtx),
            DTMB_GetPER(psDtmbDemodCtx),
            DTMB_GetTsLock(psDtmbDemodCtx)));
        }
        if (gATP_TEST_ITEM_BIT & 0x02)
        {
            if(DTMB_GetTsLock(psDtmbDemodCtx))
            {
                mcSHOW_DBG_MSG(("##Start\n##Video = ON\n##End\n" ));
            }
            else
            {
                mcSHOW_DBG_MSG(("##Start\n##Video = OFF\n##End\n" ));
            }
        }
        break;

        case 'z':
            if (i4Argc > 1)
            {
                gATP_TEST_ITEM_BIT = StrToInt(aszArgv[1]);                           
            }
            mcSHOW_USER_MSG(("AUTO ATP debug level:%x\n",gATP_TEST_ITEM_BIT));          
#endif
        break;
/*        
        case 'n':
           if (i4Argc > 1)
            {
                ucPar = StrToInt((CHAR *) aszArgv[1]);
                switch (ucPar){
                    case 0:
                        DTMB_NormalMode(DEFAULT_I2C_ADDR);
                        mcSHOW_USER_MSG(("MT5133 Normal Mode!\n"));
                        break;
                    case 1:
                        DTMB_StandbyMode(DEFAULT_I2C_ADDR);
                        mcSHOW_USER_MSG(("MT5133 Standby Mode!\n"));
                        break;
                    default:
                        break;
                }
            }
         
            break;
*/        
        case 'd':        
            for (kk=0; kk<3; kk++)
            {
                if(DTMB_DumpRegisters(psDtmbDemodCtx, ucData, kk, 8))
                {
                    mcSHOW_USER_MSG(("MTDTMB Register Page %d Dump Fail!\n", kk));
                }
                else
                {
                    mcSHOW_USER_MSG(("MTDTMB Register Page %d Dump Result:\n", kk));
                    mcSHOW_USER_MSG(("   00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F\n"));
                    for (ii=0; ii<16; ii++)
                    {
                        mcSHOW_USER_MSG(("%02X ", ii));
                        for (jj=0; jj<16; jj++)
                        {
                            mcSHOW_USER_MSG(("%02x ", ucData[ii*16+jj]));
                        }
                        mcSHOW_USER_MSG(("\n"));
                    }
                }
            }
            break;

        case 'e':
            {
                if (i4Argc == 2)
                {
                    //mcSHOW_USER_MSG(("the input argc is %d \n ",i4Argc));
                    //mcSHOW_USER_MSG(("the input string argv is %s \n ",(CHAR *) aszArgv[1]));
                    ii = 0;
                    jj = 0;
                    kk = 0;
                    while ( (((CHAR *) aszArgv[1])[ii] != '\0') &&( kk < 5))
                    {
                        while((((CHAR *) aszArgv[1])[ii] != '-') && (((CHAR *) aszArgv[1])[ii] != '\0')&& (jj < 2))
                        { 
                            temp[jj] = ((CHAR *) aszArgv[1])[ii];
                            ii++;
                            jj++;
                        }
                        if(jj > 2)
                        {
                            mcSHOW_USER_MSG(("error!One word's format is ## \n")); 
                            break;
                        }
                        if (kk >= 5)
                        {
                            mcSHOW_USER_MSG(("error! the format is ##-##-##-##-##,just 5 words \n")); 
                            break;
                        }

                        RegistWord[kk] = (U16)StrToHex((CHAR *)&temp,jj);
                        mcSHOW_USER_MSG(("the input word is 0x%x\n",RegistWord[kk])); 
                        kk++;
                        jj = 0;
                        ii++;
                    }

                    //ITuner_OP(psDtmbDemodCtx->psTunerCtx, itSetReg,0, &RegistWord); 
                    if ((jj <= 2) &&( kk <= 5))
                    {
                        ITuner_OP( ITunerGetCtx(), itSetReg,0, &RegistWord); 
                        mcSHOW_USER_MSG(("Set Register complete!\n"));
                    }
                }
                else if (i4Argc == 1)
                {     
                    for (ii = 0; ii < 5; ii++)
                        RegistWord[ii] = 0;
                    //ITuner_OP(psDtmbDemodCtx->psTunerCtx, itGetReg,0, RegistWord); 
                    ITuner_OP(ITunerGetCtx(), itGetReg,0, RegistWord); 
                    for (ii = 0; ii < 5; ii++)
                    {
                        mcSHOW_USER_MSG(("the output word is 0x%x\n",RegistWord[ii]));  
                    }
                }
                else
                    mcSHOW_USER_MSG(("The CLI input formats are: nim.atd e or nim.atd e ##-##-##-##-## \n"));
            }
            break;

        case 't': 
            if (i4Argc ==2)
            {
            	PARAM_SETFREQ_T SetFreqPara;
                i4CurTop= (U8)StrToInt((CHAR *) aszArgv[1]);
                //ITuner_OP(psDtmbDemodCtx->psTunerCtx, itSetTop, i4CurTop, &ucData1); 
                SetFreqPara.Freq = (psDtmbDemodCtx->Frequency)/1000;
                SetFreqPara.Modulation = MOD_DTMB;
                SetFreqPara.fgAutoSearch =( psDtmbDemodCtx->u1ChSearchMode & 0x00); //no autosearch,just set freq one time
                ITuner_OP(ITunerGetCtx(), itSetTop, i4CurTop, &ucData1);
                if((ITuner_SetFreq(ITunerGetCtx(), &SetFreqPara)) != 0)
                {
                    mcSHOW_USER_MSG(("Failed on Tuner_SetFreq(%d)", SetFreqPara.Freq));
                    break;
                }
                mcSHOW_USER_MSG(("Set Top = 0x%x\n", i4CurTop));
            }
            break;

        case 'r':
            if (i4Argc < 3)
                break;
                
            u2RegAddr = (U16)StrToInt(aszArgv[1]);
            ucPar = (U8)StrToInt(aszArgv[2]);
            if (DTMB_GetReg(psDtmbDemodCtx, u2RegAddr, ucData, ucPar))
            {
                mcSHOW_USER_MSG(("MTDTMB Get Register 0x%03X Fail!\n", u2RegAddr));
                break;
            }
            for (ii=0; ii<ucPar; ii++)
            {
                mcSHOW_USER_MSG(("Register 0x%03X = 0x%02X\n", u2RegAddr+ii, ucData[ii]));
            }
            break;

        case 'w':
            if (i4Argc < 3)
                break;

            u2RegAddr = (U16)StrToInt(aszArgv[1]);
            ucPar = (U8)StrToInt(aszArgv[2]);
            if (DTMB_SetReg(psDtmbDemodCtx, u2RegAddr, &ucPar, 1))
            {
                mcSHOW_USER_MSG(("MTDTMB Set Register 0x%03X Fail!\n", u2RegAddr));
                break;
            }
            mcSHOW_USER_MSG(("Register 0x%03X = 0x%02X, OK!\n", u2RegAddr, ucPar));
            break;

        case 'v':
            if (i4Argc < 2)
                break;
            
            ucPar = StrToInt((CHAR *) aszArgv[1]);
            if (ucPar)
            {
                DTMB_DriverStart(psDtmbDemodCtx, REACQ_AUTO, FAST_SYNC_AUTO);
                mcSHOW_USER_MSG(("Driver On!\n"));
            }
            else
            {
                DTMB_DriverStop(psDtmbDemodCtx);
                mcSHOW_USER_MSG(("Driver Off!\n"));
            }
            break;
/*
        case 't':            
            ucData[0] = (U8)StrToInt(aszArgv[1]);
            if (i4Argc < 2)
            {
                mcSHOW_USER_MSG(("DTV TOP = 0x%02X\n", pTunerCtx->m_aucPara[0]));
            }
            else
            {
                pTunerCtx->m_aucPara[0] = ucData[0];
                Tuner_SetFreq_DTMB(pTunerCtx, pTunerCtx->, MOD_NOT_ATV, FALSE);
                mcSHOW_USER_MSG(("set DTV TOP = 0x%02X\n", ucData[0]));
            }
            break;
*/
//#if !defined(CC_MTAL) && !defined(CC_SDAL)
        case 'm':
            if(pDvbtTunerDeviceCtx->u1MWIntf != cMTAL_IF && pDvbtTunerDeviceCtx->u1MWIntf != cSDAL_IF)
            {
                UINT8   ucCmdExt;

                ucCmdExt = ((CHAR *) aszArgv[0])[1];

                if (ucCmdExt == 'p')
                {
                    fgBreakMonitor = TRUE;
                }
                else if (ucCmdExt == 'r')
                {
                    fgBreakMonitor = FALSE;
                    mcMUTEX_UNLOCK(pDTMBPdCtx->t_escape_mon_suspend);
                }
            }
            break;
//#endif
        case 'c':
            if (i4Argc < 2)
                break;

            ucPar = StrToInt((CHAR *) aszArgv[1]);
            if (ucPar)
            {
                DTMB_Connect(psDtmbDemodCtx, MT5391_BW_8MHz);
                mcSHOW_USER_MSG(("DTMB Connect!\n"));
            }
            else
            {
                DTMB_DisConnect(psDtmbDemodCtx);
                mcSHOW_USER_MSG(("DTMB Disconnect!\n"));
            }
            break;
			

        case 'y':    // stat PEC
            if (i4Argc > 1)
            {
                psDtmbDemodCtx->u4PecObserveTime = StrToInt(aszArgv[1]); // Input1: Observe time(sec)
                if (psDtmbDemodCtx->u4PecObserveTime > 600)
                {
                    psDtmbDemodCtx->u4PecObserveTime = 600;
                    mcSHOW_USER_MSG(("Max observation time is 600 sec!"));
                }

                psDtmbDemodCtx->u2PecRefreshTime = StrToInt(aszArgv[2]); // Input2: Refresh time(sec)
                u2KeepRefreshTime = psDtmbDemodCtx->u2PecRefreshTime;
//                psDtmbDemodCtx->u1PecFlag = 1;
                DTMB_UpdateInfo(psDtmbDemodCtx);
//                psDtmbDemodCtx->u2AccReAcqCnt = 0; // clear reacq count for qtest log
                u4AccTotPkt = 0;
                u4AccErrPkt = 0;
                u4AccPer = 0;
				
				#ifndef  DTMB_todo
                u2AccEsr = 0;
				#endif
				
                fgPec_dtd_y = TRUE;                           
                mcSHOW_USER_MSG(("\n"));
                mcSHOW_USER_MSG(("u2PecRefreshCnt = %04d\n",  psDtmbDemodCtx->u2PecRefreshTime));
                mcSHOW_USER_MSG(("u4PecObserveTime = %05d\n",  psDtmbDemodCtx->u4PecObserveTime));
            }
            else
            {
                mcSHOW_USER_MSG(("\t y ObserveTime(sec) RefreshTime(sec): Start PEC \n"));
            }
            break;

        case 'z':   // stop PEC
            fgPec_dtd_y = FALSE;
            break;

		case 'k':
			psDtmbDemodCtx->u1LoadFwOpt1 = (U8)StrToInt(aszArgv[1]);
            psDtmbDemodCtx->u1LoadFwOpt2 = (U8)StrToInt(aszArgv[2]);
			mcSHOW_USER_MSG(("Opt1=%d, Opt2=%d\n",psDtmbDemodCtx->u1LoadFwOpt1,psDtmbDemodCtx->u1LoadFwOpt2));
			break;

        default:
            break;
    }

    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerDtdCommand unlock pDTMBPdCtx->hHalLock\n"));
}

/**********************************************************************/
void DTMB_TunerCommand(PTD_SPECIFIC_CTX ptTDSpecificCtx, 
                        INT32 i4Argc, const CHAR** aszArgv)
{

    //UCHAR   ucCmdId = 0;
    UCHAR   ucArg1;
    UCHAR   ucCmdSize = 0;
    UINT8 tunerType;
	U16     u2Addr;
	UCHAR      ucValue;
    //UINT8 ucData[256];

    mcSHOW_DBG_MSG4(("DTMB_TunerCommand pDTMBPdCtx->hHalLock\n"));
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerCommand pDTMBPdCtx->hHalLock\n"));

    if (i4Argc > 0) {
        //ucCmdId = *((CHAR *) aszArgv[0]);
        ucCmdSize = x_strlen((CHAR *) aszArgv[0]);
    }

    switch (ucCmdSize) {
    case 1: // one-word cmd
        if (x_strcmp((CHAR *) aszArgv[0], "s") == 0) {
            if((fcTUNER_TYPE != cDVBT_TUNER_ALL) && (fcTUNER_TYPE != cDVBT_2K10_TUNERLST)){
                mcSHOW_USER_MSG(("Only build tuner all image can use this command\r\n"));
                break;
            }
            else{
                if(i4Argc <= 1 || i4Argc >=3 ){
                    mcSHOW_USER_MSG(("\t s [1/2/3/4/5]: Set TunerID to EEPROM (1: ENV57S, 2: FT2101, 3: TDTWS810D,4: FH2607, 5: Query TunerType in EEPROM)\n"));
                    break;
                }
            }
            mcSHOW_USER_MSG(("i4Argc=%d\r\n",i4Argc));
            ucArg1 = (U8)StrToInt(aszArgv[1]);
            mcSHOW_USER_MSG(("i4Argc=%x, ucArg1=%x\r\n",i4Argc,ucArg1));

            switch(ucArg1){
            case 1:
                mcSHOW_USER_MSG(("case 1, cPANASONIC_ENV57S=0x%x\r\n",cPANASONIC_ENV57S));
                setTunerTypeToEeprom(cPANASONIC_ENV57S);
                break;
            case 2:
                mcSHOW_USER_MSG(("case 2, cNXP_FT2101=0x%x\r\n",cNXP_FT2101));
                setTunerTypeToEeprom(cNXP_FT2101);
                break;
            case 3:
                mcSHOW_USER_MSG(("case 3, cLG_TDTWS810D=0x%x\r\n",cLG_TDTWS810D));
                setTunerTypeToEeprom(cLG_TDTWS810D);
                break;
            case 4:
                mcSHOW_USER_MSG(("case 4, cNuTune_FT2607=0x%x\r\n",cNuTune_FT2607));
                setTunerTypeToEeprom(cNuTune_FT2607);
                break;
            default:
                tunerType = checkTunerTypeFromEeprom();
                mcSHOW_USER_MSG(("tunerType decision(after check EEPROM)=0x%x\r\n",tunerType));
                break;
            }
        }

		if (x_strcmp((CHAR *) aszArgv[0], "w") == 0)
		{
			u2Addr=(U16)StrToInt(aszArgv[1]);
			ucValue=(UCHAR)StrToInt(aszArgv[2]);
	        fgSetFwVarDTMB(psDtmbDemodCtx,u2Addr,ucValue);
		}
		if (x_strcmp((CHAR *) aszArgv[0], "r") == 0)
		{
			u2Addr=(U16)StrToInt(aszArgv[1]);
			fgGetFwVarDTMB(psDtmbDemodCtx,u2Addr);
		}
        break;
#ifndef  DTMB_todo

    case 2: // two-word cmd
        if (x_strcmp((CHAR *) aszArgv[0], "sh") == 0) {

		
        }

        else if (x_strcmp((CHAR *) aszArgv[0], "tm") == 0)
        {
            if (i4Argc > 1)
            {
                if (StrToInt(aszArgv[1]) == 1)   // parallel
                {
                    DTMB_SetTsOutputMode(psDtmbDemodCtx, TRUE);
                    mcSHOW_USER_MSG(("[DTMB] Set TS to parallel mode\n"));
                }
                else if ( StrToInt(aszArgv[1]) == 0)   // serial mode
                {
                    DTMB_SetTsOutputMode(psDtmbDemodCtx, FALSE);
                    mcSHOW_USER_MSG(("[DTMB] Set TS to serial mode\n"));
                }
            }
        }
        else if (x_strcmp((CHAR *) aszArgv[0], "te") == 0) 
        {
            if (StrToInt(aszArgv[1]) == 1)   // pass-through
            {
                DTMB_SetTsPathMode(psDtmbDemodCtx, TRUE);
                mcSHOW_USER_MSG(("[DTMB] Set TS path pass-through\n"));
            }
            else if ( StrToInt(aszArgv[1]) == 0)   // tri-state
            {
                DTMB_SetTsPathMode(psDtmbDemodCtx, FALSE);
                mcSHOW_USER_MSG(("[DTMB] Set TS path tri-state\n"));
            }
        }
        break;

    case 4:
        {
            SPECIFIC_MEMBER_EU_CTX* pEuTunerCtx = &(psDtmbDemodCtx->psTunerCtx->specific_member.eu_ctx);
            if (x_strcmp((CHAR *) aszArgv[0], "stop") == 0) {
                if (i4Argc > 1) {
                    pEuTunerCtx->m_aucPara[0] = (U8)StrToHex((CHAR *) aszArgv[1], 2);
                }
                mcSHOW_USER_MSG(("TOP value = 0x%x\n", pEuTunerCtx->m_aucPara[0]));
            }
        }
        break;
		
#endif

    case 5:

        if (x_strcmp((CHAR *) aszArgv[0], "monon") == 0) 
        {
            u4AccTotPkt = 0;
            u4AccErrPkt = 0;
            u2AccEsr    = 0;
            u4AccPer = 0;
            fgPec = TRUE;
        }
        break;

    case 6:

        if (x_strcmp((CHAR *) aszArgv[0], "monoff") == 0) {
            fgPec = FALSE;
        }
        break;
		
#ifndef  DTMB_todo
    case 8:
         if (x_strcmp((CHAR *) aszArgv[0], "checkreg") == 0) 
        {
            mcSHOW_USER_MSG(("DTMB basic register settings check: \n"));

            mcSHOW_USER_MSG(("DTD PLL CFG (0x2000d134) = 0x%x\tDTD PLL setting = 0x%x\n", mcRISC_Reg(CKGEN_BASE, 0x134), (mcRISC_Reg(CKGEN_BASE, 0x134) & 0x00001F70)));
            mcSHOW_USER_MSG(("DTD PLL CFG (0x2000d12c) = 0x%x\tDTD PLL setting = 0x%x\n", mcRISC_Reg(CKGEN_BASE, 0x12c), (mcRISC_Reg(CKGEN_BASE, 0x12c) & 0x04000000)));
            mcSHOW_USER_MSG(("DEMOD ADC (0x2000d1d0) = 0x%x\n", mcRISC_Reg(CKGEN_BASE, 0x1d0)));
            mcSHOW_USER_MSG(("DEMOD ADC (0x2000d1d4) = 0x%x\n", mcRISC_Reg(CKGEN_BASE, 0x1d4)));
            mcSHOW_USER_MSG(("DEMOD ADC (0x2000d21c) = 0x%x\tDEMOD ADC setting = 0x%x\n", mcRISC_Reg(CKGEN_BASE, 0x21c), (mcRISC_Reg(CKGEN_BASE, 0x21c) & 0x00030003)));
            mcSHOW_USER_MSG(("PINMUX CFG (0x2000d400) = 0x%x\tPINMUX setting = 0x%x\n", mcRISC_Reg(CKGEN_BASE, 0x400), (mcRISC_Reg(CKGEN_BASE, 0x400) & 0x20000000)));
            DTMB_GetReg(psDtmbDemodCtx, 0x93e, ucData, 1);
            mcSHOW_USER_MSG(("DTMB MODE (0x2002b93e) = 0x%x\tDTMB MODE setting = 0x%x\n", ucData[0], (ucData[0] & 0x01)));
            DTMB_GetReg(psDtmbDemodCtx, 0x4a0, ucData, 4);
            mcSHOW_USER_MSG(("RISC WAIT TIME (0x2002b4a0) = 0x%x\n", (*((UINT32*)ucData))));

            DTMB_GetReg(psDtmbDemodCtx, 0x00, ucData, 1);
            mcSHOW_USER_MSG(("uP CTRL REG= 0x%02x\n", ucData[0]));

            DTMB_GetReg(psDtmbDemodCtx, 0x0D, ucData, 2);
            //DTMB_GetReg(psDtmbDemodCtx, 0x0D, ucData, 1);
            //DTMB_GetReg(psDtmbDemodCtx, 0x0E, ucData+1, 1);
            mcSHOW_USER_MSG(("uP TOGGLE= 0x%02x\n", ucData[0]));
            mcSHOW_USER_MSG(("uP RUN_TAG= 0x%02x\n", ucData[1]));

            DTMB_GetReg(psDtmbDemodCtx, 0x1A0, ucData, 2);
            //DTMB_GetReg(psDtmbDemodCtx, 0x1A0, ucData, 1);
            //DTMB_GetReg(psDtmbDemodCtx, 0x1A1, ucData+1, 1);
            mcSHOW_USER_MSG(("IFAGC Target Level Set= 0x%02x%02x\n", ucData[1], ucData[0]));

            DTMB_GetReg(psDtmbDemodCtx, 0x1D7, ucData, 2);
            //DTMB_GetReg(psDtmbDemodCtx, 0x1d7, ucData, 1);
            //DTMB_GetReg(psDtmbDemodCtx, 0x1d8, ucData+1, 1);
            mcSHOW_USER_MSG(("IFAGC Target Level Out= 0x%02x%02x\n", ucData[1], ucData[0]));
        }
        break;
#endif

    default:
        mcSHOW_USER_MSG(("Cmd: \n"));
        mcSHOW_USER_MSG(("\t s [1/2/3/4/5]: Set TunerID to EEPROM (1: ENV57S, 2: FT2101, 3: TDTWS810D,4: FH2607, 5: Query TunerType in EEPROM)\n"));
        mcSHOW_USER_MSG(("\t monon:    (period level) turn on monitor for Toolx info update\n"));
        mcSHOW_USER_MSG(("\t monoff:   turn off monitor for Toolx info update\n"));
        mcSHOW_USER_MSG(("\t pecon:    turn on  PEC\n"));
        mcSHOW_USER_MSG(("\t pecoff:   turn off PEC\n"));
        mcSHOW_USER_MSG(("\t sh:       set hierarchical (1: HP, 0: LP)\n"));
        mcSHOW_USER_MSG(("\t stop:     Set TOP\n"));  
        mcSHOW_USER_MSG(("\t checkreg:  Basic register settings check"));
        mcSHOW_USER_MSG(("\t ar [0/1]: AR Coefficient [Off/On]\n"));
        mcSHOW_USER_MSG(("\t te [0(disable)/1(enable)]      : ts enable\n"));
        mcSHOW_USER_MSG(("\t tm [0(serial)/1(parallel)]     : ts mode\n"));

        mcSHOW_USER_MSG(("\r\n"));
        mcSHOW_USER_MSG(("\r\n"));
        break;
    }


    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerCommand unlock pDTMBPdCtx->hHalLock\n")); 
}

/**********************************************************************/
void DTMB_TunerDetachI2C(PTD_SPECIFIC_CTX ptTDSpecificCtx, BOOL bDetach)
{
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    // No implement
    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
}

void *GetDigiDtmbTunerCtx(void)
{
    return psDtmbDemodCtx->psTunerCtx;
}

/**********************************************************************/
void  DTMB_TunerDisc(PTD_SPECIFIC_CTX ptTDSpecificCtx, DRV_CONN_TYPE_T e_conn_type)
{
    if(pDTMBPdCtx->fgDisStatus == TRUE)
    {
        /* Has Disconnected, return */
        mcSHOW_DBG_MSG(("DTMB Has Disconnect!\n"));
        return;
    }
    mcSHOW_DBG_MSG4(("DTMB_TunerDisc pDTMBPdCtx->hHalLock\n")); 
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerDisc pDTMBPdCtx->hHalLock\n"));

/*    if (DTMB_StandbyMode(DEFAULT_I2C_ADDR))
        mcSHOW_USER_MSG(("MT5133 standby mode FAIL!!\n"));
    else
        mcSHOW_DRVAPI_MSG(("MT5133 enter standby mode\n"));
*/
    fgBreakMonitor = TRUE;
    DTMB_DisConnect(psDtmbDemodCtx);

    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerDisc unlock pDTMBPdCtx->hHalLock\n"));

    /* set disconnect status */
    pDTMBPdCtx->fgDisStatus = TRUE;

    //fgIsDisconnected = TRUE;
    
}


INT16 DTMB_TunerGetAttribute(PTD_SPECIFIC_CTX ptTDSpecificCtx, DRV_GET_TYPE_T  e_get_type, VOID *pAnazAttribute, SIZE_T* pzAnaAttributeLen)
{
    TUNER_DIG_ATTRIBUTE_T *pAttri;
    INT32 temp;
    //UINT16 u2Temp;
    INT16 s2Temp;
    SPECIFIC_MEMBER_EU_CTX* pEuTunerCtx = &(psDtmbDemodCtx->psTunerCtx->specific_member.eu_ctx);

    mcSHOW_DBG_MSG4(("DTMB_TunerGetAttribute pDTMBPdCtx->hHalLock\n")); 
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerGetAttribute pDTMBPdCtx->hHalLock\n")); 

    switch (e_get_type)
    {
    case TUNER_GET_TYPE_BER:
        //DTMB_UpdateInfo(psDtmbDemodCtx);   // Ken, for context update, best mux, 081217
        // JC, 090202, if context not updated, update here, 090202
        if (!fg1stMonitorRun)
        {
            vDTMBGetInfo(psDtmbDemodCtx);
            mcSHOW_DBG_MSG(("DTMB_TunerGetAttribute: TUNER_GET_TYPE_BER not enough time to update\n"));
        }
        *pzAnaAttributeLen = sizeof(INT32);
        temp = DTMB_GetPER(psDtmbDemodCtx);//DTMB no BER
        x_memcpy(pAnazAttribute, &temp, *pzAnaAttributeLen);
        break;

    case TUNER_GET_TYPE_DIG_ATTRIBUTE:
        pAttri = (TUNER_DIG_ATTRIBUTE_T *) pAnazAttribute;
        pAttri->ui4_lower_bound_freq = pEuTunerCtx->m_s4FreqBoundLower;
        pAttri->ui4_upper_bound_freq = pEuTunerCtx->m_s4FreqBoundUpper;
        // freq offset tolerence range in Hz (for IFS = 4)
        switch (DTMB_GetBW(psDtmbDemodCtx))
        {
            case 0:  pAttri->ui4_fine_tune_delta_freq = 536000; break; //6MHz
            case 1:  pAttri->ui4_fine_tune_delta_freq = 625000; break; //7MHz
            case 2:  pAttri->ui4_fine_tune_delta_freq = 714000; break; //8MHz
            case 3:  pAttri->ui4_fine_tune_delta_freq = 446000; break; //5MHz
            default: pAttri->ui4_fine_tune_delta_freq = 0;      break;
        }
        break;

    case TUNER_GET_TYPE_RAW_SIGNAL_LEVEL:
        // update m_SigLvScan
        temp = 0;
        s2Temp = ITuner_OP( ITunerGetCtx(), itGetSSIIndex,0, &temp);
        if (s2Temp == ITUNER_OK)
        {
            mcSHOW_DBG_MSG(("TUNER_GET_TYPE_RAW_SIGNAL_LEVEL (SSI): %d-%d\n", temp, pEuTunerCtx->m_SigLvScan));
        }
        else
        {
            mcSHOW_DBG_MSG(("TUNER_GET_TYPE_RAW_SIGNAL_LEVEL (IFAGC): %d\n", pEuTunerCtx->m_SigLvScan));
        }
        *pzAnaAttributeLen = sizeof(S8);
        x_memcpy(pAnazAttribute, &(pEuTunerCtx->m_SigLvScan), *pzAnaAttributeLen);
        break;

    case TUNER_GET_TYPE_SIGNAL_LEVEL_TOLERANCE:
        *pzAnaAttributeLen = sizeof(UINT8);
        x_memcpy(pAnazAttribute, &pEuTunerCtx->m_SigLvTh, *pzAnaAttributeLen);
        break;
    case TUNER_GET_TYPE_TS_FMT:
        {
            TS_FMT_T tsFmt;
            *pzAnaAttributeLen = sizeof(TS_FMT_T);
            tsFmt = DTMB_GetTsFmt(psDtmbDemodCtx);
            x_memcpy(pAnazAttribute, &tsFmt, *pzAnaAttributeLen);
        }
        break;
	
    case TUNER_GET_TYPE_SSI:
        *pzAnaAttributeLen = sizeof(INT32);      
        ITuner_OP( ITunerGetCtx(), itGetSSIIndex,0, &temp);
        mcSHOW_DBG_MSG(("DTMB SSI: %d\n",temp));
        x_memcpy(pAnazAttribute, &temp, *pzAnaAttributeLen);
        break;

    default:
        {
            mcSHOW_DBG_MSG4(("DTMB_TunerGetAttribute: RMR_DRV_INV_GET_INFO!, type=%d\n", e_get_type));
            //return (RMR_DRV_INV_GET_INFO);
            break;
        }
    }

    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerGetAttribute unlock pDTMBPdCtx->hHalLock\n")); 

    return (RMR_OK);
}


/***********************************************************************/
INT32 DTMB_TunerSetAttribute(PTD_SPECIFIC_CTX ptTDSpecificCtx,
                           DRV_SET_TYPE_T  e_set_type,
                           const VOID *pvAnaAttribute,
                           SIZE_T zAnaAttributeLen)
{
    UCHAR ucData = *(UCHAR *)pvAnaAttribute;
    UCHAR *pucData = (UCHAR *)pvAnaAttribute;


    mcSHOW_DBG_MSG4(("DTMB_TunerSetAttribute pDTMBPdCtx->hHalLock\n")); 
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_TunerSetAttribute pDTMBPdCtx->hHalLock\n")); 


    switch (e_set_type)
    {
#ifdef fcTUNE_NOT_START
        case TUNER_SET_SPECIAL_TYPE_ACQ_ACTION_CLASS:
            if (zAnaAttributeLen)
            {
            TUNER_ACQ_ACTION_T *peActionType = (TUNER_ACQ_ACTION_T *) pvAnaAttribute;

                mcSHOW_DBG_MSG(("%s: (%d, %X) eActionType=%d!\n", __FUNCTION__,
                                TUNER_SET_SPECIAL_TYPE_ACQ_ACTION_CLASS,
                                TUNER_SET_SPECIAL_TYPE_ACQ_ACTION_CLASS, *peActionType));
                psDtmbDemodCtx->u1TunerAcqType = *peActionType;
            }
            break;
#endif

    case TUNER_SET_TYPE_TS_TRISTATE:
        if (ucData == BOOL_FALSE) {
            DTMB_SetTsPathMode(psDtmbDemodCtx, TRUE);
        }
        else if (ucData == BOOL_TRUE) {
            DTMB_SetTsPathMode(psDtmbDemodCtx, FALSE);
        }
        break;

    case TUNER_SET_TYPE_TS_SP:
        if (ucData == SP_PARALLEL) {
            DTMB_SetTsOutputMode(psDtmbDemodCtx, TRUE);
        }
        else if (ucData == SP_SERIAL) {
            DTMB_SetTsOutputMode(psDtmbDemodCtx, FALSE);
        }
        break;

    case TUNER_SET_TYPE_CI_CARD_TYPE:
        mcSHOW_DBG_MSG(("DTMB_TunerSetAttribute: TUNER_SET_TYPE_CI_CARD_TYPE\n"));
        if (pucData[0] == TUNER_CI_CARD_TYPE_1) {
            mcSHOW_DBG_MSG(("TUNER_SET_TYPE_CI_CARD_TYPE: TUNER_CI_CARD_TYPE_1, para = %d\n", pucData[1]));
            if (pucData[1] == TRUE) {
                vSetFwVarDTMB(psDtmbDemodCtx, 0x6F, 0);
            }
            else if (pucData[1] == FALSE) {
                vSetFwVarDTMB(psDtmbDemodCtx, 0x6F, 1);
            }
        }
        break;

    case TUNER_SET_TYPE_TS_OUTPUT:
        if (ucData == BOOL_TRUE) {
            DTMB_SetTsOutput(psDtmbDemodCtx, TRUE);
        }
        else if (ucData == BOOL_FALSE) {
            DTMB_SetTsOutput(psDtmbDemodCtx, FALSE);
        }
        break;

    default:
            mcSHOW_DBG_MSG(("DTMB_TunerSetAttribute: RMR_DRV_INV_SET_INFO!\n"));
//            return (RMR_DRV_INV_SET_INFO);
            break;
    }

    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_TunerSetAttribute unlock pDTMBPdCtx->hHalLock\n")); 

    return (RMR_OK);
}


/***********************************************************************/
void DTMB_SetDmxExt(void)
{
    mcSHOW_DBG_MSG4(("DTMB_SetDmxExt pDTMBPdCtx->hHalLock\n")); 
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_SetDmxExt pDTMBPdCtx->hHalLock\n")); 
        
    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_SetDmxExt unlock pDTMBPdCtx->hHalLock\n")); 

}

/***********************************************************************/
void DTMB_TunerBypassI2C(PTD_SPECIFIC_CTX ptTDSpecificCtx, BOOL bSwitchOn)
{   
    //UCHAR ucValue = 0;
    
    //mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);   // no lock due to may be deadlock with TunerAcq

#if defined(CC_MT5135DVBT)||(defined (CC_MT5175) &&( defined(CC_MT5396)||defined(CC_MT5398)||defined(CC_MT5880) ||defined(CC_MT5881) ||defined(CC_MT5399)))//LL for 5175 +5881
		DTMB_TunerI2c(psDtmbDemodCtx, bSwitchOn);
#endif

    //mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
}


#ifdef CC_SUPPORT_STR
/*for warm boot*/
void DTMB_pm_str_suspend(void)
{
	if(pDTMBPdCtx->fgDisStatus == TRUE)
    {
        /* Has Disconnected, return */
        mcSHOW_DBG_MSG(("DTMB Has Disconnect!\n"));
		DTMB_CloseClk(psDtmbDemodCtx);
        return;
    }
    mcSHOW_DBG_MSG4(("DTMB_pm_str_suspend pDTMBPdCtx->hHalLock\n")); 
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("escape DTMB_pm_str_suspend pDTMBPdCtx->hHalLock\n"));
	
    DTMB_DisConnect(psDtmbDemodCtx);
	DTMB_CloseClk(psDtmbDemodCtx);
	
    mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4(("DTMB_pm_str_suspend unlock pDTMBPdCtx->hHalLock\n"));

    /* set disconnect status */
    pDTMBPdCtx->fgDisStatus = TRUE;
    
    return;
}
void DTMB_pm_str_resume(void)
{
	//U32 	freq;
	UINT8	bw = MT5391_BW_8MHz;
	//UINT8   fgChannelScan = FALSE;
	mcSHOW_DBG_MSG4((" DTMB_pm_str_resume pDTMBPdCtx->hHalLock\n"));
    mcMUTEX_LOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4((" escape DTMB_pm_str_resume  pDTMBPdCtx->hHalLock\n"));
	
	DTMB_Connect(psDtmbDemodCtx, bw);	
		
	mcMUTEX_UNLOCK(pDTMBPdCtx->hHalLock);
    mcSHOW_DBG_MSG4((" DTMB_TunerAcq unlock pDTMBPdCtx->hHalLock\n"));
	pDTMBPdCtx->fgDisStatus = FALSE;		
    return;    
}

#endif 

/**********************************************************************/
void PD_DTMB_Register_LTDIS_Fct(PTD_CTX ptTDCtx)
{
    TUNER_DEVICE_CTX_T*    pTunerDeviceCtx = (TUNER_DEVICE_CTX_T*)ptTDCtx;

    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerClose = DTMB_TunerClose;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerAcq = DTMB_TunerAcq;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerGerSync = DTMB_TunerGetSync;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerGetSignal = DTMB_TunerGetSignal;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerGetSignalLevel = DTMB_TunerGetSignalLevel;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerGetSignalLeveldBm = DTMB_TunerGetSignalLeveldBm;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerGetSignalPER = DTMB_TunerGetSignalPER;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerGetSignalSNR = DTMB_TunerGetSignalSNR;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerSetMpgFmt = DTMB_TunerSetMpgFmt;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerGetVer = DTMB_TunerGetVer;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerNimTest = DTMB_TunerNimTest;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerSetRegSetting = DTMB_TunerSetRegSetting;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerShowRegSetting = DTMB_TunerShowRegSetting;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerTestI2C = DTMB_TunerTestI2C;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerCommand = DTMB_TunerCommand;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerDtdCommand = DTMB_TunerDtdCommand;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerDetachI2C = DTMB_TunerDetachI2C;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerDisc = DTMB_TunerDisc;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerSetAttribute = DTMB_TunerSetAttribute;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerGetAttribute = DTMB_TunerGetAttribute;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerBypassI2C = DTMB_TunerBypassI2C;
#ifdef fcADD_DIAG_INFO
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerSetDiagCmd = DTMB_TunerSetDiagCmd;
    pTunerDeviceCtx->tLTDIS_Fct_Tbl.pf_TunerGetDiagInfo = DTMB_TunerGetDiagInfo;
#endif
}

