/*
*File:                tb_Adder_4bit.v
*Author:                Jhury Kevin Lastre
*Class:                CPE 3101L
*Group/Schedule:    Group #6 Wed 9am - 12nn
*Description:        Testbench file for Adder_4Bit
*
**/

`timescale 1 ns / 1 ps
module tb_Adder_4bit();
    reg    [3:0] A, B;
    reg            C_in;

    wire    [3:0]    S;
    wire            C_out;

    Adder_4bit UUT (A, B ,C_in, S, C_out);

    initial
    begin
        A = 4'd0;    B = 4'd0;    C_in = 0;    #10
        A = 4'd3;    B = 4'd8;    C_in = 1;    #10
        A = 4'd11;    B = 4'd3;    C_in = 0;    #10
        A = 4'd12;    B = 4'd6;    C_in = 0;    #10
        A = 4'd5;    B = 4'd4;    C_in = 1;    #10
        A = 4'd1;    B = 4'd9;    C_in = 0;    #10
        A = 4'd15;    B = 4'd15;    C_in = 0;    #10
        A = 4'd15;    B = 4'd15;    C_in = 1;    #10

        $stop;
    end

endmodule