{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488210616069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488210616070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 10:50:15 2017 " "Processing started: Mon Feb 27 10:50:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488210616070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488210616070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488210616070 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488210616452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_ror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_ror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_ror-phase1_tb_arch " "Found design unit 1: phase1_tb_ror-phase1_tb_arch" {  } { { "phase1_tb_ror.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_ror.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617023 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_ror " "Found entity 1: phase1_tb_ror" {  } { { "phase1_tb_ror.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_ror.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_rol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_rol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_rol-phase1_tb_arch " "Found design unit 1: phase1_tb_rol-phase1_tb_arch" {  } { { "phase1_tb_rol.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_rol.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617028 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_rol " "Found entity 1: phase1_tb_rol" {  } { { "phase1_tb_rol.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_rol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_tb-CLA_tb_arch " "Found design unit 1: CLA_tb-CLA_tb_arch" {  } { { "CLA_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/CLA_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617033 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_tb " "Found entity 1: CLA_tb" {  } { { "CLA_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/CLA_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_32_algorithm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_32_algorithm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_32_algorithm_tb-booth_32_algorithm_tb_arch " "Found design unit 1: booth_32_algorithm_tb-booth_32_algorithm_tb_arch" {  } { { "booth_32_algorithm_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/booth_32_algorithm_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617037 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_32_algorithm_tb " "Found entity 1: booth_32_algorithm_tb" {  } { { "booth_32_algorithm_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/booth_32_algorithm_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1-bdf_type " "Found design unit 1: phase1-bdf_type" {  } { { "phase1.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617041 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1 " "Found entity 1: phase1" {  } { { "phase1.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_split-behavioral " "Found design unit 1: Z_split-behavioral" {  } { { "Z_split.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/Z_split.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z_split " "Found entity 1: Z_split" {  } { { "Z_split.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/Z_split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_64-behavioral " "Found design unit 1: register_64-behavioral" {  } { { "register_64.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_64.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617054 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32-behavioral " "Found design unit 1: register_32-behavioral" {  } { { "register_32.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617061 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDMUX-behavioral " "Found design unit 1: MDMUX-behavioral" {  } { { "MDMux.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/MDMux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617070 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDMUX " "Found entity 1: MDMUX" {  } { { "MDMux.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/MDMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_32_to_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_32_to_5-behavioral " "Found design unit 1: encoder_32_to_5-behavioral" {  } { { "encoder_32_to_5.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/encoder_32_to_5.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617081 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/encoder_32_to_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_32_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux_32_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux_32_to_1-behavioral " "Found design unit 1: bus_mux_32_to_1-behavioral" {  } { { "bus_mux_32_to_1.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/bus_mux_32_to_1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617091 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_32_to_1 " "Found entity 1: bus_mux_32_to_1" {  } { { "bus_mux_32_to_1.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/bus_mux_32_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_32_algorithm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_32_algorithm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_32_algorithm-behavioral " "Found design unit 1: booth_32_algorithm-behavioral" {  } { { "booth_32_algorithm.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/booth_32_algorithm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617102 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_32_algorithm " "Found entity 1: booth_32_algorithm" {  } { { "booth_32_algorithm.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/booth_32_algorithm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617110 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb-phase1_tb_arch " "Found design unit 1: phase1_tb-phase1_tb_arch" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617120 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb " "Found entity 1: phase1_tb" {  } { { "phase1_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_sub-phase1_tb_arch " "Found design unit 1: phase1_tb_sub-phase1_tb_arch" {  } { { "phase1_tb_sub.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_sub.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617130 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_sub " "Found entity 1: phase1_tb_sub" {  } { { "phase1_tb_sub.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_add-phase1_tb_arch " "Found design unit 1: phase1_tb_add-phase1_tb_arch" {  } { { "phase1_tb_add.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_add.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617140 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_add " "Found entity 1: phase1_tb_add" {  } { { "phase1_tb_add.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_add.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_mul-phase1_tb_arch " "Found design unit 1: phase1_tb_mul-phase1_tb_arch" {  } { { "phase1_tb_mul.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_mul.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617150 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_mul " "Found entity 1: phase1_tb_mul" {  } { { "phase1_tb_mul.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_mul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_div-phase1_tb_arch " "Found design unit 1: phase1_tb_div-phase1_tb_arch" {  } { { "phase1_tb_div.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617160 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_div " "Found entity 1: phase1_tb_div" {  } { { "phase1_tb_div.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_and-phase1_tb_arch " "Found design unit 1: phase1_tb_and-phase1_tb_arch" {  } { { "phase1_tb_and.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_and.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617170 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_and " "Found entity 1: phase1_tb_and" {  } { { "phase1_tb_and.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_and.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_or-phase1_tb_arch " "Found design unit 1: phase1_tb_or-phase1_tb_arch" {  } { { "phase1_tb_or.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_or.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617179 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_or " "Found entity 1: phase1_tb_or" {  } { { "phase1_tb_or.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_or.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_srl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_srl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_srl-phase1_tb_arch " "Found design unit 1: phase1_tb_srl-phase1_tb_arch" {  } { { "phase1_tb_srl.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_srl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617189 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_srl " "Found entity 1: phase1_tb_srl" {  } { { "phase1_tb_srl.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_srl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_sll-phase1_tb_arch " "Found design unit 1: phase1_tb_sll-phase1_tb_arch" {  } { { "phase1_tb_sll.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_sll.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617199 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_sll " "Found entity 1: phase1_tb_sll" {  } { { "phase1_tb_sll.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_sll.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_neg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_neg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_neg-phase1_tb_arch " "Found design unit 1: phase1_tb_neg-phase1_tb_arch" {  } { { "phase1_tb_neg.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_neg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617209 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_neg " "Found entity 1: phase1_tb_neg" {  } { { "phase1_tb_neg.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_neg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1_tb_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase1_tb_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase1_tb_not-phase1_tb_arch " "Found design unit 1: phase1_tb_not-phase1_tb_arch" {  } { { "phase1_tb_not.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_not.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617219 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase1_tb_not " "Found entity 1: phase1_tb_not" {  } { { "phase1_tb_not.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1_tb_not.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_lookahead_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_lookahead_adder-behavioral " "Found design unit 1: carry_lookahead_adder-behavioral" {  } { { "carry_lookahead_adder.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/carry_lookahead_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617228 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/carry_lookahead_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488210617228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488210617228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase1 " "Elaborating entity \"phase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488210617320 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C_sign_in phase1.vhd(224) " "VHDL Signal Declaration warning at phase1.vhd(224): used implicit default value for signal \"C_sign_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "phase1.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1.vhd" 224 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1488210617331 "|phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "In_port_in phase1.vhd(225) " "VHDL Signal Declaration warning at phase1.vhd(225): used implicit default value for signal \"In_port_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "phase1.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1.vhd" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1488210617331 "|phase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 register_32:b2v_C_sign_extended " "Elaborating entity \"register_32\" for hierarchy \"register_32:b2v_C_sign_extended\"" {  } { { "phase1.vhd" "b2v_C_sign_extended" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488210617334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:b2v_inst " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:b2v_inst\"" {  } { { "phase1.vhd" "b2v_inst" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488210617340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_32_to_1 bus_mux_32_to_1:b2v_inst1 " "Elaborating entity \"bus_mux_32_to_1\" for hierarchy \"bus_mux_32_to_1:b2v_inst1\"" {  } { { "phase1.vhd" "b2v_inst1" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488210617343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst3\"" {  } { { "phase1.vhd" "b2v_inst3" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488210617347 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ALU.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1488210617351 "|phase1|ALU:b2v_inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(21) " "VHDL Process Statement warning at ALU.vhd(21): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ALU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1488210617351 "|phase1|ALU:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_split Z_split:b2v_inst4 " "Elaborating entity \"Z_split\" for hierarchy \"Z_split:b2v_inst4\"" {  } { { "phase1.vhd" "b2v_inst4" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488210617352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDMUX MDMUX:b2v_inst6 " "Elaborating entity \"MDMUX\" for hierarchy \"MDMUX:b2v_inst6\"" {  } { { "phase1.vhd" "b2v_inst6" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488210617355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64 register_64:b2v_Z " "Elaborating entity \"register_64\" for hierarchy \"register_64:b2v_Z\"" {  } { { "phase1.vhd" "b2v_Z" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase1.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488210617385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488210618063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 10:50:18 2017 " "Processing ended: Mon Feb 27 10:50:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488210618063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488210618063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488210618063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488210618063 ""}
