// Seed: 2507999001
module module_0;
  always @(posedge 1 == id_1) begin
    id_1 = #id_2{id_2, 1};
    if (1 == id_2) begin
      disable id_3;
    end
  end
  always
    if (1'b0) id_1 <= id_1 + 1;
    else $display(1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  wire id_8;
  supply0 id_9 = 1'b0;
  assign id_4 = (id_2);
  module_0();
endmodule
