In this project I will demonstrate my basic understanding of about ALU and write a verilog code and proceed with the RTLGDSII flow of the design.
