<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p155" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_155{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_155{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_155{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_155{left:70px;bottom:408px;letter-spacing:0.14px;}
#t5_155{left:151px;bottom:408px;letter-spacing:0.2px;word-spacing:0.01px;}
#t6_155{left:150px;bottom:382px;letter-spacing:0.21px;}
#t7_155{left:70px;bottom:357px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t8_155{left:70px;bottom:341px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t9_155{left:70px;bottom:324px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ta_155{left:70px;bottom:307px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tb_155{left:70px;bottom:283px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#tc_155{left:70px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_155{left:70px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#te_155{left:70px;bottom:232px;letter-spacing:-0.15px;word-spacing:-1.41px;}
#tf_155{left:70px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tg_155{left:70px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#th_155{left:70px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_155{left:82px;bottom:998px;letter-spacing:-0.17px;}
#tj_155{left:139px;bottom:998px;letter-spacing:-0.17px;}
#tk_155{left:190px;bottom:998px;letter-spacing:-0.15px;}
#tl_155{left:438px;bottom:998px;letter-spacing:-0.16px;}
#tm_155{left:531px;bottom:998px;letter-spacing:-0.11px;}
#tn_155{left:531px;bottom:976px;letter-spacing:-0.13px;}
#to_155{left:82px;bottom:952px;letter-spacing:-0.17px;}
#tp_155{left:139px;bottom:952px;letter-spacing:-0.17px;}
#tq_155{left:190px;bottom:952px;letter-spacing:-0.15px;}
#tr_155{left:438px;bottom:952px;letter-spacing:-0.16px;}
#ts_155{left:531px;bottom:952px;letter-spacing:-0.11px;}
#tt_155{left:531px;bottom:930px;letter-spacing:-0.13px;}
#tu_155{left:82px;bottom:906px;letter-spacing:-0.17px;}
#tv_155{left:139px;bottom:906px;letter-spacing:-0.17px;}
#tw_155{left:190px;bottom:906px;letter-spacing:-0.15px;}
#tx_155{left:438px;bottom:906px;letter-spacing:-0.16px;}
#ty_155{left:531px;bottom:906px;letter-spacing:-0.11px;}
#tz_155{left:531px;bottom:885px;letter-spacing:-0.13px;}
#t10_155{left:82px;bottom:860px;letter-spacing:-0.17px;}
#t11_155{left:139px;bottom:860px;letter-spacing:-0.17px;}
#t12_155{left:190px;bottom:860px;letter-spacing:-0.15px;}
#t13_155{left:438px;bottom:860px;letter-spacing:-0.16px;}
#t14_155{left:531px;bottom:860px;letter-spacing:-0.11px;}
#t15_155{left:531px;bottom:839px;letter-spacing:-0.13px;}
#t16_155{left:82px;bottom:814px;letter-spacing:-0.17px;}
#t17_155{left:139px;bottom:814px;letter-spacing:-0.17px;}
#t18_155{left:190px;bottom:814px;letter-spacing:-0.15px;}
#t19_155{left:438px;bottom:814px;letter-spacing:-0.16px;}
#t1a_155{left:531px;bottom:814px;letter-spacing:-0.11px;}
#t1b_155{left:531px;bottom:793px;letter-spacing:-0.13px;}
#t1c_155{left:81px;bottom:768px;letter-spacing:-0.18px;}
#t1d_155{left:139px;bottom:768px;letter-spacing:-0.17px;}
#t1e_155{left:190px;bottom:768px;letter-spacing:-0.16px;}
#t1f_155{left:438px;bottom:768px;letter-spacing:-0.16px;}
#t1g_155{left:531px;bottom:768px;letter-spacing:-0.11px;}
#t1h_155{left:531px;bottom:747px;letter-spacing:-0.13px;}
#t1i_155{left:82px;bottom:723px;letter-spacing:-0.15px;}
#t1j_155{left:139px;bottom:723px;letter-spacing:-0.17px;}
#t1k_155{left:190px;bottom:723px;letter-spacing:-0.16px;}
#t1l_155{left:438px;bottom:723px;letter-spacing:-0.16px;}
#t1m_155{left:531px;bottom:723px;letter-spacing:-0.11px;}
#t1n_155{left:531px;bottom:701px;letter-spacing:-0.13px;}
#t1o_155{left:82px;bottom:677px;letter-spacing:-0.17px;}
#t1p_155{left:139px;bottom:677px;letter-spacing:-0.17px;}
#t1q_155{left:190px;bottom:677px;letter-spacing:-0.15px;}
#t1r_155{left:438px;bottom:677px;letter-spacing:-0.16px;}
#t1s_155{left:531px;bottom:677px;letter-spacing:-0.11px;}
#t1t_155{left:531px;bottom:655px;letter-spacing:-0.13px;}
#t1u_155{left:82px;bottom:631px;letter-spacing:-0.17px;}
#t1v_155{left:139px;bottom:631px;letter-spacing:-0.16px;}
#t1w_155{left:190px;bottom:631px;letter-spacing:-0.15px;}
#t1x_155{left:438px;bottom:631px;letter-spacing:-0.16px;}
#t1y_155{left:531px;bottom:631px;letter-spacing:-0.12px;}
#t1z_155{left:531px;bottom:609px;letter-spacing:-0.13px;}
#t20_155{left:82px;bottom:585px;letter-spacing:-0.17px;}
#t21_155{left:139px;bottom:585px;letter-spacing:-0.17px;}
#t22_155{left:190px;bottom:585px;letter-spacing:-0.15px;}
#t23_155{left:438px;bottom:585px;letter-spacing:-0.16px;}
#t24_155{left:531px;bottom:585px;letter-spacing:-0.11px;}
#t25_155{left:531px;bottom:564px;letter-spacing:-0.13px;}
#t26_155{left:82px;bottom:539px;letter-spacing:-0.17px;}
#t27_155{left:139px;bottom:539px;letter-spacing:-0.17px;}
#t28_155{left:190px;bottom:539px;letter-spacing:-0.15px;}
#t29_155{left:438px;bottom:539px;letter-spacing:-0.16px;}
#t2a_155{left:531px;bottom:539px;letter-spacing:-0.11px;}
#t2b_155{left:531px;bottom:518px;letter-spacing:-0.13px;}
#t2c_155{left:76px;bottom:493px;letter-spacing:-0.11px;}
#t2d_155{left:76px;bottom:477px;letter-spacing:-0.12px;}
#t2e_155{left:133px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2f_155{left:222px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2g_155{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2h_155{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2i_155{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2j_155{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t2k_155{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2l_155{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2m_155{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_155{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_155{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_155{font-size:21px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_155{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_155{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_155{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_155{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts155" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg155Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg155" style="-webkit-user-select: none;"><object width="935" height="1210" data="155/155.svg" type="image/svg+xml" id="pdf155" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_155" class="t s1_155">Vol. 4 </span><span id="t2_155" class="t s1_155">2-139 </span>
<span id="t3_155" class="t s2_155">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_155" class="t s3_155">2.7 </span><span id="t5_155" class="t s3_155">MSRS IN INTEL ATOM® PROCESSORS BASED ON TREMONT </span>
<span id="t6_155" class="t s3_155">MICROARCHITECTURE </span>
<span id="t7_155" class="t s4_155">Processors based on the Tremont microarchitecture support MSRs listed in Table 2-6, Table 2-12, Table 2-13, and </span>
<span id="t8_155" class="t s4_155">Table 2-14. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_86H, 06_96H, or </span>
<span id="t9_155" class="t s4_155">06_9CH; see Table 2-1. For an MSR listed in Table 2-14 that also appears in the model-specific tables of prior </span>
<span id="ta_155" class="t s4_155">generations, Table 2-14 supersede prior generation tables. </span>
<span id="tb_155" class="t s4_155">In the Tremont microarchitecture, the scope column indicates the following: “Core” means each processor core has </span>
<span id="tc_155" class="t s4_155">a separate MSR, or a bit field not shared with another processor core. “Module” means the MSR or the bit field is </span>
<span id="td_155" class="t s4_155">shared by a subset of the processor cores in the physical package. The number of processor cores in this subset is </span>
<span id="te_155" class="t s4_155">model specific and may differ between different processors. For all processors based on Tremont microarchitecture, </span>
<span id="tf_155" class="t s4_155">the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used to figure </span>
<span id="tg_155" class="t s4_155">out which processors are in the same module. “Package” means all processor cores in the physical package share </span>
<span id="th_155" class="t s4_155">the same MSR or bit interface. </span>
<span id="ti_155" class="t s5_155">DD5H </span><span id="tj_155" class="t s5_155">3521 </span><span id="tk_155" class="t s5_155">MSR_LASTBRANCH_INFO_21 </span><span id="tl_155" class="t s5_155">Core </span><span id="tm_155" class="t s5_155">Last Branch Record 21 Additional Information (R/W) </span>
<span id="tn_155" class="t s5_155">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="to_155" class="t s5_155">DD6H </span><span id="tp_155" class="t s5_155">3522 </span><span id="tq_155" class="t s5_155">MSR_LASTBRANCH_INFO_22 </span><span id="tr_155" class="t s5_155">Core </span><span id="ts_155" class="t s5_155">Last Branch Record 22 Additional Information (R/W) </span>
<span id="tt_155" class="t s5_155">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="tu_155" class="t s5_155">DD7H </span><span id="tv_155" class="t s5_155">3523 </span><span id="tw_155" class="t s5_155">MSR_LASTBRANCH_INFO_23 </span><span id="tx_155" class="t s5_155">Core </span><span id="ty_155" class="t s5_155">Last Branch Record 23 Additional Information (R/W) </span>
<span id="tz_155" class="t s5_155">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="t10_155" class="t s5_155">DD8H </span><span id="t11_155" class="t s5_155">3524 </span><span id="t12_155" class="t s5_155">MSR_LASTBRANCH_INFO_24 </span><span id="t13_155" class="t s5_155">Core </span><span id="t14_155" class="t s5_155">Last Branch Record 24 Additional Information (R/W) </span>
<span id="t15_155" class="t s5_155">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="t16_155" class="t s5_155">DD9H </span><span id="t17_155" class="t s5_155">3525 </span><span id="t18_155" class="t s5_155">MSR_LASTBRANCH_INFO_25 </span><span id="t19_155" class="t s5_155">Core </span><span id="t1a_155" class="t s5_155">Last Branch Record 25 Additional Information (R/W) </span>
<span id="t1b_155" class="t s5_155">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="t1c_155" class="t s5_155">DDAH </span><span id="t1d_155" class="t s5_155">3526 </span><span id="t1e_155" class="t s5_155">MSR_LASTBRANCH_INFO_26 </span><span id="t1f_155" class="t s5_155">Core </span><span id="t1g_155" class="t s5_155">Last Branch Record 26 Additional Information (R/W) </span>
<span id="t1h_155" class="t s5_155">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="t1i_155" class="t s5_155">DDBH </span><span id="t1j_155" class="t s5_155">3527 </span><span id="t1k_155" class="t s5_155">MSR_LASTBRANCH_INFO_27 </span><span id="t1l_155" class="t s5_155">Core </span><span id="t1m_155" class="t s5_155">Last Branch Record 27 Additional Information (R/W) </span>
<span id="t1n_155" class="t s5_155">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="t1o_155" class="t s5_155">DDCH </span><span id="t1p_155" class="t s5_155">3528 </span><span id="t1q_155" class="t s5_155">MSR_LASTBRANCH_INFO_28 </span><span id="t1r_155" class="t s5_155">Core </span><span id="t1s_155" class="t s5_155">Last Branch Record 28 Additional Information (R/W) </span>
<span id="t1t_155" class="t s5_155">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="t1u_155" class="t s5_155">DDDH </span><span id="t1v_155" class="t s5_155">3529 </span><span id="t1w_155" class="t s5_155">MSR_LASTBRANCH_INFO_29 </span><span id="t1x_155" class="t s5_155">Core </span><span id="t1y_155" class="t s5_155">Last Branch Record 29 Additional Information (R/W) </span>
<span id="t1z_155" class="t s5_155">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="t20_155" class="t s5_155">DDEH </span><span id="t21_155" class="t s5_155">3530 </span><span id="t22_155" class="t s5_155">MSR_LASTBRANCH_INFO_30 </span><span id="t23_155" class="t s5_155">Core </span><span id="t24_155" class="t s5_155">Last Branch Record 30 Additional Information (R/W) </span>
<span id="t25_155" class="t s5_155">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="t26_155" class="t s5_155">DDFH </span><span id="t27_155" class="t s5_155">3531 </span><span id="t28_155" class="t s5_155">MSR_LASTBRANCH_INFO_31 </span><span id="t29_155" class="t s5_155">Core </span><span id="t2a_155" class="t s5_155">Last Branch Record 31 Additional Information (R/W) </span>
<span id="t2b_155" class="t s5_155">See description of MSR_LASTBRANCH_INFO_0. </span>
<span id="t2c_155" class="t s5_155">See Table 2-6, Table 2-12, and Table 2-13 for MSR definitions applicable to processors with a CPUID Signature </span>
<span id="t2d_155" class="t s5_155">DisplayFamily_DisplayModel value of 06_7AH. </span>
<span id="t2e_155" class="t s6_155">Table 2-13. </span><span id="t2f_155" class="t s6_155">MSRs in Intel Atom® Processors Based on Goldmont Plus Microarchitecture (Contd.) </span>
<span id="t2g_155" class="t s7_155">Register </span>
<span id="t2h_155" class="t s7_155">Address </span><span id="t2i_155" class="t s7_155">Register Name / Bit Fields </span><span id="t2j_155" class="t s7_155">Scope </span><span id="t2k_155" class="t s7_155">Bit Description </span>
<span id="t2l_155" class="t s7_155">Hex </span><span id="t2m_155" class="t s7_155">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
