verilog fifo_generator_v13_2_8  \
"../../../ipstatic/simulation/fifo_generator_vlog_beh.v" \
"../../../ipstatic/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib  \
"../../../../UART_F2.gen/sources_1/ip/fifo_generator_0_1/sim/fifo_generator_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
