<def f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='595' ll='597' type='bool llvm::PPCInstrInfo::isSignExtended(const llvm::MachineInstr &amp; MI, const unsigned int depth = 0) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='593'>/// Return true if the output of the instruction is always a sign-extended,
  /// i.e. 0 to 31-th bits are same as 32-th bit.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='10632' u='c' c='_ZL14isSignExtendedRN4llvm12MachineInstrEPKNS_12PPCInstrInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2394' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='828' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
