#include "core/grh.hpp"
#include "core/transform.hpp"
#include "emit/grhsim_cpp.hpp"
#include "transform/activity_schedule.hpp"

#include <array>
#include <algorithm>
#include <cstdlib>
#include <filesystem>
#include <fstream>
#include <iostream>
#include <string>
#include <string_view>
#include <vector>

using namespace wolvrix::lib::emit;
using namespace wolvrix::lib::grh;
using namespace wolvrix::lib::transform;

namespace
{
    constexpr std::string_view kHarnessCompileFlags = "-std=c++20 -O0";

    int fail(const std::string &message)
    {
        std::cerr << "[emit_grhsim_cpp] " << message << '\n';
        return 1;
    }

    std::string readFile(const std::filesystem::path &path)
    {
        std::ifstream stream(path);
        if (!stream.is_open())
        {
            return {};
        }
        return std::string(std::istreambuf_iterator<char>(stream), std::istreambuf_iterator<char>());
    }

    std::string readFiles(const std::vector<std::filesystem::path> &paths)
    {
        std::string out;
        for (const auto &path : paths)
        {
            out += readFile(path);
        }
        return out;
    }

    std::size_t countSubstring(std::string_view text, std::string_view needle)
    {
        if (needle.empty())
        {
            return 0;
        }
        std::size_t count = 0;
        std::size_t pos = 0;
        while ((pos = text.find(needle, pos)) != std::string_view::npos)
        {
            ++count;
            pos += needle.size();
        }
        return count;
    }

    std::vector<std::filesystem::path> collectSchedFiles(const std::filesystem::path &dir, std::string_view prefix)
    {
        std::vector<std::filesystem::path> files;
        if (!std::filesystem::exists(dir))
        {
            return files;
        }
        for (const auto &entry : std::filesystem::directory_iterator(dir))
        {
            if (!entry.is_regular_file())
            {
                continue;
            }
            const std::string name = entry.path().filename().string();
            if (name.rfind(std::string(prefix), 0) == 0 && name.ends_with(".cpp"))
            {
                files.push_back(entry.path());
            }
        }
        std::sort(files.begin(), files.end());
        return files;
    }

    ValueId makeLogicValue(Graph &graph, std::string_view name, int32_t width, bool isSigned = false)
    {
        return graph.createValue(graph.internSymbol(std::string(name)), width, isSigned, ValueType::Logic);
    }

    ValueId makeStringValue(Graph &graph, std::string_view name)
    {
        return graph.createValue(graph.internSymbol(std::string(name)), 0, false, ValueType::String);
    }

    ValueId makeRealValue(Graph &graph, std::string_view name)
    {
        return graph.createValue(graph.internSymbol(std::string(name)), 0, false, ValueType::Real);
    }

    ValueId addConstant(Graph &graph,
                        std::string_view opName,
                        std::string_view valueName,
                        int32_t width,
                        std::string literal,
                        ValueType type = ValueType::Logic,
                        bool isSigned = false)
    {
        ValueId value = graph.createValue(graph.internSymbol(std::string(valueName)), width, isSigned, type);
        OperationId op = graph.createOperation(OperationKind::kConstant,
                                               graph.internSymbol(std::string(opName)));
        graph.addResult(op, value);
        graph.setAttr(op, "constValue", std::move(literal));
        return value;
    }

    std::string allOnesLiteral(int32_t width)
    {
        return std::to_string(width) + "'b" + std::string(static_cast<std::size_t>(width), '1');
    }

    Design buildDesign(const std::string &wideMemInitFile)
    {
        Design design;
        Graph &graph = design.createGraph("top");
        design.markAsTop(graph.symbol());

        ValueId clk = makeLogicValue(graph, "clk", 1);
        ValueId en = makeLogicValue(graph, "en", 1);
        ValueId a = makeLogicValue(graph, "a", 8);
        ValueId comb = makeLogicValue(graph, "comb", 8);
        ValueId b = makeLogicValue(graph, "b", 8);
        ValueId sh = makeLogicValue(graph, "sh", 3);
        ValueId rep2 = makeLogicValue(graph, "rep2", 2);
        ValueId sa = makeLogicValue(graph, "sa", 8, true);
        ValueId ss4 = makeLogicValue(graph, "ss4", 4, true);
        ValueId midIn = makeLogicValue(graph, "mid_in", 96);
        ValueId wideIn = makeLogicValue(graph, "wide_in", 130);
        ValueId wideMaskDyn = makeLogicValue(graph, "wide_mask_dyn", 130);
        ValueId wideAddr = makeLogicValue(graph, "wide_addr", 2);
        ValueId wideMemIdx = makeLogicValue(graph, "wide_mem_idx", 65);
        ValueId wideSignedIn = makeLogicValue(graph, "wide_signed_in", 65, true);
        ValueId padIn = makeLogicValue(graph, "pad_in", 8);
        graph.bindInputPort("clk", clk);
        graph.bindInputPort("en", en);
        graph.bindInputPort("a", a);
        graph.bindInputPort("comb", comb);
        graph.bindInputPort("b", b);
        graph.bindInputPort("sh", sh);
        graph.bindInputPort("rep2", rep2);
        graph.bindInputPort("sa", sa);
        graph.bindInputPort("ss4", ss4);
        graph.bindInputPort("mid_in", midIn);
        graph.bindInputPort("wide_in", wideIn);
        graph.bindInputPort("wide_mask_dyn", wideMaskDyn);
        graph.bindInputPort("wide_addr", wideAddr);
        graph.bindInputPort("wide_mem_idx", wideMemIdx);
        graph.bindInputPort("wide_signed_in", wideSignedIn);

        OperationId reg = graph.createOperation(OperationKind::kRegister, graph.internSymbol("reg_q"));
        graph.setAttr(reg, "width", static_cast<int64_t>(8));
        graph.setAttr(reg, "isSigned", false);
        graph.setAttr(reg, "initValue", std::string("8'h2"));

        OperationId randReg = graph.createOperation(OperationKind::kRegister, graph.internSymbol("rand_reg_q"));
        graph.setAttr(randReg, "width", static_cast<int64_t>(32));
        graph.setAttr(randReg, "isSigned", false);
        graph.setAttr(randReg, "initValue", std::string("$random"));

        ValueId randRegQ = makeLogicValue(graph, "rand_reg_q_read", 32);
        OperationId randRegRead = graph.createOperation(OperationKind::kRegisterReadPort,
                                                        graph.internSymbol("rand_reg_q_read_op"));
        graph.addResult(randRegRead, randRegQ);
        graph.setAttr(randRegRead, "regSymbol", std::string("rand_reg_q"));
        graph.bindOutputPort("rand_y", randRegQ);

        ValueId regQ = makeLogicValue(graph, "reg_q_read", 8);
        OperationId regRead = graph.createOperation(OperationKind::kRegisterReadPort,
                                                    graph.internSymbol("reg_q_read_op"));
        graph.addResult(regRead, regQ);
        graph.setAttr(regRead, "regSymbol", std::string("reg_q"));

        ValueId mask = addConstant(graph, "const_mask", "mask", 8, "8'hFF");
        ValueId wideZero = addConstant(graph, "const_wide_zero", "wide_zero", 130, "130'h0");
        ValueId wideOne = addConstant(graph, "const_wide_one", "wide_one", 130, "130'h1");
        ValueId wideTwo = addConstant(graph, "const_wide_two", "wide_two", 130, "130'h2");
        ValueId wideGeneralDivisor = addConstant(graph, "const_wide_general_divisor", "wide_general_divisor", 130,
                                                 "130'h080000000000000000000000000000003");
        ValueId midWideConst = addConstant(graph, "const_mid_wide", "mid_wide_const", 96, "96'h000000010000000000000003");
        ValueId smallTwo = addConstant(graph, "const_small_two", "small_two", 2, "2'd2");
        ValueId sh65 = addConstant(graph, "const_sh65", "sh65", 7, "7'd65");
        ValueId wideMask = addConstant(graph, "const_wide_mask", "wide_mask", 130, allOnesLiteral(130));
        ValueId idxWriteData = addConstant(graph, "const_idx_write_data", "idx_write_data", 8, "8'h44");
        ValueId fmt = addConstant(graph, "const_fmt", "fmt", 0, "\"q=%0d\"", ValueType::String);
        ValueId signedOne8 = addConstant(graph, "const_signed_one8", "signed_one8", 8, "8'sd1", ValueType::Logic, true);
        ValueId signedTwo8 = addConstant(graph, "const_signed_two8", "signed_two8", 8, "8'sd2", ValueType::Logic, true);
        ValueId signedThree8 = addConstant(graph, "const_signed_three8", "signed_three8", 8, "8'sd3", ValueType::Logic, true);
        ValueId wideSignedOne = addConstant(graph, "const_wide_signed_one", "wide_signed_one", 130, "130'sd1", ValueType::Logic, true);
        ValueId wideSignedTwo = addConstant(graph, "const_wide_signed_two", "wide_signed_two", 130, "130'sd2", ValueType::Logic, true);

        ValueId sum = makeLogicValue(graph, "sum", 8);
        OperationId add = graph.createOperation(OperationKind::kAdd, graph.internSymbol("sum_add"));
        graph.addOperand(add, regQ);
        graph.addOperand(add, a);
        graph.addResult(add, sum);
        graph.bindOutputPort("y", sum);

        ValueId smallConcatLoopY = makeLogicValue(graph, "small_concat_loop_y", 8);
        OperationId smallConcatLoop =
            graph.createOperation(OperationKind::kConcat, graph.internSymbol("small_concat_loop_op"));
        graph.addOperand(smallConcatLoop, en);
        graph.addOperand(smallConcatLoop, clk);
        graph.addOperand(smallConcatLoop, en);
        graph.addOperand(smallConcatLoop, clk);
        graph.addOperand(smallConcatLoop, en);
        graph.addOperand(smallConcatLoop, clk);
        graph.addOperand(smallConcatLoop, en);
        graph.addOperand(smallConcatLoop, clk);
        graph.addResult(smallConcatLoop, smallConcatLoopY);
        graph.bindOutputPort("small_concat_loop_y", smallConcatLoopY);

        ValueId wideConcatLoopY = makeLogicValue(graph, "wide_concat_loop_y", 72);
        OperationId wideConcatLoop =
            graph.createOperation(OperationKind::kConcat, graph.internSymbol("wide_concat_loop_op"));
        for (int i = 0; i < 9; ++i)
        {
            graph.addOperand(wideConcatLoop, sum);
        }
        graph.addResult(wideConcatLoop, wideConcatLoopY);
        graph.bindOutputPort("wide_concat_loop_y", wideConcatLoopY);

        ValueId padSeenY = makeLogicValue(graph, "pad_seen_y", 8);
        OperationId padSeenAdd = graph.createOperation(OperationKind::kAdd, graph.internSymbol("pad_seen_add"));
        graph.addOperand(padSeenAdd, padIn);
        graph.addOperand(padSeenAdd, a);
        graph.addResult(padSeenAdd, padSeenY);
        graph.bindOutputPort("pad_seen_y", padSeenY);

        ValueId padOut = makeLogicValue(graph, "pad_out", 8);
        OperationId padOutXor = graph.createOperation(OperationKind::kXor, graph.internSymbol("pad_out_xor"));
        graph.addOperand(padOutXor, comb);
        graph.addOperand(padOutXor, a);
        graph.addResult(padOutXor, padOut);

        ValueId padOe = makeLogicValue(graph, "pad_oe", 1);
        OperationId padOeAssign = graph.createOperation(OperationKind::kAssign, graph.internSymbol("pad_oe_assign"));
        graph.addOperand(padOeAssign, en);
        graph.addResult(padOeAssign, padOe);

        graph.bindInoutPort("pad", padIn, padOut, padOe);

        ValueId mulY = makeLogicValue(graph, "mul_y", 8);
        OperationId mul = graph.createOperation(OperationKind::kMul, graph.internSymbol("mul_op"));
        graph.addOperand(mul, comb);
        graph.addOperand(mul, b);
        graph.addResult(mul, mulY);
        graph.bindOutputPort("mul_y", mulY);

        ValueId divY = makeLogicValue(graph, "div_y", 8);
        OperationId div = graph.createOperation(OperationKind::kDiv, graph.internSymbol("div_op"));
        graph.addOperand(div, comb);
        graph.addOperand(div, b);
        graph.addResult(div, divY);
        graph.bindOutputPort("div_y", divY);

        ValueId modY = makeLogicValue(graph, "mod_y", 8);
        OperationId mod = graph.createOperation(OperationKind::kMod, graph.internSymbol("mod_op"));
        graph.addOperand(mod, comb);
        graph.addOperand(mod, b);
        graph.addResult(mod, modY);
        graph.bindOutputPort("mod_y", modY);

        ValueId shlY = makeLogicValue(graph, "shl_y", 8);
        OperationId shlOp = graph.createOperation(OperationKind::kShl, graph.internSymbol("shl_op"));
        graph.addOperand(shlOp, comb);
        graph.addOperand(shlOp, sh);
        graph.addResult(shlOp, shlY);
        graph.bindOutputPort("shl_y", shlY);

        ValueId lshrY = makeLogicValue(graph, "lshr_y", 8);
        OperationId lshrOp = graph.createOperation(OperationKind::kLShr, graph.internSymbol("lshr_op"));
        graph.addOperand(lshrOp, comb);
        graph.addOperand(lshrOp, sh);
        graph.addResult(lshrOp, lshrY);
        graph.bindOutputPort("lshr_y", lshrY);

        ValueId ashrY = makeLogicValue(graph, "ashr_y", 8, true);
        OperationId ashrOp = graph.createOperation(OperationKind::kAShr, graph.internSymbol("ashr_op"));
        graph.addOperand(ashrOp, sa);
        graph.addOperand(ashrOp, sh);
        graph.addResult(ashrOp, ashrY);
        graph.bindOutputPort("ashr_y", ashrY);

        ValueId redOrY = makeLogicValue(graph, "red_or_y", 1);
        OperationId redOrOp = graph.createOperation(OperationKind::kReduceOr, graph.internSymbol("red_or_op"));
        graph.addOperand(redOrOp, comb);
        graph.addResult(redOrOp, redOrY);
        graph.bindOutputPort("red_or_y", redOrY);

        ValueId redXorY = makeLogicValue(graph, "red_xor_y", 1);
        OperationId redXorOp = graph.createOperation(OperationKind::kReduceXor, graph.internSymbol("red_xor_op"));
        graph.addOperand(redXorOp, comb);
        graph.addResult(redXorOp, redXorY);
        graph.bindOutputPort("red_xor_y", redXorY);

        ValueId sliceY = makeLogicValue(graph, "slice_y", 3);
        OperationId sliceOp = graph.createOperation(OperationKind::kSliceDynamic, graph.internSymbol("slice_dyn_op"));
        graph.addOperand(sliceOp, comb);
        graph.addOperand(sliceOp, sh);
        graph.addResult(sliceOp, sliceY);
        graph.setAttr(sliceOp, "sliceWidth", static_cast<int64_t>(3));
        graph.bindOutputPort("slice_y", sliceY);

        ValueId repY = makeLogicValue(graph, "rep_y", 8);
        OperationId repOp = graph.createOperation(OperationKind::kReplicate, graph.internSymbol("rep_op"));
        graph.addOperand(repOp, rep2);
        graph.addResult(repOp, repY);
        graph.setAttr(repOp, "rep", static_cast<int64_t>(4));
        graph.bindOutputPort("rep_y", repY);

        ValueId caseEqY = makeLogicValue(graph, "case_eq_y", 1);
        OperationId caseEq = graph.createOperation(OperationKind::kCaseEq, graph.internSymbol("case_eq_op"));
        graph.addOperand(caseEq, comb);
        graph.addOperand(caseEq, a);
        graph.addResult(caseEq, caseEqY);
        graph.bindOutputPort("case_eq_y", caseEqY);

        ValueId caseNeY = makeLogicValue(graph, "case_ne_y", 1);
        OperationId caseNe = graph.createOperation(OperationKind::kCaseNe, graph.internSymbol("case_ne_op"));
        graph.addOperand(caseNe, comb);
        graph.addOperand(caseNe, a);
        graph.addResult(caseNe, caseNeY);
        graph.bindOutputPort("case_ne_y", caseNeY);

        ValueId wildcardEqY = makeLogicValue(graph, "wildcard_eq_y", 1);
        OperationId wildcardEq = graph.createOperation(OperationKind::kWildcardEq, graph.internSymbol("wildcard_eq_op"));
        graph.addOperand(wildcardEq, a);
        graph.addOperand(wildcardEq, b);
        graph.addResult(wildcardEq, wildcardEqY);
        graph.bindOutputPort("wildcard_eq_y", wildcardEqY);

        ValueId wildcardNeY = makeLogicValue(graph, "wildcard_ne_y", 1);
        OperationId wildcardNe = graph.createOperation(OperationKind::kWildcardNe, graph.internSymbol("wildcard_ne_op"));
        graph.addOperand(wildcardNe, comb);
        graph.addOperand(wildcardNe, b);
        graph.addResult(wildcardNe, wildcardNeY);
        graph.bindOutputPort("wildcard_ne_y", wildcardNeY);

        ValueId sliceArrayIn = makeLogicValue(graph, "slice_array_in", 24);
        OperationId sliceArrayConcat = graph.createOperation(OperationKind::kConcat,
                                                             graph.internSymbol("slice_array_concat_op"));
        graph.addOperand(sliceArrayConcat, comb);
        graph.addOperand(sliceArrayConcat, b);
        graph.addOperand(sliceArrayConcat, a);
        graph.addResult(sliceArrayConcat, sliceArrayIn);

        ValueId sliceArrayY = makeLogicValue(graph, "slice_array_y", 8);
        OperationId sliceArray = graph.createOperation(OperationKind::kSliceArray,
                                                       graph.internSymbol("slice_array_op"));
        graph.addOperand(sliceArray, sliceArrayIn);
        graph.addOperand(sliceArray, rep2);
        graph.addResult(sliceArray, sliceArrayY);
        graph.setAttr(sliceArray, "sliceWidth", static_cast<int64_t>(8));
        graph.bindOutputPort("slice_array_y", sliceArrayY);

        ValueId clog2Y = makeLogicValue(graph, "clog2_y", 32);
        OperationId clog2Op = graph.createOperation(OperationKind::kSystemFunction,
                                                    graph.internSymbol("clog2_op"));
        graph.addOperand(clog2Op, comb);
        graph.addResult(clog2Op, clog2Y);
        graph.setAttr(clog2Op, "name", std::string("clog2"));
        graph.bindOutputPort("clog2_y", clog2Y);

        ValueId signedAssignY = makeLogicValue(graph, "signed_assign_y", 8, true);
        OperationId signedAssign = graph.createOperation(OperationKind::kAssign, graph.internSymbol("signed_assign_op"));
        graph.addOperand(signedAssign, ss4);
        graph.addResult(signedAssign, signedAssignY);
        graph.bindOutputPort("signed_assign_y", signedAssignY);

        ValueId signedAddY = makeLogicValue(graph, "signed_add_y", 8, true);
        OperationId signedAdd = graph.createOperation(OperationKind::kAdd, graph.internSymbol("signed_add_op"));
        graph.addOperand(signedAdd, ss4);
        graph.addOperand(signedAdd, sa);
        graph.addResult(signedAdd, signedAddY);
        graph.bindOutputPort("signed_add_y", signedAddY);

        ValueId mixedAddY = makeLogicValue(graph, "mixed_add_y", 8);
        OperationId mixedAdd = graph.createOperation(OperationKind::kAdd, graph.internSymbol("mixed_add_op"));
        graph.addOperand(mixedAdd, ss4);
        graph.addOperand(mixedAdd, b);
        graph.addResult(mixedAdd, mixedAddY);
        graph.bindOutputPort("mixed_add_y", mixedAddY);

        ValueId signedDivY = makeLogicValue(graph, "signed_div_y", 8, true);
        OperationId signedDiv = graph.createOperation(OperationKind::kDiv, graph.internSymbol("signed_div_op"));
        graph.addOperand(signedDiv, ss4);
        graph.addOperand(signedDiv, signedTwo8);
        graph.addResult(signedDiv, signedDivY);
        graph.bindOutputPort("signed_div_y", signedDivY);

        ValueId signedModY = makeLogicValue(graph, "signed_mod_y", 8, true);
        OperationId signedMod = graph.createOperation(OperationKind::kMod, graph.internSymbol("signed_mod_op"));
        graph.addOperand(signedMod, ss4);
        graph.addOperand(signedMod, signedThree8);
        graph.addResult(signedMod, signedModY);
        graph.bindOutputPort("signed_mod_y", signedModY);

        ValueId signedLtY = makeLogicValue(graph, "signed_lt_y", 1);
        OperationId signedLt = graph.createOperation(OperationKind::kLt, graph.internSymbol("signed_lt_op"));
        graph.addOperand(signedLt, ss4);
        graph.addOperand(signedLt, signedOne8);
        graph.addResult(signedLt, signedLtY);
        graph.bindOutputPort("signed_lt_y", signedLtY);

        ValueId mixedLtY = makeLogicValue(graph, "mixed_lt_y", 1);
        OperationId mixedLt = graph.createOperation(OperationKind::kLt, graph.internSymbol("mixed_lt_op"));
        graph.addOperand(mixedLt, ss4);
        graph.addOperand(mixedLt, b);
        graph.addResult(mixedLt, mixedLtY);
        graph.bindOutputPort("mixed_lt_y", mixedLtY);

        ValueId wideSignedAssignY = makeLogicValue(graph, "wide_signed_assign_y", 130, true);
        OperationId wideSignedAssign = graph.createOperation(OperationKind::kAssign,
                                                             graph.internSymbol("wide_signed_assign_op"));
        graph.addOperand(wideSignedAssign, wideSignedIn);
        graph.addResult(wideSignedAssign, wideSignedAssignY);
        graph.bindOutputPort("wide_signed_assign_y", wideSignedAssignY);

        ValueId wideSignedDivY = makeLogicValue(graph, "wide_signed_div_y", 130, true);
        OperationId wideSignedDiv = graph.createOperation(OperationKind::kDiv,
                                                          graph.internSymbol("wide_signed_div_op"));
        graph.addOperand(wideSignedDiv, wideSignedIn);
        graph.addOperand(wideSignedDiv, wideSignedTwo);
        graph.addResult(wideSignedDiv, wideSignedDivY);
        graph.bindOutputPort("wide_signed_div_y", wideSignedDivY);

        ValueId wideSignedLtY = makeLogicValue(graph, "wide_signed_lt_y", 1);
        OperationId wideSignedLt = graph.createOperation(OperationKind::kLt,
                                                         graph.internSymbol("wide_signed_lt_op"));
        graph.addOperand(wideSignedLt, wideSignedIn);
        graph.addOperand(wideSignedLt, wideSignedOne);
        graph.addResult(wideSignedLt, wideSignedLtY);
        graph.bindOutputPort("wide_signed_lt_y", wideSignedLtY);

        ValueId wideMixedLtY = makeLogicValue(graph, "wide_mixed_lt_y", 1);
        OperationId wideMixedLt = graph.createOperation(OperationKind::kLt,
                                                        graph.internSymbol("wide_mixed_lt_op"));
        graph.addOperand(wideMixedLt, wideSignedIn);
        graph.addOperand(wideMixedLt, wideTwo);
        graph.addResult(wideMixedLt, wideMixedLtY);
        graph.bindOutputPort("wide_mixed_lt_y", wideMixedLtY);

        OperationId write = graph.createOperation(OperationKind::kRegisterWritePort,
                                                  graph.internSymbol("reg_q_write"));
        graph.addOperand(write, en);
        graph.addOperand(write, sum);
        graph.addOperand(write, mask);
        graph.addOperand(write, clk);
        graph.setAttr(write, "regSymbol", std::string("reg_q"));
        graph.setAttr(write, "eventEdge", std::vector<std::string>{"posedge"});

        OperationId wideReg = graph.createOperation(OperationKind::kRegister, graph.internSymbol("wide_reg_q"));
        graph.setAttr(wideReg, "width", static_cast<int64_t>(130));
        graph.setAttr(wideReg, "isSigned", false);
        graph.setAttr(wideReg, "initValue", std::string("130'h2"));

        OperationId wideRandReg = graph.createOperation(OperationKind::kRegister, graph.internSymbol("wide_rand_reg_q"));
        graph.setAttr(wideRandReg, "width", static_cast<int64_t>(130));
        graph.setAttr(wideRandReg, "isSigned", false);
        graph.setAttr(wideRandReg, "initValue", std::string("$random"));

        ValueId wideRandRegQ = makeLogicValue(graph, "wide_rand_reg_q_read", 130);
        OperationId wideRandRegRead = graph.createOperation(OperationKind::kRegisterReadPort,
                                                            graph.internSymbol("wide_rand_reg_q_read_op"));
        graph.addResult(wideRandRegRead, wideRandRegQ);
        graph.setAttr(wideRandRegRead, "regSymbol", std::string("wide_rand_reg_q"));
        graph.bindOutputPort("rand_wide_y", wideRandRegQ);

        ValueId wideRegQ = makeLogicValue(graph, "wide_reg_q_read", 130);
        OperationId wideRegRead = graph.createOperation(OperationKind::kRegisterReadPort,
                                                        graph.internSymbol("wide_reg_q_read_op"));
        graph.addResult(wideRegRead, wideRegQ);
        graph.setAttr(wideRegRead, "regSymbol", std::string("wide_reg_q"));
        graph.bindOutputPort("wide_y", wideRegQ);

        OperationId wideRegWrite = graph.createOperation(OperationKind::kRegisterWritePort,
                                                         graph.internSymbol("wide_reg_q_write"));
        graph.addOperand(wideRegWrite, en);
        graph.addOperand(wideRegWrite, wideIn);
        graph.addOperand(wideRegWrite, wideMask);
        graph.addOperand(wideRegWrite, clk);
        graph.setAttr(wideRegWrite, "regSymbol", std::string("wide_reg_q"));
        graph.setAttr(wideRegWrite, "eventEdge", std::vector<std::string>{"posedge"});

        OperationId wideMem = graph.createOperation(OperationKind::kMemory, graph.internSymbol("wide_mem"));
        graph.setAttr(wideMem, "width", static_cast<int64_t>(130));
        graph.setAttr(wideMem, "row", static_cast<int64_t>(4));
        graph.setAttr(wideMem, "isSigned", false);
        graph.setAttr(wideMem, "initKind", std::vector<std::string>{"readmemh"});
        graph.setAttr(wideMem, "initFile", std::vector<std::string>{wideMemInitFile});
        graph.setAttr(wideMem, "initValue", std::vector<std::string>{""});
        graph.setAttr(wideMem, "initStart", std::vector<int64_t>{0});
        graph.setAttr(wideMem, "initLen", std::vector<int64_t>{0});

        ValueId wideMemQ = makeLogicValue(graph, "wide_mem_q", 130);
        OperationId wideMemRead = graph.createOperation(OperationKind::kMemoryReadPort,
                                                        graph.internSymbol("wide_mem_read"));
        graph.addOperand(wideMemRead, wideAddr);
        graph.addResult(wideMemRead, wideMemQ);
        graph.setAttr(wideMemRead, "memSymbol", std::string("wide_mem"));
        graph.bindOutputPort("wide_mem_y", wideMemQ);

        OperationId wideMemWrite = graph.createOperation(OperationKind::kMemoryWritePort,
                                                         graph.internSymbol("wide_mem_write"));
        graph.addOperand(wideMemWrite, en);
        graph.addOperand(wideMemWrite, wideAddr);
        graph.addOperand(wideMemWrite, wideIn);
        graph.addOperand(wideMemWrite, wideMask);
        graph.addOperand(wideMemWrite, clk);
        graph.setAttr(wideMemWrite, "memSymbol", std::string("wide_mem"));
        graph.setAttr(wideMemWrite, "eventEdge", std::vector<std::string>{"posedge"});

        OperationId wideMaskedMem = graph.createOperation(OperationKind::kMemory, graph.internSymbol("wide_masked_mem"));
        graph.setAttr(wideMaskedMem, "width", static_cast<int64_t>(130));
        graph.setAttr(wideMaskedMem, "row", static_cast<int64_t>(4));
        graph.setAttr(wideMaskedMem, "isSigned", false);
        graph.setAttr(wideMaskedMem, "initKind", std::vector<std::string>{});
        graph.setAttr(wideMaskedMem, "initFile", std::vector<std::string>{});
        graph.setAttr(wideMaskedMem, "initValue", std::vector<std::string>{});
        graph.setAttr(wideMaskedMem, "initStart", std::vector<int64_t>{});
        graph.setAttr(wideMaskedMem, "initLen", std::vector<int64_t>{});

        ValueId wideMaskedMemQ = makeLogicValue(graph, "wide_masked_mem_q", 130);
        OperationId wideMaskedMemRead = graph.createOperation(OperationKind::kMemoryReadPort,
                                                              graph.internSymbol("wide_masked_mem_read"));
        graph.addOperand(wideMaskedMemRead, wideAddr);
        graph.addResult(wideMaskedMemRead, wideMaskedMemQ);
        graph.setAttr(wideMaskedMemRead, "memSymbol", std::string("wide_masked_mem"));
        graph.bindOutputPort("wide_masked_mem_y", wideMaskedMemQ);

        OperationId wideMaskedMemWrite = graph.createOperation(OperationKind::kMemoryWritePort,
                                                               graph.internSymbol("wide_masked_mem_write"));
        graph.addOperand(wideMaskedMemWrite, en);
        graph.addOperand(wideMaskedMemWrite, wideAddr);
        graph.addOperand(wideMaskedMemWrite, wideIn);
        graph.addOperand(wideMaskedMemWrite, wideMaskDyn);
        graph.addOperand(wideMaskedMemWrite, clk);
        graph.setAttr(wideMaskedMemWrite, "memSymbol", std::string("wide_masked_mem"));
        graph.setAttr(wideMaskedMemWrite, "eventEdge", std::vector<std::string>{"posedge"});

        OperationId idxMem = graph.createOperation(OperationKind::kMemory, graph.internSymbol("idx_mem"));
        graph.setAttr(idxMem, "width", static_cast<int64_t>(8));
        graph.setAttr(idxMem, "row", static_cast<int64_t>(3));
        graph.setAttr(idxMem, "isSigned", false);
        graph.setAttr(idxMem, "initKind", std::vector<std::string>{"literal", "literal", "literal"});
        graph.setAttr(idxMem, "initFile", std::vector<std::string>{"", "", ""});
        graph.setAttr(idxMem, "initValue", std::vector<std::string>{"8'h11", "8'h22", "8'h33"});
        graph.setAttr(idxMem, "initStart", std::vector<int64_t>{0, 1, 2});
        graph.setAttr(idxMem, "initLen", std::vector<int64_t>{1, 1, 1});

        ValueId idxMemQ = makeLogicValue(graph, "idx_mem_q", 8);
        OperationId idxMemRead = graph.createOperation(OperationKind::kMemoryReadPort,
                                                       graph.internSymbol("idx_mem_read"));
        graph.addOperand(idxMemRead, wideMemIdx);
        graph.addResult(idxMemRead, idxMemQ);
        graph.setAttr(idxMemRead, "memSymbol", std::string("idx_mem"));
        graph.bindOutputPort("idx_mem_y", idxMemQ);

        OperationId idxMemWrite = graph.createOperation(OperationKind::kMemoryWritePort,
                                                        graph.internSymbol("idx_mem_write"));
        graph.addOperand(idxMemWrite, en);
        graph.addOperand(idxMemWrite, wideMemIdx);
        graph.addOperand(idxMemWrite, idxWriteData);
        graph.addOperand(idxMemWrite, mask);
        graph.addOperand(idxMemWrite, clk);
        graph.setAttr(idxMemWrite, "memSymbol", std::string("idx_mem"));
        graph.setAttr(idxMemWrite, "eventEdge", std::vector<std::string>{"posedge"});

        ValueId wideAddY = makeLogicValue(graph, "wide_add_y", 130);
        OperationId wideAdd = graph.createOperation(OperationKind::kAdd, graph.internSymbol("wide_add_op"));
        graph.addOperand(wideAdd, wideIn);
        graph.addOperand(wideAdd, wideOne);
        graph.addResult(wideAdd, wideAddY);
        graph.bindOutputPort("wide_add_y", wideAddY);

        ValueId wideSubY = makeLogicValue(graph, "wide_sub_y", 130);
        OperationId wideSub = graph.createOperation(OperationKind::kSub, graph.internSymbol("wide_sub_op"));
        graph.addOperand(wideSub, wideIn);
        graph.addOperand(wideSub, wideOne);
        graph.addResult(wideSub, wideSubY);
        graph.bindOutputPort("wide_sub_y", wideSubY);

        ValueId wideMulY = makeLogicValue(graph, "wide_mul_y", 132);
        OperationId wideMul = graph.createOperation(OperationKind::kMul, graph.internSymbol("wide_mul_op"));
        graph.addOperand(wideMul, wideIn);
        graph.addOperand(wideMul, smallTwo);
        graph.addResult(wideMul, wideMulY);
        graph.bindOutputPort("wide_mul_y", wideMulY);

        ValueId wideDivY = makeLogicValue(graph, "wide_div_y", 130);
        OperationId wideDiv = graph.createOperation(OperationKind::kDiv, graph.internSymbol("wide_div_op"));
        graph.addOperand(wideDiv, wideIn);
        graph.addOperand(wideDiv, wideTwo);
        graph.addResult(wideDiv, wideDivY);
        graph.bindOutputPort("wide_div_y", wideDivY);

        ValueId wideModY = makeLogicValue(graph, "wide_mod_y", 130);
        OperationId wideMod = graph.createOperation(OperationKind::kMod, graph.internSymbol("wide_mod_op"));
        graph.addOperand(wideMod, wideIn);
        graph.addOperand(wideMod, wideTwo);
        graph.addResult(wideMod, wideModY);
        graph.bindOutputPort("wide_mod_y", wideModY);

        ValueId widePow65 = makeLogicValue(graph, "wide_pow65", 130);
        OperationId widePow65Op = graph.createOperation(OperationKind::kShl, graph.internSymbol("wide_pow65_op"));
        graph.addOperand(widePow65Op, wideOne);
        graph.addOperand(widePow65Op, sh65);
        graph.addResult(widePow65Op, widePow65);

        ValueId wideMulPowY = makeLogicValue(graph, "wide_mul_pow_y", 130);
        OperationId wideMulPow = graph.createOperation(OperationKind::kMul, graph.internSymbol("wide_mul_pow_op"));
        graph.addOperand(wideMulPow, wideIn);
        graph.addOperand(wideMulPow, widePow65);
        graph.addResult(wideMulPow, wideMulPowY);
        graph.bindOutputPort("wide_mul_pow_y", wideMulPowY);

        ValueId wideDivPowY = makeLogicValue(graph, "wide_div_pow_y", 130);
        OperationId wideDivPow = graph.createOperation(OperationKind::kDiv, graph.internSymbol("wide_div_pow_op"));
        graph.addOperand(wideDivPow, wideIn);
        graph.addOperand(wideDivPow, widePow65);
        graph.addResult(wideDivPow, wideDivPowY);
        graph.bindOutputPort("wide_div_pow_y", wideDivPowY);

        ValueId wideModPowY = makeLogicValue(graph, "wide_mod_pow_y", 130);
        OperationId wideModPow = graph.createOperation(OperationKind::kMod, graph.internSymbol("wide_mod_pow_op"));
        graph.addOperand(wideModPow, wideIn);
        graph.addOperand(wideModPow, widePow65);
        graph.addResult(wideModPow, wideModPowY);
        graph.bindOutputPort("wide_mod_pow_y", wideModPowY);

        ValueId wideDivGeneralY = makeLogicValue(graph, "wide_div_general_y", 130);
        OperationId wideDivGeneral = graph.createOperation(OperationKind::kDiv, graph.internSymbol("wide_div_general_op"));
        graph.addOperand(wideDivGeneral, wideIn);
        graph.addOperand(wideDivGeneral, wideGeneralDivisor);
        graph.addResult(wideDivGeneral, wideDivGeneralY);
        graph.bindOutputPort("wide_div_general_y", wideDivGeneralY);

        ValueId wideModGeneralY = makeLogicValue(graph, "wide_mod_general_y", 130);
        OperationId wideModGeneral = graph.createOperation(OperationKind::kMod, graph.internSymbol("wide_mod_general_op"));
        graph.addOperand(wideModGeneral, wideIn);
        graph.addOperand(wideModGeneral, wideGeneralDivisor);
        graph.addResult(wideModGeneral, wideModGeneralY);
        graph.bindOutputPort("wide_mod_general_y", wideModGeneralY);

        ValueId midMulY = makeLogicValue(graph, "mid_mul_y", 96);
        OperationId midMul = graph.createOperation(OperationKind::kMul, graph.internSymbol("mid_mul_op"));
        graph.addOperand(midMul, midIn);
        graph.addOperand(midMul, midWideConst);
        graph.addResult(midMul, midMulY);
        graph.bindOutputPort("mid_mul_y", midMulY);

        ValueId midDivY = makeLogicValue(graph, "mid_div_y", 96);
        OperationId midDiv = graph.createOperation(OperationKind::kDiv, graph.internSymbol("mid_div_op"));
        graph.addOperand(midDiv, midIn);
        graph.addOperand(midDiv, midWideConst);
        graph.addResult(midDiv, midDivY);
        graph.bindOutputPort("mid_div_y", midDivY);

        ValueId midModY = makeLogicValue(graph, "mid_mod_y", 96);
        OperationId midMod = graph.createOperation(OperationKind::kMod, graph.internSymbol("mid_mod_op"));
        graph.addOperand(midMod, midIn);
        graph.addOperand(midMod, midWideConst);
        graph.addResult(midMod, midModY);
        graph.bindOutputPort("mid_mod_y", midModY);

        ValueId midAddY = makeLogicValue(graph, "mid_add_y", 96);
        OperationId midAdd = graph.createOperation(OperationKind::kAdd, graph.internSymbol("mid_add_op"));
        graph.addOperand(midAdd, midIn);
        graph.addOperand(midAdd, midWideConst);
        graph.addResult(midAdd, midAddY);
        graph.bindOutputPort("mid_add_y", midAddY);

        ValueId midSubY = makeLogicValue(graph, "mid_sub_y", 96);
        OperationId midSub = graph.createOperation(OperationKind::kSub, graph.internSymbol("mid_sub_op"));
        graph.addOperand(midSub, midIn);
        graph.addOperand(midSub, midWideConst);
        graph.addResult(midSub, midSubY);
        graph.bindOutputPort("mid_sub_y", midSubY);

        ValueId midEqY = makeLogicValue(graph, "mid_eq_y", 1);
        OperationId midEq = graph.createOperation(OperationKind::kEq, graph.internSymbol("mid_eq_op"));
        graph.addOperand(midEq, midIn);
        graph.addOperand(midEq, midWideConst);
        graph.addResult(midEq, midEqY);
        graph.bindOutputPort("mid_eq_y", midEqY);

        ValueId midLtY = makeLogicValue(graph, "mid_lt_y", 1);
        OperationId midLt = graph.createOperation(OperationKind::kLt, graph.internSymbol("mid_lt_op"));
        graph.addOperand(midLt, midIn);
        graph.addOperand(midLt, midWideConst);
        graph.addResult(midLt, midLtY);
        graph.bindOutputPort("mid_lt_y", midLtY);

        ValueId wideAndY = makeLogicValue(graph, "wide_and_y", 130);
        OperationId wideAnd = graph.createOperation(OperationKind::kAnd, graph.internSymbol("wide_and_op"));
        graph.addOperand(wideAnd, wideIn);
        graph.addOperand(wideAnd, wideMask);
        graph.addResult(wideAnd, wideAndY);
        graph.bindOutputPort("wide_and_y", wideAndY);

        ValueId wideOrY = makeLogicValue(graph, "wide_or_y", 130);
        OperationId wideOr = graph.createOperation(OperationKind::kOr, graph.internSymbol("wide_or_op"));
        graph.addOperand(wideOr, wideIn);
        graph.addOperand(wideOr, wideZero);
        graph.addResult(wideOr, wideOrY);
        graph.bindOutputPort("wide_or_y", wideOrY);

        ValueId wideXorY = makeLogicValue(graph, "wide_xor_y", 130);
        OperationId wideXor = graph.createOperation(OperationKind::kXor, graph.internSymbol("wide_xor_op"));
        graph.addOperand(wideXor, wideIn);
        graph.addOperand(wideXor, wideZero);
        graph.addResult(wideXor, wideXorY);
        graph.bindOutputPort("wide_xor_y", wideXorY);

        ValueId wideXnorY = makeLogicValue(graph, "wide_xnor_y", 130);
        OperationId wideXnor = graph.createOperation(OperationKind::kXnor, graph.internSymbol("wide_xnor_op"));
        graph.addOperand(wideXnor, wideIn);
        graph.addOperand(wideXnor, wideMask);
        graph.addResult(wideXnor, wideXnorY);
        graph.bindOutputPort("wide_xnor_y", wideXnorY);

        ValueId wideNotY = makeLogicValue(graph, "wide_not_y", 130);
        OperationId wideNot = graph.createOperation(OperationKind::kNot, graph.internSymbol("wide_not_op"));
        graph.addOperand(wideNot, wideIn);
        graph.addResult(wideNot, wideNotY);
        graph.bindOutputPort("wide_not_y", wideNotY);

        ValueId wideEqY = makeLogicValue(graph, "wide_eq_y", 1);
        OperationId wideEq = graph.createOperation(OperationKind::kEq, graph.internSymbol("wide_eq_op"));
        graph.addOperand(wideEq, wideIn);
        graph.addOperand(wideEq, wideIn);
        graph.addResult(wideEq, wideEqY);
        graph.bindOutputPort("wide_eq_y", wideEqY);

        ValueId wideLtY = makeLogicValue(graph, "wide_lt_y", 1);
        OperationId wideLt = graph.createOperation(OperationKind::kLt, graph.internSymbol("wide_lt_op"));
        graph.addOperand(wideLt, wideOne);
        graph.addOperand(wideLt, wideIn);
        graph.addResult(wideLt, wideLtY);
        graph.bindOutputPort("wide_lt_y", wideLtY);

        ValueId wideLogicAndY = makeLogicValue(graph, "wide_logic_and_y", 1);
        OperationId wideLogicAnd = graph.createOperation(OperationKind::kLogicAnd, graph.internSymbol("wide_logic_and_op"));
        graph.addOperand(wideLogicAnd, wideIn);
        graph.addOperand(wideLogicAnd, wideOne);
        graph.addResult(wideLogicAnd, wideLogicAndY);
        graph.bindOutputPort("wide_logic_and_y", wideLogicAndY);

        ValueId wideReduceOrY = makeLogicValue(graph, "wide_reduce_or_y", 1);
        OperationId wideReduceOr = graph.createOperation(OperationKind::kReduceOr, graph.internSymbol("wide_reduce_or_op"));
        graph.addOperand(wideReduceOr, wideIn);
        graph.addResult(wideReduceOr, wideReduceOrY);
        graph.bindOutputPort("wide_reduce_or_y", wideReduceOrY);

        ValueId wideShlY = makeLogicValue(graph, "wide_shl_y", 130);
        OperationId wideShl = graph.createOperation(OperationKind::kShl, graph.internSymbol("wide_shl_op"));
        graph.addOperand(wideShl, wideIn);
        graph.addOperand(wideShl, wideAddr);
        graph.addResult(wideShl, wideShlY);
        graph.bindOutputPort("wide_shl_y", wideShlY);

        ValueId wideLshrY = makeLogicValue(graph, "wide_lshr_y", 130);
        OperationId wideLshr = graph.createOperation(OperationKind::kLShr, graph.internSymbol("wide_lshr_op"));
        graph.addOperand(wideLshr, wideIn);
        graph.addOperand(wideLshr, wideAddr);
        graph.addResult(wideLshr, wideLshrY);
        graph.bindOutputPort("wide_lshr_y", wideLshrY);

        ValueId wideAshrY = makeLogicValue(graph, "wide_ashr_y", 130);
        OperationId wideAshr = graph.createOperation(OperationKind::kAShr, graph.internSymbol("wide_ashr_op"));
        graph.addOperand(wideAshr, wideMask);
        graph.addOperand(wideAshr, wideAddr);
        graph.addResult(wideAshr, wideAshrY);
        graph.bindOutputPort("wide_ashr_y", wideAshrY);

        ValueId wideMuxY = makeLogicValue(graph, "wide_mux_y", 130);
        OperationId wideMux = graph.createOperation(OperationKind::kMux, graph.internSymbol("wide_mux_op"));
        graph.addOperand(wideMux, en);
        graph.addOperand(wideMux, wideIn);
        graph.addOperand(wideMux, wideZero);
        graph.addResult(wideMux, wideMuxY);
        graph.bindOutputPort("wide_mux_y", wideMuxY);

        ValueId wideConcatY = makeLogicValue(graph, "wide_concat_y", 132);
        OperationId wideConcat = graph.createOperation(OperationKind::kConcat, graph.internSymbol("wide_concat_op"));
        graph.addOperand(wideConcat, wideAddr);
        graph.addOperand(wideConcat, wideIn);
        graph.addResult(wideConcat, wideConcatY);
        graph.bindOutputPort("wide_concat_y", wideConcatY);

        ValueId wideRepY = makeLogicValue(graph, "wide_rep_y", 260);
        OperationId wideRep = graph.createOperation(OperationKind::kReplicate, graph.internSymbol("wide_rep_op"));
        graph.addOperand(wideRep, wideIn);
        graph.addResult(wideRep, wideRepY);
        graph.setAttr(wideRep, "rep", static_cast<int64_t>(2));
        graph.bindOutputPort("wide_rep_y", wideRepY);

        ValueId wideSliceStaticY = makeLogicValue(graph, "wide_slice_static_y", 65);
        OperationId wideSliceStatic = graph.createOperation(OperationKind::kSliceStatic, graph.internSymbol("wide_slice_static_op"));
        graph.addOperand(wideSliceStatic, wideIn);
        graph.addResult(wideSliceStatic, wideSliceStaticY);
        graph.setAttr(wideSliceStatic, "sliceStart", static_cast<int64_t>(5));
        graph.setAttr(wideSliceStatic, "sliceEnd", static_cast<int64_t>(69));
        graph.bindOutputPort("wide_slice_static_y", wideSliceStaticY);

        ValueId wideSliceDynY = makeLogicValue(graph, "wide_slice_dyn_y", 65);
        OperationId wideSliceDyn = graph.createOperation(OperationKind::kSliceDynamic, graph.internSymbol("wide_slice_dyn_op"));
        graph.addOperand(wideSliceDyn, wideIn);
        graph.addOperand(wideSliceDyn, wideAddr);
        graph.addResult(wideSliceDyn, wideSliceDynY);
        graph.setAttr(wideSliceDyn, "sliceWidth", static_cast<int64_t>(65));
        graph.bindOutputPort("wide_slice_dyn_y", wideSliceDynY);

        OperationId display = graph.createOperation(OperationKind::kSystemTask,
                                                    graph.internSymbol("display_task"));
        graph.addOperand(display, en);
        graph.addOperand(display, fmt);
        graph.addOperand(display, sum);
        graph.addOperand(display, clk);
        graph.setAttr(display, "name", std::string("display"));
        graph.setAttr(display, "procKind", std::string("always_ff"));
        graph.setAttr(display, "hasTiming", false);
        graph.setAttr(display, "eventEdge", std::vector<std::string>{"posedge"});

        OperationId dpiImport = graph.createOperation(OperationKind::kDpicImport,
                                                      graph.internSymbol("trace_sum"));
        graph.setAttr(dpiImport, "argsDirection", std::vector<std::string>{"input"});
        graph.setAttr(dpiImport, "argsWidth", std::vector<int64_t>{8});
        graph.setAttr(dpiImport, "argsName", std::vector<std::string>{"value"});
        graph.setAttr(dpiImport, "argsSigned", std::vector<bool>{false});
        graph.setAttr(dpiImport, "argsType", std::vector<std::string>{"logic"});
        graph.setAttr(dpiImport, "hasReturn", false);

        OperationId dpi = graph.createOperation(OperationKind::kDpicCall,
                                                graph.internSymbol("trace_dpi_call"));
        graph.addOperand(dpi, en);
        graph.addOperand(dpi, sum);
        graph.addOperand(dpi, clk);
        graph.setAttr(dpi, "targetImportSymbol", std::string("trace_sum"));
        graph.setAttr(dpi, "inArgName", std::vector<std::string>{"value"});
        graph.setAttr(dpi, "outArgName", std::vector<std::string>{});
        graph.setAttr(dpi, "hasReturn", false);
        graph.setAttr(dpi, "eventEdge", std::vector<std::string>{"posedge"});

        return design;
    }

    bool runActivitySchedule(Design &design, SessionStore &session, ActivityScheduleOptions options = {})
    {
        if (options.path.empty())
        {
            options.path = "top";
        }
        PassManager manager;
        manager.options().session = &session;
        manager.addPass(std::make_unique<ActivitySchedulePass>(std::move(options)));
        PassDiagnostics diags;
        PassManagerResult result = manager.run(design, diags);
        return result.success && !diags.hasError();
    }

    bool emitWithActivitySchedule(Design &design,
                                  const std::filesystem::path &outDir,
                                  EmitDiagnostics &diag,
                                  EmitResult &result,
                                  ActivityScheduleOptions scheduleOptions = {})
    {
        SessionStore session;
        if (scheduleOptions.path.empty())
        {
            scheduleOptions.path = "top";
        }
        scheduleOptions.enableReplication = true;
        if (!runActivitySchedule(design, session, std::move(scheduleOptions)))
        {
            return false;
        }

        std::filesystem::create_directories(outDir);
        EmitOptions options;
        options.outputDir = outDir.string();
        options.session = &session;
        options.sessionPathPrefix = std::string("top");
        options.attributes["sched_batch_max_ops"] = "8";
        options.attributes["sched_batch_max_estimated_lines"] = "96";
        options.attributes["emit_parallelism"] = "2";

        EmitGrhSimCpp emitter(&diag);
        result = emitter.emit(design, options);
        return true;
    }

    Design buildWideConcatFastPathDesign()
    {
        Design design;
        Graph &graph = design.createGraph("top");
        design.markAsTop(graph.symbol());

        ValueId a = makeLogicValue(graph, "a", 8);
        ValueId b = makeLogicValue(graph, "b", 8);
        ValueId c = makeLogicValue(graph, "c", 8);
        ValueId d = makeLogicValue(graph, "d", 8);
        graph.bindInputPort("a", a);
        graph.bindInputPort("b", b);
        graph.bindInputPort("c", c);
        graph.bindInputPort("d", d);

        ValueId wideConcatMid = makeLogicValue(graph, "wide_concat_fast_mid", 96);
        OperationId wideConcat =
            graph.createOperation(OperationKind::kConcat, graph.internSymbol("wide_concat_fast_op"));
        for (int i = 0; i < 3; ++i)
        {
            graph.addOperand(wideConcat, a);
            graph.addOperand(wideConcat, b);
            graph.addOperand(wideConcat, c);
            graph.addOperand(wideConcat, d);
        }
        graph.addResult(wideConcat, wideConcatMid);
        graph.bindOutputPort("wide_concat_fast_mid", wideConcatMid);

        ValueId wideConcatSlice = makeLogicValue(graph, "wide_concat_fast_slice_y", 32);
        OperationId sliceOp =
            graph.createOperation(OperationKind::kSliceStatic, graph.internSymbol("wide_concat_fast_slice_op"));
        graph.addOperand(sliceOp, wideConcatMid);
        graph.addResult(sliceOp, wideConcatSlice);
        graph.setAttr(sliceOp, "sliceStart", static_cast<int64_t>(32));
        graph.setAttr(sliceOp, "sliceEnd", static_cast<int64_t>(63));
        graph.bindOutputPort("wide_concat_fast_slice_y", wideConcatSlice);

        return design;
    }

    Design buildRegisterWriteInteractionDesign()
    {
        Design design;
        Graph &graph = design.createGraph("top");
        design.markAsTop(graph.symbol());

        ValueId clk = makeLogicValue(graph, "clk", 1);
        ValueId rstN = makeLogicValue(graph, "rst_n", 1);
        ValueId seqD = makeLogicValue(graph, "seq_d", 8);
        ValueId rstValue = makeLogicValue(graph, "rst_value", 8);
        ValueId writeA = makeLogicValue(graph, "write_a", 8);
        ValueId writeB = makeLogicValue(graph, "write_b", 8);
        ValueId fireA = makeLogicValue(graph, "fire_a", 1);
        ValueId fireB = makeLogicValue(graph, "fire_b", 1);
        graph.bindInputPort("clk", clk);
        graph.bindInputPort("rst_n", rstN);
        graph.bindInputPort("seq_d", seqD);
        graph.bindInputPort("rst_value", rstValue);
        graph.bindInputPort("write_a", writeA);
        graph.bindInputPort("write_b", writeB);
        graph.bindInputPort("fire_a", fireA);
        graph.bindInputPort("fire_b", fireB);

        ValueId one = addConstant(graph, "const_one", "one", 1, "1'b1");
        ValueId mask = addConstant(graph, "const_mask_ff", "mask_ff", 8, "8'hFF");

        OperationId seqReg = graph.createOperation(OperationKind::kRegister, graph.internSymbol("seq_reg"));
        graph.setAttr(seqReg, "width", static_cast<int64_t>(8));
        graph.setAttr(seqReg, "isSigned", false);
        graph.setAttr(seqReg, "initValue", std::string("8'h00"));

        ValueId seqQ = makeLogicValue(graph, "seq_q", 8);
        OperationId seqRead = graph.createOperation(OperationKind::kRegisterReadPort, graph.internSymbol("seq_read"));
        graph.addResult(seqRead, seqQ);
        graph.setAttr(seqRead, "regSymbol", std::string("seq_reg"));
        graph.bindOutputPort("seq_q", seqQ);

        OperationId seqClkWrite = graph.createOperation(OperationKind::kRegisterWritePort,
                                                        graph.internSymbol("seq_clk_write"));
        graph.addOperand(seqClkWrite, one);
        graph.addOperand(seqClkWrite, seqD);
        graph.addOperand(seqClkWrite, mask);
        graph.addOperand(seqClkWrite, clk);
        graph.setAttr(seqClkWrite, "regSymbol", std::string("seq_reg"));
        graph.setAttr(seqClkWrite, "eventEdge", std::vector<std::string>{"posedge"});

        OperationId seqRstWrite = graph.createOperation(OperationKind::kRegisterWritePort,
                                                        graph.internSymbol("seq_rst_write"));
        graph.addOperand(seqRstWrite, one);
        graph.addOperand(seqRstWrite, rstValue);
        graph.addOperand(seqRstWrite, mask);
        graph.addOperand(seqRstWrite, rstN);
        graph.setAttr(seqRstWrite, "regSymbol", std::string("seq_reg"));
        graph.setAttr(seqRstWrite, "eventEdge", std::vector<std::string>{"negedge"});

        OperationId conflictReg = graph.createOperation(OperationKind::kRegister, graph.internSymbol("conflict_reg"));
        graph.setAttr(conflictReg, "width", static_cast<int64_t>(8));
        graph.setAttr(conflictReg, "isSigned", false);
        graph.setAttr(conflictReg, "initValue", std::string("8'h00"));

        ValueId conflictQ = makeLogicValue(graph, "conflict_q", 8);
        OperationId conflictRead = graph.createOperation(OperationKind::kRegisterReadPort,
                                                         graph.internSymbol("conflict_read"));
        graph.addResult(conflictRead, conflictQ);
        graph.setAttr(conflictRead, "regSymbol", std::string("conflict_reg"));
        graph.bindOutputPort("conflict_q", conflictQ);

        OperationId conflictWriteA = graph.createOperation(OperationKind::kRegisterWritePort,
                                                           graph.internSymbol("conflict_write_a"));
        graph.addOperand(conflictWriteA, fireA);
        graph.addOperand(conflictWriteA, writeA);
        graph.addOperand(conflictWriteA, mask);
        graph.addOperand(conflictWriteA, clk);
        graph.setAttr(conflictWriteA, "regSymbol", std::string("conflict_reg"));
        graph.setAttr(conflictWriteA, "eventEdge", std::vector<std::string>{"posedge"});

        OperationId conflictWriteB = graph.createOperation(OperationKind::kRegisterWritePort,
                                                           graph.internSymbol("conflict_write_b"));
        graph.addOperand(conflictWriteB, fireB);
        graph.addOperand(conflictWriteB, writeB);
        graph.addOperand(conflictWriteB, mask);
        graph.addOperand(conflictWriteB, clk);
        graph.setAttr(conflictWriteB, "regSymbol", std::string("conflict_reg"));
        graph.setAttr(conflictWriteB, "eventEdge", std::vector<std::string>{"posedge"});

        return design;
    }

    Design buildLocalTempDesign()
    {
        Design design;
        Graph &graph = design.createGraph("top");
        design.markAsTop(graph.symbol());

        ValueId a = makeLogicValue(graph, "a", 8);
        ValueId b = makeLogicValue(graph, "b", 8);
        graph.bindInputPort("a", a);
        graph.bindInputPort("b", b);

        ValueId sumTmp = makeLogicValue(graph, "sum_tmp", 8);
        OperationId add = graph.createOperation(OperationKind::kAdd, graph.internSymbol("sum_tmp_add"));
        graph.addOperand(add, a);
        graph.addOperand(add, b);
        graph.addResult(add, sumTmp);

        ValueId y = makeLogicValue(graph, "y", 8);
        OperationId xorr = graph.createOperation(OperationKind::kXor, graph.internSymbol("y_xor"));
        graph.addOperand(xorr, sumTmp);
        graph.addOperand(xorr, b);
        graph.addResult(xorr, y);
        graph.bindOutputPort("y", y);

        return design;
    }

    Design buildCommitCondBatchDesign()
    {
        Design design;
        Graph &graph = design.createGraph("top");
        design.markAsTop(graph.symbol());

        ValueId clk = makeLogicValue(graph, "clk", 1);
        ValueId fire0 = makeLogicValue(graph, "fire0", 8);
        ValueId fire1 = makeLogicValue(graph, "fire1", 8);
        ValueId fire2 = makeLogicValue(graph, "fire2", 8);
        ValueId fire3 = makeLogicValue(graph, "fire3", 8);
        ValueId d0 = makeLogicValue(graph, "d0", 8);
        ValueId d1 = makeLogicValue(graph, "d1", 8);
        ValueId d2 = makeLogicValue(graph, "d2", 8);
        ValueId d3 = makeLogicValue(graph, "d3", 8);
        graph.bindInputPort("clk", clk);
        graph.bindInputPort("fire0", fire0);
        graph.bindInputPort("fire1", fire1);
        graph.bindInputPort("fire2", fire2);
        graph.bindInputPort("fire3", fire3);
        graph.bindInputPort("d0", d0);
        graph.bindInputPort("d1", d1);
        graph.bindInputPort("d2", d2);
        graph.bindInputPort("d3", d3);

        ValueId mask = addConstant(graph, "const_mask_commit_batch", "mask_commit_batch", 8, "8'hFF");
        ValueId one = addConstant(graph, "const_one_commit_batch", "one_commit_batch", 8, "8'h01");
        ValueId zero = addConstant(graph, "const_zero_commit_batch", "zero_commit_batch", 8, "8'h00");

        auto addRegister = [&](std::string_view regName,
                               std::string_view readName,
                               std::string_view valueName) -> ValueId
        {
            OperationId reg = graph.createOperation(OperationKind::kRegister,
                                                    graph.internSymbol(std::string(regName)));
            graph.setAttr(reg, "width", static_cast<int64_t>(8));
            graph.setAttr(reg, "isSigned", false);
            graph.setAttr(reg, "initValue", std::string("8'h00"));

            ValueId q = makeLogicValue(graph, valueName, 8);
            OperationId read = graph.createOperation(OperationKind::kRegisterReadPort,
                                                     graph.internSymbol(std::string(readName)));
            graph.addResult(read, q);
            graph.setAttr(read, "regSymbol", std::string(regName));
            return q;
        };

        ValueId q0 = addRegister("batch_reg0", "batch_reg0_read", "batch_q0");
        ValueId q1 = addRegister("batch_reg1", "batch_reg1_read", "batch_q1");
        ValueId q2 = addRegister("batch_reg2", "batch_reg2_read", "batch_q2");
        ValueId q3 = addRegister("batch_reg3", "batch_reg3_read", "batch_q3");

        auto addFireCond = [&](std::string_view opName,
                               std::string_view valueName,
                               std::string_view outputName,
                               ValueId fire) -> ValueId
        {
            ValueId cond = makeLogicValue(graph, valueName, 1);
            OperationId eq = graph.createOperation(OperationKind::kEq, graph.internSymbol(std::string(opName)));
            graph.addOperand(eq, fire);
            graph.addOperand(eq, one);
            graph.addResult(eq, cond);
            graph.bindOutputPort(std::string(outputName), cond);
            return cond;
        };

        ValueId fireCond0 = addFireCond("batch_fire0_eq", "batch_fire_cond0", "fire_cond0", fire0);
        ValueId fireCond1 = addFireCond("batch_fire1_eq", "batch_fire_cond1", "fire_cond1", fire1);
        ValueId fireCond2 = addFireCond("batch_fire2_eq", "batch_fire_cond2", "fire_cond2", fire2);
        ValueId fireCond3 = addFireCond("batch_fire3_eq", "batch_fire_cond3", "fire_cond3", fire3);

        auto addNextData = [&](std::string_view opName,
                               std::string_view valueName,
                               std::string_view outputName,
                               ValueId data) -> ValueId
        {
            ValueId nextData = makeLogicValue(graph, valueName, 8);
            OperationId add = graph.createOperation(OperationKind::kAdd, graph.internSymbol(std::string(opName)));
            graph.addOperand(add, data);
            graph.addOperand(add, zero);
            graph.addResult(add, nextData);
            graph.bindOutputPort(std::string(outputName), nextData);
            return nextData;
        };

        ValueId nextData0 = addNextData("batch_next0_add", "batch_next_data0", "next_data0", d0);
        ValueId nextData1 = addNextData("batch_next1_add", "batch_next_data1", "next_data1", d1);
        ValueId nextData2 = addNextData("batch_next2_add", "batch_next_data2", "next_data2", d2);
        ValueId nextData3 = addNextData("batch_next3_add", "batch_next_data3", "next_data3", d3);

        auto addWrite = [&](std::string_view opName,
                            std::string_view regName,
                            ValueId fire,
                            ValueId data)
        {
            OperationId write = graph.createOperation(OperationKind::kRegisterWritePort,
                                                      graph.internSymbol(std::string(opName)));
            graph.addOperand(write, fire);
            graph.addOperand(write, data);
            graph.addOperand(write, mask);
            graph.addOperand(write, clk);
            graph.setAttr(write, "regSymbol", std::string(regName));
            graph.setAttr(write, "eventEdge", std::vector<std::string>{"posedge"});
        };

        addWrite("batch_reg0_write", "batch_reg0", fireCond0, nextData0);
        addWrite("batch_reg1_write", "batch_reg1", fireCond1, nextData1);
        addWrite("batch_reg2_write", "batch_reg2", fireCond2, nextData2);
        addWrite("batch_reg3_write", "batch_reg3", fireCond3, nextData3);

        ValueId sum01 = makeLogicValue(graph, "sum01", 8);
        OperationId add01 = graph.createOperation(OperationKind::kAdd, graph.internSymbol("sum01_add"));
        graph.addOperand(add01, q0);
        graph.addOperand(add01, q1);
        graph.addResult(add01, sum01);

        ValueId sum23 = makeLogicValue(graph, "sum23", 8);
        OperationId add23 = graph.createOperation(OperationKind::kAdd, graph.internSymbol("sum23_add"));
        graph.addOperand(add23, q2);
        graph.addOperand(add23, q3);
        graph.addResult(add23, sum23);

        ValueId y = makeLogicValue(graph, "y", 8);
        OperationId addY = graph.createOperation(OperationKind::kAdd, graph.internSymbol("sum_y_add"));
        graph.addOperand(addY, sum01);
        graph.addOperand(addY, sum23);
        graph.addResult(addY, y);
        graph.bindOutputPort("y", y);

        return design;
    }

    Design buildInvalidRegisterWriteDesign()
    {
        Design design;
        Graph &graph = design.createGraph("top");
        design.markAsTop(graph.symbol());

        ValueId clk = makeLogicValue(graph, "clk", 1);
        ValueId data = makeLogicValue(graph, "data", 8);
        graph.bindInputPort("clk", clk);
        graph.bindInputPort("data", data);

        ValueId one = addConstant(graph, "const_one", "one", 1, "1'b1");
        ValueId badMask = addConstant(graph, "const_bad_mask", "bad_mask", 4, "4'hF");

        OperationId reg = graph.createOperation(OperationKind::kRegister, graph.internSymbol("bad_reg"));
        graph.setAttr(reg, "width", static_cast<int64_t>(8));
        graph.setAttr(reg, "isSigned", false);
        graph.setAttr(reg, "initValue", std::string("8'h00"));

        ValueId q = makeLogicValue(graph, "q", 8);
        OperationId read = graph.createOperation(OperationKind::kRegisterReadPort, graph.internSymbol("bad_reg_read"));
        graph.addResult(read, q);
        graph.setAttr(read, "regSymbol", std::string("bad_reg"));
        graph.bindOutputPort("q", q);

        OperationId write = graph.createOperation(OperationKind::kRegisterWritePort,
                                                  graph.internSymbol("bad_reg_write"));
        graph.addOperand(write, one);
        graph.addOperand(write, data);
        graph.addOperand(write, badMask);
        graph.addOperand(write, clk);
        graph.setAttr(write, "regSymbol", std::string("bad_reg"));
        graph.setAttr(write, "eventEdge", std::vector<std::string>{"posedge"});

        return design;
    }

    Design buildGatedClockDesign()
    {
        Design design;
        Graph &graph = design.createGraph("top");
        design.markAsTop(graph.symbol());

        ValueId clk = makeLogicValue(graph, "clk", 1);
        ValueId auxClk = makeLogicValue(graph, "aux_clk", 1);
        ValueId data = makeLogicValue(graph, "data", 8);
        ValueId gateIn = makeLogicValue(graph, "gate_in", 130);
        graph.bindInputPort("clk", clk);
        graph.bindInputPort("aux_clk", auxClk);
        graph.bindInputPort("data", data);
        graph.bindInputPort("gate_in", gateIn);

        ValueId one = addConstant(graph, "const_one_gc", "one_gc", 1, "1'b1");
        ValueId mask8 = addConstant(graph, "const_mask8_gc", "mask8_gc", 8, "8'hFF");
        ValueId mask130 = addConstant(graph, "const_mask130_gc", "mask130_gc", 130, allOnesLiteral(130));
        ValueId gateMagic = addConstant(graph, "const_gate_magic", "gate_magic", 130,
                                        "130'h200000000000000000000000000000001");

        OperationId gateReg = graph.createOperation(OperationKind::kRegister, graph.internSymbol("gate_reg"));
        graph.setAttr(gateReg, "width", static_cast<int64_t>(130));
        graph.setAttr(gateReg, "isSigned", false);
        graph.setAttr(gateReg, "initValue", std::string("130'h0"));

        ValueId gateQ = makeLogicValue(graph, "gate_q", 130);
        OperationId gateRead = graph.createOperation(OperationKind::kRegisterReadPort, graph.internSymbol("gate_read"));
        graph.addResult(gateRead, gateQ);
        graph.setAttr(gateRead, "regSymbol", std::string("gate_reg"));

        OperationId gateWrite = graph.createOperation(OperationKind::kRegisterWritePort, graph.internSymbol("gate_write"));
        graph.addOperand(gateWrite, one);
        graph.addOperand(gateWrite, gateIn);
        graph.addOperand(gateWrite, mask130);
        graph.addOperand(gateWrite, clk);
        graph.setAttr(gateWrite, "regSymbol", std::string("gate_reg"));
        graph.setAttr(gateWrite, "eventEdge", std::vector<std::string>{"posedge"});

        ValueId gateMatch = makeLogicValue(graph, "gate_match", 1);
        OperationId gateEq = graph.createOperation(OperationKind::kEq, graph.internSymbol("gate_eq"));
        graph.addOperand(gateEq, gateQ);
        graph.addOperand(gateEq, gateMagic);
        graph.addResult(gateEq, gateMatch);
        graph.bindOutputPort("gate_match", gateMatch);

        ValueId gatedClk = makeLogicValue(graph, "gated_clk", 1);
        OperationId gatedClkOp = graph.createOperation(OperationKind::kAnd, graph.internSymbol("gated_clk_and"));
        graph.addOperand(gatedClkOp, clk);
        graph.addOperand(gatedClkOp, gateMatch);
        graph.addResult(gatedClkOp, gatedClk);

        ValueId gatedAuxClk = makeLogicValue(graph, "gated_aux_clk", 1);
        OperationId gatedAuxClkOp = graph.createOperation(OperationKind::kAnd, graph.internSymbol("gated_aux_clk_and"));
        graph.addOperand(gatedAuxClkOp, auxClk);
        graph.addOperand(gatedAuxClkOp, gateMatch);
        graph.addResult(gatedAuxClkOp, gatedAuxClk);

        OperationId gatedReg = graph.createOperation(OperationKind::kRegister, graph.internSymbol("gated_reg"));
        graph.setAttr(gatedReg, "width", static_cast<int64_t>(8));
        graph.setAttr(gatedReg, "isSigned", false);
        graph.setAttr(gatedReg, "initValue", std::string("8'h00"));

        ValueId gatedQ = makeLogicValue(graph, "gated_q", 8);
        OperationId gatedRead = graph.createOperation(OperationKind::kRegisterReadPort, graph.internSymbol("gated_read"));
        graph.addResult(gatedRead, gatedQ);
        graph.setAttr(gatedRead, "regSymbol", std::string("gated_reg"));
        graph.bindOutputPort("gated_q", gatedQ);

        OperationId gatedWrite = graph.createOperation(OperationKind::kRegisterWritePort, graph.internSymbol("gated_write"));
        graph.addOperand(gatedWrite, one);
        graph.addOperand(gatedWrite, data);
        graph.addOperand(gatedWrite, mask8);
        graph.addOperand(gatedWrite, gatedClk);
        graph.setAttr(gatedWrite, "regSymbol", std::string("gated_reg"));
        graph.setAttr(gatedWrite, "eventEdge", std::vector<std::string>{"posedge"});

        OperationId gatedAuxReg = graph.createOperation(OperationKind::kRegister, graph.internSymbol("gated_aux_reg"));
        graph.setAttr(gatedAuxReg, "width", static_cast<int64_t>(8));
        graph.setAttr(gatedAuxReg, "isSigned", false);
        graph.setAttr(gatedAuxReg, "initValue", std::string("8'h00"));

        ValueId gatedAuxQ = makeLogicValue(graph, "gated_aux_q", 8);
        OperationId gatedAuxRead = graph.createOperation(OperationKind::kRegisterReadPort,
                                                         graph.internSymbol("gated_aux_read"));
        graph.addResult(gatedAuxRead, gatedAuxQ);
        graph.setAttr(gatedAuxRead, "regSymbol", std::string("gated_aux_reg"));
        graph.bindOutputPort("gated_aux_q", gatedAuxQ);

        OperationId gatedAuxWrite =
            graph.createOperation(OperationKind::kRegisterWritePort, graph.internSymbol("gated_aux_write"));
        graph.addOperand(gatedAuxWrite, one);
        graph.addOperand(gatedAuxWrite, data);
        graph.addOperand(gatedAuxWrite, mask8);
        graph.addOperand(gatedAuxWrite, gatedAuxClk);
        graph.setAttr(gatedAuxWrite, "regSymbol", std::string("gated_aux_reg"));
        graph.setAttr(gatedAuxWrite, "eventEdge", std::vector<std::string>{"posedge"});

        return design;
    }

    Design buildSystemTaskDesign(std::string_view filePath)
    {
        Design design;
        Graph &graph = design.createGraph("top");
        design.markAsTop(graph.symbol());

        ValueId clk = makeLogicValue(graph, "clk", 1);
        ValueId data = makeLogicValue(graph, "data", 8);
        ValueId cond8 = makeLogicValue(graph, "cond8", 8);
        ValueId handle = makeLogicValue(graph, "file_handle", 32);
        ValueId fileError = makeLogicValue(graph, "file_error", 32);
        graph.bindInputPort("clk", clk);
        graph.bindInputPort("data", data);
        graph.bindInputPort("cond8", cond8);
        graph.bindOutputPort("data_out", data);
        graph.bindOutputPort("file_error", fileError);

        ValueId one = addConstant(graph, "const_one_sys", "one_sys", 1, "1'b1");
        ValueId fmtInit = addConstant(graph, "const_fmt_init", "fmt_init", 0, "\"init-once\"", ValueType::String);
        ValueId fmtInitEdge = addConstant(graph, "const_fmt_init_edge", "fmt_init_edge", 0,
                                          "\"init-edge=%0d\"", ValueType::String);
        ValueId fmtDisplay = addConstant(graph, "const_fmt_display", "fmt_display", 0,
                                         "\"d=%0d h=%0h b=%b s=%s r=%0.2f\"", ValueType::String);
        ValueId fmtInfo = addConstant(graph, "const_fmt_info", "fmt_info", 0, "\"info=%0d\"", ValueType::String);
        ValueId fmtWarn = addConstant(graph, "const_fmt_warn", "fmt_warn", 0, "\"warn=%0d\"", ValueType::String);
        ValueId fmtErr = addConstant(graph, "const_fmt_err", "fmt_err", 0, "\"err=%0d\"", ValueType::String);
        ValueId fmtWrite = addConstant(graph, "const_fmt_write", "fmt_write", 0, "\"fw=%0d\"", ValueType::String);
        ValueId fmtFdisplay = addConstant(graph, "const_fmt_fdisplay", "fmt_fdisplay", 0, "\"|fd=%0d\"", ValueType::String);
        ValueId fmtFinal = addConstant(graph, "const_fmt_final", "fmt_final", 0, "\"final=%0d\"", ValueType::String);
        ValueId fmtCond = addConstant(graph, "const_fmt_cond", "fmt_cond", 0, "\"cond=%0d\"", ValueType::String);
        ValueId strArg = addConstant(graph, "const_str_arg", "str_arg", 0, "\"ok\"", ValueType::String);
        ValueId realArg = addConstant(graph, "const_real_arg", "real_arg", 0, "3.25", ValueType::Real);
        ValueId dumpfileName = addConstant(graph, "const_dumpfile_name", "dumpfile_name", 0, "\"waves.out\"",
                                           ValueType::String);
        ValueId fopenPath = addConstant(graph,
                                        "const_fopen_path",
                                        "fopen_path",
                                        0,
                                        "\"" + std::string(filePath) + "\"",
                                        ValueType::String);
        ValueId fopenMode = addConstant(graph, "const_fopen_mode", "fopen_mode", 0, "\"w\"", ValueType::String);

        OperationId fopenOp = graph.createOperation(OperationKind::kSystemFunction,
                                                    graph.internSymbol("fopen_op"));
        graph.addOperand(fopenOp, fopenPath);
        graph.addOperand(fopenOp, fopenMode);
        graph.addResult(fopenOp, handle);
        graph.setAttr(fopenOp, "name", std::string("fopen"));
        graph.setAttr(fopenOp, "hasSideEffects", true);
        graph.setAttr(fopenOp, "procKind", std::string("initial"));
        graph.setAttr(fopenOp, "hasTiming", false);

        OperationId ferrorOp = graph.createOperation(OperationKind::kSystemFunction,
                                                     graph.internSymbol("ferror_op"));
        graph.addOperand(ferrorOp, handle);
        graph.addResult(ferrorOp, fileError);
        graph.setAttr(ferrorOp, "name", std::string("ferror"));
        graph.setAttr(ferrorOp, "hasSideEffects", true);
        graph.setAttr(ferrorOp, "procKind", std::string("always_comb"));
        graph.setAttr(ferrorOp, "hasTiming", false);

        auto addTask = [&](std::string_view symbolName,
                           std::string_view taskName,
                           const std::vector<ValueId> &args,
                           std::string_view procKind,
                           bool hasTiming,
                           const std::vector<ValueId> &events = {},
                           const std::vector<std::string> &eventEdges = {},
                           ValueId callCond = ValueId{})
        {
            OperationId op = graph.createOperation(OperationKind::kSystemTask,
                                                   graph.internSymbol(std::string(symbolName)));
            graph.addOperand(op, callCond.valid() ? callCond : one);
            for (ValueId arg : args)
            {
                graph.addOperand(op, arg);
            }
            for (ValueId evt : events)
            {
                graph.addOperand(op, evt);
            }
            graph.setAttr(op, "name", std::string(taskName));
            graph.setAttr(op, "procKind", std::string(procKind));
            graph.setAttr(op, "hasTiming", hasTiming);
            if (!eventEdges.empty())
            {
                graph.setAttr(op, "eventEdge", eventEdges);
            }
        };

        addTask("task_init_once", "display", {fmtInit}, "initial", false);
        addTask("task_init_edge", "display", {fmtInitEdge, data}, "initial", true, {clk}, {"posedge"});
        addTask("task_display", "display", {fmtDisplay, data, data, data, strArg, realArg},
                "always_ff", false, {clk}, {"posedge"});
        addTask("task_info", "info", {fmtInfo, data}, "initial", false);
        addTask("task_warning", "warning", {fmtWarn, data}, "initial", false);
        addTask("task_error", "error", {fmtErr, data}, "initial", false);
        addTask("task_dumpfile", "dumpfile", {dumpfileName}, "initial", false);
        addTask("task_dumpvars", "dumpvars", {}, "initial", false);
        addTask("task_fwrite", "fwrite", {handle, fmtWrite, data}, "initial", false);
        addTask("task_conditional_display", "display", {fmtCond, data}, "always_ff", false, {clk}, {"posedge"}, cond8);
        addTask("task_final", "display", {fmtFinal, data}, "final", false);
        addTask("task_final_fdisplay", "fdisplay", {handle, fmtFdisplay, data}, "final", false);

        return design;
    }

    Design buildTerminatingSystemTaskDesign(std::string_view taskName,
                                            int exitCode,
                                            std::string_view prefix)
    {
        Design design;
        Graph &graph = design.createGraph("top");
        design.markAsTop(graph.symbol());

        ValueId data = makeLogicValue(graph, "data", 8);
        graph.bindInputPort("data", data);
        graph.bindOutputPort("data_out", data);

        ValueId one = addConstant(graph,
                                  std::string(prefix) + "_const_one",
                                  std::string(prefix) + "_one",
                                  1,
                                  "1'b1");
        ValueId code = addConstant(graph,
                                   std::string(prefix) + "_const_code",
                                   std::string(prefix) + "_code",
                                   32,
                                   "32'd" + std::to_string(exitCode));
        ValueId fmt = addConstant(graph,
                                  std::string(prefix) + "_const_fmt",
                                  std::string(prefix) + "_fmt",
                                  0,
                                  "\"" + std::string(taskName) + "=%0d\"",
                                  ValueType::String);
        ValueId fmtFinal = addConstant(graph,
                                       std::string(prefix) + "_const_final_fmt",
                                       std::string(prefix) + "_final_fmt",
                                       0,
                                       "\"final-" + std::string(taskName) + "=%0d\"",
                                       ValueType::String);

        OperationId task = graph.createOperation(OperationKind::kSystemTask,
                                                 graph.internSymbol(std::string(prefix) + "_task"));
        graph.addOperand(task, one);
        graph.addOperand(task, code);
        graph.addOperand(task, fmt);
        graph.addOperand(task, data);
        graph.setAttr(task, "name", std::string(taskName));
        graph.setAttr(task, "procKind", std::string("initial"));
        graph.setAttr(task, "hasTiming", false);

        OperationId finalTask = graph.createOperation(OperationKind::kSystemTask,
                                                      graph.internSymbol(std::string(prefix) + "_final_task"));
        graph.addOperand(finalTask, one);
        graph.addOperand(finalTask, fmtFinal);
        graph.addOperand(finalTask, data);
        graph.setAttr(finalTask, "name", std::string("display"));
        graph.setAttr(finalTask, "procKind", std::string("final"));
        graph.setAttr(finalTask, "hasTiming", false);

        return design;
    }

    Design buildDpiCallDesign()
    {
        Design design;
        Graph &graph = design.createGraph("top");
        design.markAsTop(graph.symbol());

        ValueId clk = makeLogicValue(graph, "clk", 1);
        ValueId a = makeLogicValue(graph, "a", 8, true);
        ValueId wide = makeLogicValue(graph, "wide", 130);
        ValueId realIn = makeRealValue(graph, "real_in");
        graph.bindInputPort("clk", clk);
        graph.bindInputPort("a", a);
        graph.bindInputPort("wide", wide);
        graph.bindInputPort("real_in", realIn);

        ValueId one = addConstant(graph, "const_one_dpi", "one_dpi", 1, "1'b1");
        ValueId label = addConstant(graph, "const_dpi_label", "dpi_label", 0, "\"tag\"", ValueType::String);

        OperationId mixImport = graph.createOperation(OperationKind::kDpicImport,
                                                      graph.internSymbol("dpi_mix"));
        graph.setAttr(mixImport, "argsDirection",
                      std::vector<std::string>{"input", "input", "input", "input", "output", "output"});
        graph.setAttr(mixImport, "argsWidth", std::vector<int64_t>{8, 130, 64, 0, 16, 0});
        graph.setAttr(mixImport, "argsName",
                      std::vector<std::string>{"a", "wide", "r", "label", "sum", "text"});
        graph.setAttr(mixImport, "argsSigned", std::vector<bool>{true, false, false, false, true, false});
        graph.setAttr(mixImport, "argsType",
                      std::vector<std::string>{"logic", "logic", "real", "string", "logic", "string"});
        graph.setAttr(mixImport, "hasReturn", true);
        graph.setAttr(mixImport, "returnWidth", static_cast<int64_t>(32));
        graph.setAttr(mixImport, "returnSigned", true);
        graph.setAttr(mixImport, "returnType", std::string("logic"));

        ValueId retY = makeLogicValue(graph, "ret_y", 32, true);
        ValueId sumY = makeLogicValue(graph, "sum_y", 16, true);
        ValueId textY = makeStringValue(graph, "text_y");
        OperationId mixCall = graph.createOperation(OperationKind::kDpicCall,
                                                    graph.internSymbol("dpi_mix_call"));
        graph.addOperand(mixCall, a);
        graph.addOperand(mixCall, label);
        graph.addOperand(mixCall, realIn);
        graph.addOperand(mixCall, wide);
        graph.addOperand(mixCall, a);
        graph.addOperand(mixCall, clk);
        graph.addResult(mixCall, retY);
        graph.addResult(mixCall, textY);
        graph.addResult(mixCall, sumY);
        graph.setAttr(mixCall, "targetImportSymbol", std::string("dpi_mix"));
        graph.setAttr(mixCall, "inArgName", std::vector<std::string>{"label", "r", "wide", "a"});
        graph.setAttr(mixCall, "outArgName", std::vector<std::string>{"text", "sum"});
        graph.setAttr(mixCall, "hasReturn", true);
        graph.setAttr(mixCall, "eventEdge", std::vector<std::string>{"posedge"});
        graph.bindOutputPort("ret_y", retY);
        graph.bindOutputPort("sum_y", sumY);
        graph.bindOutputPort("text_y", textY);

        OperationId packImport = graph.createOperation(OperationKind::kDpicImport,
                                                       graph.internSymbol("dpi_pack"));
        graph.setAttr(packImport, "argsDirection", std::vector<std::string>{"input", "output"});
        graph.setAttr(packImport, "argsWidth", std::vector<int64_t>{8, 8});
        graph.setAttr(packImport, "argsName", std::vector<std::string>{"a", "mirror"});
        graph.setAttr(packImport, "argsSigned", std::vector<bool>{false, false});
        graph.setAttr(packImport, "argsType", std::vector<std::string>{"logic", "logic"});
        graph.setAttr(packImport, "hasReturn", false);

        ValueId mirrorY = makeLogicValue(graph, "mirror_y", 8);
        OperationId packCall = graph.createOperation(OperationKind::kDpicCall,
                                                     graph.internSymbol("dpi_pack_call"));
        graph.addOperand(packCall, one);
        graph.addOperand(packCall, a);
        graph.addOperand(packCall, clk);
        graph.addResult(packCall, mirrorY);
        graph.setAttr(packCall, "targetImportSymbol", std::string("dpi_pack"));
        graph.setAttr(packCall, "inArgName", std::vector<std::string>{"a"});
        graph.setAttr(packCall, "outArgName", std::vector<std::string>{"mirror"});
        graph.setAttr(packCall, "hasReturn", false);
        graph.setAttr(packCall, "eventEdge", std::vector<std::string>{"posedge"});
        graph.bindOutputPort("mirror_y", mirrorY);

        OperationId wideImport = graph.createOperation(OperationKind::kDpicImport,
                                                       graph.internSymbol("dpi_wide_echo"));
        graph.setAttr(wideImport, "argsDirection", std::vector<std::string>{"input", "output"});
        graph.setAttr(wideImport, "argsWidth", std::vector<int64_t>{130, 130});
        graph.setAttr(wideImport, "argsName", std::vector<std::string>{"wide", "out"});
        graph.setAttr(wideImport, "argsSigned", std::vector<bool>{false, false});
        graph.setAttr(wideImport, "argsType", std::vector<std::string>{"logic", "logic"});
        graph.setAttr(wideImport, "hasReturn", false);

        ValueId wideY = makeLogicValue(graph, "wide_y", 130);
        OperationId wideCall = graph.createOperation(OperationKind::kDpicCall,
                                                     graph.internSymbol("dpi_wide_call"));
        graph.addOperand(wideCall, wide);
        graph.addOperand(wideCall, wide);
        graph.addOperand(wideCall, clk);
        graph.addResult(wideCall, wideY);
        graph.setAttr(wideCall, "targetImportSymbol", std::string("dpi_wide_echo"));
        graph.setAttr(wideCall, "inArgName", std::vector<std::string>{"wide"});
        graph.setAttr(wideCall, "outArgName", std::vector<std::string>{"out"});
        graph.setAttr(wideCall, "hasReturn", false);
        graph.setAttr(wideCall, "eventEdge", std::vector<std::string>{"posedge"});
        graph.bindOutputPort("wide_y", wideY);

        return design;
    }

    Design buildInvalidDpiInoutDesign()
    {
        Design design;
        Graph &graph = design.createGraph("top");
        design.markAsTop(graph.symbol());

        ValueId clk = makeLogicValue(graph, "clk", 1);
        ValueId data = makeLogicValue(graph, "data", 8);
        graph.bindInputPort("clk", clk);
        graph.bindInputPort("data", data);

        ValueId one = addConstant(graph, "const_one_invalid_dpi", "one_invalid_dpi", 1, "1'b1");

        OperationId dpiImport = graph.createOperation(OperationKind::kDpicImport,
                                                      graph.internSymbol("dpi_inout"));
        graph.setAttr(dpiImport, "argsDirection", std::vector<std::string>{"inout"});
        graph.setAttr(dpiImport, "argsWidth", std::vector<int64_t>{8});
        graph.setAttr(dpiImport, "argsName", std::vector<std::string>{"x"});
        graph.setAttr(dpiImport, "argsSigned", std::vector<bool>{false});
        graph.setAttr(dpiImport, "argsType", std::vector<std::string>{"logic"});
        graph.setAttr(dpiImport, "hasReturn", false);

        OperationId dpiCall = graph.createOperation(OperationKind::kDpicCall,
                                                    graph.internSymbol("dpi_inout_call"));
        graph.addOperand(dpiCall, one);
        graph.addOperand(dpiCall, data);
        graph.addOperand(dpiCall, clk);
        graph.setAttr(dpiCall, "targetImportSymbol", std::string("dpi_inout"));
        graph.setAttr(dpiCall, "inArgName", std::vector<std::string>{});
        graph.setAttr(dpiCall, "outArgName", std::vector<std::string>{});
        graph.setAttr(dpiCall, "inoutArgName", std::vector<std::string>{"x"});
        graph.setAttr(dpiCall, "hasReturn", false);
        graph.setAttr(dpiCall, "eventEdge", std::vector<std::string>{"posedge"});

        return design;
    }

} // namespace

#ifndef WOLF_SV_EMIT_ARTIFACT_DIR
#error "WOLF_SV_EMIT_ARTIFACT_DIR must be defined"
#endif

int main()
{
    try
    {
        EmitOptions options;
        options.outputDir = std::string(WOLF_SV_EMIT_ARTIFACT_DIR) + "/grhsim_cpp";
        const std::filesystem::path outDir = std::filesystem::path(*options.outputDir);
        std::filesystem::create_directories(outDir);
        const std::filesystem::path wideMemInitPath = outDir / "wide_mem_init.hex";
        {
            std::ofstream initFile(wideMemInitPath);
            if (!initFile.is_open())
            {
                return fail("Failed to create wide memory init file");
            }
            initFile << "0\n";
            initFile << "100000000000000000000000000000001\n";
            initFile << "0\n";
            initFile << "0\n";
        }

        Design design = buildDesign(wideMemInitPath.string());
        SessionStore session;
        if (!runActivitySchedule(design, session))
        {
            return fail("activity-schedule pass failed");
        }

        EmitDiagnostics diag;
        EmitGrhSimCpp emitter(&diag);
        options.session = &session;
        options.sessionPathPrefix = std::string("top");
        options.attributes["sched_batch_max_ops"] = "8";
        options.attributes["sched_batch_max_estimated_lines"] = "96";
        options.attributes["emit_parallelism"] = "2";

        EmitResult result = emitter.emit(design, options);
        if (!result.success)
        {
            return fail("EmitGrhSimCpp failed");
        }
        if (diag.hasError())
        {
            return fail("EmitGrhSimCpp reported diagnostics errors");
        }
        if (result.artifacts.size() < 8)
        {
            return fail("EmitGrhSimCpp should report split state/schedule artifacts");
        }

        const std::filesystem::path headerPath = outDir / "grhsim_top.hpp";
        const std::filesystem::path runtimePath = outDir / "grhsim_top_runtime.hpp";
        const std::filesystem::path statePath = outDir / "grhsim_top_state.cpp";
        const std::filesystem::path evalPath = outDir / "grhsim_top_eval.cpp";
        const std::filesystem::path makefilePath = outDir / "Makefile";
        const std::vector<std::filesystem::path> stateFiles = collectSchedFiles(outDir, "grhsim_top_state");
        const std::vector<std::filesystem::path> schedFiles = collectSchedFiles(outDir, "grhsim_top_sched_");
        if (!std::filesystem::exists(headerPath) || !std::filesystem::exists(runtimePath) || !std::filesystem::exists(statePath) ||
            !std::filesystem::exists(evalPath) || !std::filesystem::exists(makefilePath) || stateFiles.size() < 2 ||
            schedFiles.empty())
        {
            return fail("Expected generated grhsim split state/schedule artifacts to exist");
        }

        const std::string header = readFile(headerPath);
        const std::string runtime = readFile(runtimePath);
        const std::string state = readFiles(stateFiles);
        const std::string eval = readFile(evalPath);
        const std::string makefile = readFile(makefilePath);
        const std::string sched = readFiles(schedFiles);

    if (header.find("class GrhSIM_top") == std::string::npos)
    {
        return fail("Missing simulator class declaration");
    }
    if (header.find("kBatchCount = ") == std::string::npos ||
        header.find("struct BatchEvalStats") == std::string::npos ||
        header.find("BatchEvalStats eval_batch_0();") == std::string::npos)
    {
        return fail("Missing split batch declarations");
    }
    if (header.find("wordchunk_") != std::string::npos)
    {
        return fail("Word helpers should be inlined into eval_batch declarations");
    }
    if (header.find("bool clk = false;") == std::string::npos)
    {
        return fail("Missing public input field declaration");
    }
    if (header.find("struct Inout_pad {") == std::string::npos || header.find("} pad;") == std::string::npos)
    {
        return fail("Missing public inout field declaration");
    }
    if (header.find("void init();") == std::string::npos)
    {
        return fail("Missing explicit init declaration");
    }
    if (header.find("void set_random_seed(std::uint64_t seed);") == std::string::npos)
    {
        return fail("Missing random seed setter declaration");
    }
    if (header.find("inline static constexpr const char *value_") == std::string::npos ||
        header.find("= \"q=%0d\";") == std::string::npos)
    {
        return fail("String constants should emit as static constexpr char pointers");
    }
    if (runtime.find("inline std::uint64_t grhsim_mask") == std::string::npos)
    {
        return fail("Missing runtime helper header");
    }
    if (runtime.find("grhsim_concat_uniform_scalars_u64") == std::string::npos ||
        runtime.find("grhsim_concat_uniform_scalars_words") == std::string::npos)
    {
        return fail("Missing scalar concat loop helpers in runtime");
    }
    if (runtime.find("grhsim_concat_words") == std::string::npos ||
        runtime.find("grhsim_replicate_words") == std::string::npos ||
        runtime.find("grhsim_clog2_words") == std::string::npos)
    {
        return fail("Missing pure words runtime helpers");
    }
    if (header.find("std::uint8_t y = ") == std::string::npos)
    {
        return fail("Missing public output field declaration");
    }
    if (header.find("std::uint8_t out = ") == std::string::npos ||
        header.find("bool oe = false;") == std::string::npos)
    {
        return fail("Missing public inout output field declarations");
    }
    if (header.find("std::array<std::uint64_t, 3> wide_y") == std::string::npos)
    {
        return fail("Missing wide output field declaration");
    }
    const bool hasWideStateCommitHelperUsage =
        sched.find("grhsim_assign_words") != std::string::npos ||
        state.find("grhsim_assign_words") != std::string::npos;
    const bool hasWideStateWriteHelperUsage =
        sched.find("grhsim_merge_words_masked") != std::string::npos ||
        state.find("grhsim_merge_words_masked") != std::string::npos;
    if (!hasWideStateCommitHelperUsage || !hasWideStateWriteHelperUsage)
    {
        return fail("Missing wide runtime helper usage");
    }
    const bool hasScalarConcatU64Helper =
        sched.find("grhsim_concat_uniform_scalars_u64<8>") != std::string::npos ||
        sched.find("grhsim_concat_uniform_scalars_u64(std::array") != std::string::npos ||
        sched.find("grhsim_concat_uniform_scalars_u64(") != std::string::npos;
    if (!hasScalarConcatU64Helper)
    {
        return fail("Missing looped scalar concat helper usage");
    }
    const bool hasWideSliceHelperCoverage =
        sched.find("wide_slice_static_op") != std::string::npos &&
        sched.find("wide_slice_dyn_op") != std::string::npos &&
        sched.find("grhsim_slice_words<2>(") != std::string::npos &&
        sched.find("grhsim_index_words(wide_addr, 130)") != std::string::npos;
    const bool hasWideHelperCoverage =
        sched.find("grhsim_cast_words<") != std::string::npos &&
        sched.find("grhsim_add_words(") != std::string::npos &&
        sched.find("grhsim_concat_words<") != std::string::npos;
    if (sched.find("grhsim_udiv_words") == std::string::npos ||
        sched.find("grhsim_shl_words") == std::string::npos ||
        sched.find("grhsim_replicate_words") == std::string::npos ||
        !hasWideSliceHelperCoverage ||
        !hasWideHelperCoverage)
    {
        return fail("Missing emitted pure words wide combinational coverage");
    }
    if (sched.find("([&]()") != std::string::npos)
    {
        return fail("schedule emit should not contain inline lambda word helpers");
    }
    if (sched.find("grhsim_clog2_u64") == std::string::npos ||
        sched.find("slice_array_op") == std::string::npos ||
        sched.find("wildcard_eq_op") == std::string::npos)
    {
        return fail("Missing emitted small-width combinational coverage");
    }
    if (sched.find("grhsim_cast_u64") == std::string::npos ||
        sched.find("grhsim_compare_signed_u64") == std::string::npos ||
        sched.find("grhsim_compare_signed_words") == std::string::npos ||
        sched.find("grhsim_sdiv_words") == std::string::npos)
    {
        return fail("Missing emitted signed combinational helper coverage");
    }
    if (sched.find("grhsim_index_words") == std::string::npos ||
        sched.find("idx_mem_read") == std::string::npos)
    {
        return fail("Missing emitted memory read address handling coverage");
    }
    const bool hasPow2WriteRowAddressCoverage =
        sched.find("grhsim_index_pow2_words") != std::string::npos ||
        (sched.find("wide_masked_mem_write") != std::string::npos &&
         sched.find("[(static_cast<std::size_t>(static_cast<std::uint64_t>(wide_addr)) & 3u)]") != std::string::npos);
    if (!hasPow2WriteRowAddressCoverage)
    {
        return fail("Missing emitted pow2 memory write row addressing coverage");
    }
    if (sched.find("grhsim_apply_masked_words_inplace") == std::string::npos)
    {
        return fail("Missing emitted masked memory write helper usage");
    }
    if (eval.find("while (pending_eval_round)") == std::string::npos ||
        eval.find("kComputeActiveWordBatchOffsets") == std::string::npos ||
        eval.find("kCommitActiveWordBatchOffsets") == std::string::npos ||
        eval.find("pending_eval_round = (grhsim_count_active_supernodes(supernode_active_curr_) != 0u);") == std::string::npos)
    {
        return fail("Missing compute/commit fixed-point eval loop");
    }
    if (header.find("trace_eval_enabled_") != std::string::npos ||
        state.find("GRHSIM_TRACE_EVAL") != std::string::npos ||
        eval.find("trace_this_eval") != std::string::npos)
    {
        return fail("Perf tracing should be omitted by default");
    }
    if (header.find("static constexpr std::size_t kActiveFlagWordCount = ") == std::string::npos ||
        header.find("std::array<std::uint8_t, kActiveFlagWordCount> supernode_active_curr_{};") == std::string::npos)
    {
        return fail("Missing supernode activity state");
    }
    if (header.find("event_edge_storage_{};") == std::string::npos ||
        header.find("grhsim_event_edge_kind *event_edge_slots_ = nullptr;") == std::string::npos)
    {
        return fail("Missing arena-backed event-edge storage");
    }
    if (sched.find("if ((event_edge_slots_") != std::string::npos ||
        sched.find("if (((event_edge_slots_") != std::string::npos)
    {
        return fail("Exact event predicates should not emit redundant parentheses");
    }
    if (header.find("state_shadow_touched_slots_{};") != std::string::npos ||
        header.find("memory_write_touched_slots_{};") != std::string::npos)
    {
        return fail("Direct-commit emit should not keep shadow/write scratch storage");
    }
    if (header.find("value_logic_storage_") != std::string::npos ||
        header.find("state_logic_storage_") != std::string::npos)
    {
        return fail("Persistent value/state storage should be emitted as direct members");
    }
    if (header.find("value_bool_slot_ptrs_") != std::string::npos ||
        header.find("state_logic_u8_slot_ptrs_") != std::string::npos ||
        header.find("state_reg_reg_q_") == std::string::npos ||
        header.find("value_35_0_sum_") == std::string::npos ||
        header.find("value_107_0_wide_slice_static_y_") == std::string::npos)
    {
        return fail("Missing direct persistent member fields or found stale scalar slot pointer tables");
    }
    if (header.find("commit_state_updates(") != std::string::npos ||
        state.find("commit_state_updates(") != std::string::npos)
    {
        return fail("Direct-commit emit should not expose legacy commit_state_updates helpers");
    }
    if (header.find("std::array<std::uint8_t, 3> state_mem_idx_mem_") == std::string::npos ||
        header.find("std::array<std::array<std::uint64_t, 3>, 4> state_mem_wide_mem_") == std::string::npos ||
        header.find("std::array<std::array<std::uint64_t, 3>, 4> state_mem_wide_masked_mem_") == std::string::npos)
    {
        return fail("Missing per-memory static storage fields");
    }
    if (runtime.find("struct grhsim_active_mask_entry") == std::string::npos ||
        runtime.find("grhsim_popcount_u8") == std::string::npos ||
        runtime.find("grhsim_count_active_supernodes") == std::string::npos)
    {
        return fail("Missing supernode activity runtime helpers");
    }
    if (eval.find("kBatchEvalFns") == std::string::npos ||
        eval.find("using BatchEvalFn = BatchEvalStats") == std::string::npos ||
        eval.find("kComputeActiveWordBatchOffsets") == std::string::npos ||
        eval.find("kComputeActiveWordBatchIndices") == std::string::npos ||
        eval.find("kCommitActiveWordBatchOffsets") == std::string::npos ||
        eval.find("kCommitActiveWordBatchIndices") == std::string::npos ||
        eval.find("for (std::size_t activeWordIndex = 0; activeWordIndex < kActiveFlagWordCount; ++activeWordIndex)") == std::string::npos ||
        eval.find("(void)(this->*kBatchEvalFns[batchIndex])();") == std::string::npos ||
        sched.find("BatchEvalStats GrhSIM_top::eval_batch_0()") == std::string::npos ||
        sched.find("stats.checkedFlagWords") == std::string::npos ||
        sched.find("supernode_active_curr_[") == std::string::npos)
    {
        return fail("Missing multi-batch eval dispatch");
    }
    if (sched.find("wordchunk_") != std::string::npos)
    {
        return fail("Schedule batches should inline word bodies into eval_batch");
    }
    if (sched.find("activeWordFlags") == std::string::npos || sched.find("supernode_") == std::string::npos)
    {
        return fail("Missing emitted supernode scheduling code");
    }
    if (sched.find("display_task") == std::string::npos || sched.find("trace_dpi_call") == std::string::npos)
    {
        return fail("Missing side-effect op anchors in schedule file");
    }
    if (state.find(wideMemInitPath.string()) != std::string::npos)
    {
        return fail("Generated state file should embed init data instead of reading initFile at runtime");
    }
    if (state.find("k_mem_init_wide_mem_rows") == std::string::npos ||
        state.find("k_mem_init_wide_mem_data") == std::string::npos)
    {
        return fail("Missing embedded memory init data emission");
    }
    if (state.find("random_state_ = random_seed_") == std::string::npos)
    {
        return fail("Missing random seed plumbing in state init");
    }
    if (state.find("std::fill_n(event_edge_slots_, ") == std::string::npos ||
        state.find("state_shadow_touched_slots_ = {};") != std::string::npos ||
        state.find("memory_write_touched_slots_ = {};") != std::string::npos ||
        state.find("state_mem_wide_mem_61_ = {};") == std::string::npos ||
        state.find("state_mem_wide_masked_mem_64_ = {};") == std::string::npos ||
        state.find("state_mem_idx_mem_67_ = {};") == std::string::npos)
    {
        return fail("Missing static storage reset emission");
    }
    if (state.find(".assign(") != std::string::npos)
    {
        return fail("Generated state init should not use vector assign for fixed storage");
    }
    if (sched.find("extern \"C\" void trace_sum") == std::string::npos)
    {
        return fail("Missing DPI import declaration");
    }
    if (makefile.find("CXX ?= clang++") == std::string::npos ||
        makefile.find("AR ?= ar") == std::string::npos || makefile.find("all: $(LIB)") == std::string::npos ||
        makefile.find("grhsim_top_state_init_0.cpp") == std::string::npos ||
        makefile.find("grhsim_top_sched_0.cpp") == std::string::npos ||
        makefile.find("PCH_FILE := $(PCH_HEADER).pch") == std::string::npos ||
        makefile.find("-x c++-header") == std::string::npos ||
        makefile.find("-include-pch $(PCH_FILE)") == std::string::npos)
    {
        return fail("Missing split state/schedule Makefile skeleton or PCH support");
    }

        const std::string buildCmd =
            "make -C " + outDir.string() + " CXX=clang++ CFLAGS='" + std::string(kHarnessCompileFlags) + "'";
        if (std::system(buildCmd.c_str()) != 0)
        {
            return fail("Generated Makefile failed to build grhsim archive");
        }
        if (!std::filesystem::exists(outDir / "libgrhsim_top.a"))
        {
            return fail("Generated grhsim archive missing after make");
        }
        if (!std::filesystem::exists(outDir / "grhsim_top.hpp.pch"))
        {
            return fail("Generated grhsim PCH missing after make");
        }

        const std::filesystem::path harnessPath = outDir / "grhsim_top_harness.cpp";
    {
        std::ofstream harness(harnessPath);
        if (!harness.is_open())
        {
            return fail("Failed to create grhsim harness");
        }
        harness << "#include \"grhsim_top.hpp\"\n";
        harness << "#include <array>\n";
        harness << "#include <cstddef>\n";
        harness << "#include <cstdint>\n";
        harness << "#include <iostream>\n\n";
        harness << "static std::uint8_t g_last_trace = 0;\n";
        harness << "template <std::size_t N>\n";
        harness << "static bool same_words(const std::array<std::uint64_t, N>& lhs,\n";
        harness << "                       const std::array<std::uint64_t, N>& rhs)\n";
        harness << "{\n";
        harness << "    return lhs == rhs;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static bool get_bit(const std::array<std::uint64_t, N>& value, std::size_t index)\n";
        harness << "{\n";
        harness << "    if (index / 64u >= N) return false;\n";
        harness << "    return (value[index / 64u] & (UINT64_C(1) << (index & 63u))) != 0;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static void put_bit(std::array<std::uint64_t, N>& value, std::size_t index, bool bit)\n";
        harness << "{\n";
        harness << "    if (index / 64u >= N) return;\n";
        harness << "    const std::uint64_t mask = UINT64_C(1) << (index & 63u);\n";
        harness << "    if (bit) value[index / 64u] |= mask;\n";
        harness << "    else value[index / 64u] &= ~mask;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static void trunc_words(std::array<std::uint64_t, N>& value, std::size_t width)\n";
        harness << "{\n";
        harness << "    const std::size_t live_words = (width + 63u) / 64u;\n";
        harness << "    for (std::size_t i = live_words; i < N; ++i) value[i] = 0;\n";
        harness << "    if (live_words != 0) {\n";
        harness << "        const std::size_t tail = width - (live_words - 1u) * 64u;\n";
        harness << "        if (tail < 64u) value[live_words - 1u] &= ((UINT64_C(1) << tail) - 1u);\n";
        harness << "    }\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::array<std::uint64_t, N> add_one(std::array<std::uint64_t, N> value, std::size_t width)\n";
        harness << "{\n";
        harness << "    std::uint64_t carry = 1;\n";
        harness << "    for (std::size_t i = 0; i < N && carry != 0; ++i) {\n";
        harness << "        const std::uint64_t next = value[i] + carry;\n";
        harness << "        carry = next < value[i] ? 1 : 0;\n";
        harness << "        value[i] = next;\n";
        harness << "    }\n";
        harness << "    trunc_words(value, width);\n";
        harness << "    return value;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::array<std::uint64_t, N> sub_one(std::array<std::uint64_t, N> value, std::size_t width)\n";
        harness << "{\n";
        harness << "    std::uint64_t borrow = 1;\n";
        harness << "    for (std::size_t i = 0; i < N && borrow != 0; ++i) {\n";
        harness << "        const std::uint64_t prev = value[i];\n";
        harness << "        value[i] = prev - borrow;\n";
        harness << "        borrow = prev < borrow ? 1 : 0;\n";
        harness << "    }\n";
        harness << "    trunc_words(value, width);\n";
        harness << "    return value;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::array<std::uint64_t, N> not_words(std::array<std::uint64_t, N> value, std::size_t width)\n";
        harness << "{\n";
        harness << "    for (auto& word : value) word = ~word;\n";
        harness << "    trunc_words(value, width);\n";
        harness << "    return value;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::array<std::uint64_t, N> mask_merge_words(std::array<std::uint64_t, N> base,\n";
        harness << "                                                const std::array<std::uint64_t, N>& data,\n";
        harness << "                                                const std::array<std::uint64_t, N>& mask,\n";
        harness << "                                                std::size_t width)\n";
        harness << "{\n";
        harness << "    for (std::size_t i = 0; i < N; ++i) base[i] = (base[i] & ~mask[i]) | (data[i] & mask[i]);\n";
        harness << "    trunc_words(base, width);\n";
        harness << "    return base;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::array<std::uint64_t, N> shl_words(const std::array<std::uint64_t, N>& value, std::size_t amount, std::size_t width)\n";
        harness << "{\n";
        harness << "    std::array<std::uint64_t, N> out{};\n";
        harness << "    for (std::size_t bit = 0; bit + amount < width; ++bit) if (get_bit(value, bit)) put_bit(out, bit + amount, true);\n";
        harness << "    trunc_words(out, width);\n";
        harness << "    return out;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::array<std::uint64_t, N> lshr_words(const std::array<std::uint64_t, N>& value, std::size_t amount, std::size_t width)\n";
        harness << "{\n";
        harness << "    std::array<std::uint64_t, N> out{};\n";
        harness << "    for (std::size_t bit = amount; bit < width; ++bit) if (get_bit(value, bit)) put_bit(out, bit - amount, true);\n";
        harness << "    trunc_words(out, width);\n";
        harness << "    return out;\n";
        harness << "}\n\n";
        harness << "template <std::size_t DestN, std::size_t SrcN>\n";
        harness << "static std::array<std::uint64_t, DestN> slice_words(const std::array<std::uint64_t, SrcN>& value, std::size_t start, std::size_t width)\n";
        harness << "{\n";
        harness << "    std::array<std::uint64_t, DestN> out{};\n";
        harness << "    for (std::size_t bit = 0; bit < width; ++bit) if (get_bit(value, start + bit)) put_bit(out, bit, true);\n";
        harness << "    trunc_words(out, width);\n";
        harness << "    return out;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static int compare_words(const std::array<std::uint64_t, N>& lhs,\n";
        harness << "                         const std::array<std::uint64_t, N>& rhs)\n";
        harness << "{\n";
        harness << "    for (std::size_t i = N; i-- > 0;) {\n";
        harness << "        if (lhs[i] < rhs[i]) return -1;\n";
        harness << "        if (lhs[i] > rhs[i]) return 1;\n";
        harness << "    }\n";
        harness << "    return 0;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::array<std::uint64_t, N> sub_words(std::array<std::uint64_t, N> lhs,\n";
        harness << "                                               const std::array<std::uint64_t, N>& rhs,\n";
        harness << "                                               std::size_t width)\n";
        harness << "{\n";
        harness << "    std::uint64_t borrow = 0;\n";
        harness << "    for (std::size_t i = 0; i < N; ++i) {\n";
        harness << "        const std::uint64_t rhs_word = rhs[i] + borrow;\n";
        harness << "        borrow = (rhs_word < rhs[i] || lhs[i] < rhs_word) ? 1 : 0;\n";
        harness << "        lhs[i] -= rhs_word;\n";
        harness << "    }\n";
        harness << "    trunc_words(lhs, width);\n";
        harness << "    return lhs;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::size_t highest_bit_words(const std::array<std::uint64_t, N>& value, std::size_t width)\n";
        harness << "{\n";
        harness << "    const std::size_t live_words = (width + 63u) / 64u;\n";
        harness << "    for (std::size_t i = live_words; i-- > 0;) {\n";
        harness << "        const std::size_t word_width = (i + 1u == live_words) ? (width - i * 64u) : 64u;\n";
        harness << "        const std::uint64_t word = word_width < 64u ? (value[i] & ((UINT64_C(1) << word_width) - 1u)) : value[i];\n";
        harness << "        if (word != 0) return i * 64u + (63u - static_cast<std::size_t>(__builtin_clzll(word)));\n";
        harness << "    }\n";
        harness << "    return 0;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::array<std::uint64_t, N> udiv_words_general(std::array<std::uint64_t, N> lhs,\n";
        harness << "                                                       const std::array<std::uint64_t, N>& rhs,\n";
        harness << "                                                       std::size_t width)\n";
        harness << "{\n";
        harness << "    std::array<std::uint64_t, N> quotient{};\n";
        harness << "    if (compare_words(lhs, rhs) < 0) return quotient;\n";
        harness << "    const std::size_t rhs_highest = highest_bit_words(rhs, width);\n";
        harness << "    while (compare_words(lhs, rhs) >= 0) {\n";
        harness << "        std::size_t shift = highest_bit_words(lhs, width) - rhs_highest;\n";
        harness << "        auto shifted = shl_words(rhs, shift, width);\n";
        harness << "        if (compare_words(lhs, shifted) < 0) {\n";
        harness << "            --shift;\n";
        harness << "            shifted = shl_words(rhs, shift, width);\n";
        harness << "        }\n";
        harness << "        lhs = sub_words(lhs, shifted, width);\n";
        harness << "        put_bit(quotient, shift, true);\n";
        harness << "    }\n";
        harness << "    trunc_words(quotient, width);\n";
        harness << "    return quotient;\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::array<std::uint64_t, N> umod_words_general(std::array<std::uint64_t, N> lhs,\n";
        harness << "                                                       const std::array<std::uint64_t, N>& rhs,\n";
        harness << "                                                       std::size_t width)\n";
        harness << "{\n";
        harness << "    if (compare_words(lhs, rhs) < 0) {\n";
        harness << "        trunc_words(lhs, width);\n";
        harness << "        return lhs;\n";
        harness << "    }\n";
        harness << "    const std::size_t rhs_highest = highest_bit_words(rhs, width);\n";
        harness << "    while (compare_words(lhs, rhs) >= 0) {\n";
        harness << "        std::size_t shift = highest_bit_words(lhs, width) - rhs_highest;\n";
        harness << "        auto shifted = shl_words(rhs, shift, width);\n";
        harness << "        if (compare_words(lhs, shifted) < 0) {\n";
        harness << "            --shift;\n";
        harness << "            shifted = shl_words(rhs, shift, width);\n";
        harness << "        }\n";
        harness << "        lhs = sub_words(lhs, shifted, width);\n";
        harness << "    }\n";
        harness << "    trunc_words(lhs, width);\n";
        harness << "    return lhs;\n";
        harness << "}\n\n";
        harness << "template <std::size_t DestN, std::size_t HiN, std::size_t LoN>\n";
        harness << "static std::array<std::uint64_t, DestN> concat_words(const std::array<std::uint64_t, HiN>& hi,\n";
        harness << "                                                      std::size_t hi_width,\n";
        harness << "                                                      const std::array<std::uint64_t, LoN>& lo,\n";
        harness << "                                                      std::size_t lo_width)\n";
        harness << "{\n";
        harness << "    std::array<std::uint64_t, DestN> out{};\n";
        harness << "    for (std::size_t bit = 0; bit < lo_width; ++bit) if (get_bit(lo, bit)) put_bit(out, bit, true);\n";
        harness << "    for (std::size_t bit = 0; bit < hi_width; ++bit) if (get_bit(hi, bit)) put_bit(out, lo_width + bit, true);\n";
        harness << "    trunc_words(out, hi_width + lo_width);\n";
        harness << "    return out;\n";
        harness << "}\n\n";
        harness << "template <std::size_t DestN, std::size_t SrcN>\n";
        harness << "static std::array<std::uint64_t, DestN> replicate_words(const std::array<std::uint64_t, SrcN>& value,\n";
        harness << "                                                         std::size_t value_width,\n";
        harness << "                                                         std::size_t rep)\n";
        harness << "{\n";
        harness << "    std::array<std::uint64_t, DestN> out{};\n";
        harness << "    for (std::size_t r = 0; r < rep; ++r)\n";
        harness << "        for (std::size_t bit = 0; bit < value_width; ++bit)\n";
        harness << "            if (get_bit(value, bit)) put_bit(out, r * value_width + bit, true);\n";
        harness << "    trunc_words(out, value_width * rep);\n";
        harness << "    return out;\n";
        harness << "}\n\n";
        harness << "static std::uint64_t splitmix64_next(std::uint64_t& state)\n";
        harness << "{\n";
        harness << "    std::uint64_t z = (state += UINT64_C(0x9E3779B97F4A7C15));\n";
        harness << "    z = (z ^ (z >> 30u)) * UINT64_C(0xBF58476D1CE4E5B9);\n";
        harness << "    z = (z ^ (z >> 27u)) * UINT64_C(0x94D049BB133111EB);\n";
        harness << "    return z ^ (z >> 31u);\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::array<std::uint64_t, N> random_words(std::uint64_t& state, std::size_t width)\n";
        harness << "{\n";
        harness << "    std::array<std::uint64_t, N> out{};\n";
        harness << "    for (std::size_t i = 0; i < N; ++i) out[i] = splitmix64_next(state);\n";
        harness << "    trunc_words(out, width);\n";
        harness << "    return out;\n";
        harness << "}\n\n";
        harness << "using u128 = unsigned __int128;\n\n";
        harness << "static u128 to_u128(const std::array<std::uint64_t, 2>& value)\n";
        harness << "{\n";
        harness << "    return static_cast<u128>(value[0]) | (static_cast<u128>(value[1]) << 64u);\n";
        harness << "}\n\n";
        harness << "template <std::size_t N>\n";
        harness << "static std::array<std::uint64_t, N> from_u128(u128 value, std::size_t width)\n";
        harness << "{\n";
        harness << "    std::array<std::uint64_t, N> out{};\n";
        harness << "    if constexpr (N > 0) out[0] = static_cast<std::uint64_t>(value);\n";
        harness << "    if constexpr (N > 1) out[1] = static_cast<std::uint64_t>(value >> 64u);\n";
        harness << "    trunc_words(out, width);\n";
        harness << "    return out;\n";
        harness << "}\n\n";
        harness << "extern \"C\" void trace_sum(std::uint8_t value)\n";
        harness << "{\n";
        harness << "    g_last_trace = value;\n";
        harness << "}\n\n";
        harness << "int main()\n";
        harness << "{\n";
        harness << "    GrhSIM_top sim;\n";
        harness << "    const std::uint64_t seed_a = UINT64_C(0x123456789ABCDEF0);\n";
        harness << "    const std::uint64_t seed_b = UINT64_C(0x0F1E2D3C4B5A6978);\n";
        harness << "    const std::array<std::uint64_t, 3> wide_value_a{UINT64_C(0x0123456789ABCDEF), UINT64_C(0x0FEDCBA987654321), UINT64_C(0x2)};\n";
        harness << "    const std::array<std::uint64_t, 3> wide_mask_dyn{UINT64_C(0xFFFF0000FFFF0000), UINT64_C(0x00FF00FF00FF00FF), UINT64_C(0x1)};\n";
        harness << "    const std::array<std::uint64_t, 3> wide_mem_init{UINT64_C(1), UINT64_C(0), UINT64_C(1)};\n";
        harness << "    const std::array<std::uint64_t, 3> wide_zero{};\n";
        harness << "    const std::array<std::uint64_t, 1> two_bit_one{UINT64_C(1)};\n";
        harness << "    const std::array<std::uint64_t, 3> wide_general_divisor{UINT64_C(3), UINT64_C(0x8000000000000000), UINT64_C(0)};\n";
        harness << "    const std::array<std::uint64_t, 2> wide_mem_idx_row2{UINT64_C(2), UINT64_C(0)};\n";
        harness << "    const std::array<std::uint64_t, 2> wide_mem_idx_oor{UINT64_C(0), UINT64_C(1)};\n";
        harness << "    const std::array<std::uint64_t, 2> wide_signed_value{UINT64_C(0xFFFFFFFFFFFFFFFE), UINT64_C(0x1)};\n";
        harness << "    const std::array<std::uint64_t, 3> wide_signed_assign_expected{UINT64_C(0xFFFFFFFFFFFFFFFE), UINT64_C(0xFFFFFFFFFFFFFFFF), UINT64_C(0x3)};\n";
        harness << "    const std::array<std::uint64_t, 3> wide_signed_div_expected{UINT64_C(0xFFFFFFFFFFFFFFFF), UINT64_C(0xFFFFFFFFFFFFFFFF), UINT64_C(0x3)};\n";
        harness << "    const std::array<std::uint64_t, 2> mid_value{UINT64_C(0x1122334455667788), UINT64_C(0x0000000012345678)};\n";
        harness << "    const std::array<std::uint64_t, 3> wide_one = add_one(wide_zero, 130);\n";
        harness << "    const std::array<std::uint64_t, 3> wide_two = add_one(wide_one, 130);\n";
        harness << "    const std::array<std::uint64_t, 3> wide_pow65 = shl_words(wide_one, 65, 130);\n";
        harness << "    const std::array<std::uint64_t, 3> wide_div_general_expected = udiv_words_general(wide_value_a, wide_general_divisor, 130);\n";
        harness << "    const std::array<std::uint64_t, 3> wide_mod_general_expected = umod_words_general(wide_value_a, wide_general_divisor, 130);\n";
        harness << "    const std::array<std::uint64_t, 3> wide_masked_expected = mask_merge_words(wide_zero, wide_value_a, wide_mask_dyn, 130);\n";
        harness << "    const u128 mid_rhs_u128 = (static_cast<u128>(UINT64_C(1)) << 64u) | UINT64_C(3);\n";
        harness << "    const std::array<std::uint64_t, 2> mid_mul_expected = from_u128<2>(to_u128(mid_value) * mid_rhs_u128, 96);\n";
        harness << "    const std::array<std::uint64_t, 2> mid_div_expected = from_u128<2>(to_u128(mid_value) / mid_rhs_u128, 96);\n";
        harness << "    const std::array<std::uint64_t, 2> mid_mod_expected = from_u128<2>(to_u128(mid_value) % mid_rhs_u128, 96);\n";
        harness << "    const std::array<std::uint64_t, 2> mid_add_expected = from_u128<2>(to_u128(mid_value) + mid_rhs_u128, 96);\n";
        harness << "    const std::array<std::uint64_t, 2> mid_sub_expected = from_u128<2>(to_u128(mid_value) - mid_rhs_u128, 96);\n";
        harness << "    std::uint64_t random_state_a = seed_a;\n";
        harness << "    const std::uint32_t rand_expected_a = static_cast<std::uint32_t>(splitmix64_next(random_state_a));\n";
        harness << "    const std::array<std::uint64_t, 3> rand_wide_expected_a = random_words<3>(random_state_a, 130);\n";
        harness << "    std::uint64_t random_state_b = seed_b;\n";
        harness << "    const std::uint32_t rand_expected_b = static_cast<std::uint32_t>(splitmix64_next(random_state_b));\n";
        harness << "    const std::array<std::uint64_t, 3> rand_wide_expected_b = random_words<3>(random_state_b, 130);\n";
        harness << "    sim.set_random_seed(seed_a);\n";
        harness << "    sim.init();\n";
        harness << "    sim.en = true;\n";
        harness << "    sim.a = static_cast<std::uint8_t>(3);\n";
        harness << "    sim.comb = static_cast<std::uint8_t>(0xB6);\n";
        harness << "    sim.b = static_cast<std::uint8_t>(3);\n";
        harness << "    sim.sh = static_cast<std::uint8_t>(2);\n";
        harness << "    sim.rep2 = static_cast<std::uint8_t>(2);\n";
        harness << "    sim.sa = static_cast<std::uint8_t>(0xF0);\n";
        harness << "    sim.ss4 = static_cast<std::uint8_t>(0xE);\n";
        harness << "    sim.mid_in = mid_value;\n";
        harness << "    sim.wide_in = wide_value_a;\n";
        harness << "    sim.wide_mask_dyn = wide_mask_dyn;\n";
        harness << "    sim.wide_addr = static_cast<std::uint8_t>(1);\n";
        harness << "    sim.wide_mem_idx = wide_mem_idx_row2;\n";
        harness << "    sim.wide_signed_in = wide_signed_value;\n";
        harness << "    sim.pad.in = static_cast<std::uint8_t>(7);\n";
        harness << "    sim.clk = false;\n";
        harness << "    sim.eval();\n";
        harness << "    if (sim.y != static_cast<std::uint8_t>(5)) return 1;\n";
        harness << "    if (sim.pad_seen_y != static_cast<std::uint8_t>(10)) return 95;\n";
        harness << "    if (sim.pad.out != static_cast<std::uint8_t>(0xB5)) return 96;\n";
        harness << "    if (!sim.pad.oe) return 97;\n";
        harness << "    if (sim.rand_y != rand_expected_a) return 7;\n";
        harness << "    if (!same_words(sim.rand_wide_y, rand_wide_expected_a)) return 8;\n";
        harness << "    if (sim.mul_y != static_cast<std::uint8_t>(34)) return 11;\n";
        harness << "    if (sim.div_y != static_cast<std::uint8_t>(60)) return 12;\n";
        harness << "    if (sim.mod_y != static_cast<std::uint8_t>(2)) return 13;\n";
        harness << "    if (sim.shl_y != static_cast<std::uint8_t>(0xD8)) return 14;\n";
        harness << "    if (sim.lshr_y != static_cast<std::uint8_t>(0x2D)) return 15;\n";
        harness << "    if (sim.ashr_y != static_cast<std::uint8_t>(0xFC)) return 16;\n";
        harness << "    if (!sim.red_or_y) return 17;\n";
        harness << "    if (!sim.red_xor_y) return 18;\n";
        harness << "    if (sim.slice_y != static_cast<std::uint8_t>(5)) return 19;\n";
        harness << "    if (sim.rep_y != static_cast<std::uint8_t>(0xAA)) return 20;\n";
        harness << "    if (sim.case_eq_y) return 70;\n";
        harness << "    if (!sim.case_ne_y) return 71;\n";
        harness << "    if (!sim.wildcard_eq_y) return 72;\n";
        harness << "    if (!sim.wildcard_ne_y) return 73;\n";
        harness << "    if (sim.slice_array_y != static_cast<std::uint8_t>(0xB6)) return 74;\n";
        harness << "    if (sim.clog2_y != static_cast<std::uint32_t>(8)) return 75;\n";
        harness << "    if (sim.signed_assign_y != static_cast<std::uint8_t>(0xFE)) return 76;\n";
        harness << "    if (sim.signed_add_y != static_cast<std::uint8_t>(0xEE)) return 77;\n";
        harness << "    if (sim.mixed_add_y != static_cast<std::uint8_t>(1)) return 78;\n";
        harness << "    if (sim.signed_div_y != static_cast<std::uint8_t>(0xFF)) return 79;\n";
        harness << "    if (sim.signed_mod_y != static_cast<std::uint8_t>(0xFE)) return 80;\n";
        harness << "    if (!sim.signed_lt_y) return 81;\n";
        harness << "    if (sim.mixed_lt_y) return 82;\n";
        harness << "    if (!same_words(sim.wide_y, wide_two)) return 21;\n";
        harness << "    if (!same_words(sim.wide_mem_y, wide_mem_init)) return 22;\n";
        harness << "    if (!same_words(sim.wide_masked_mem_y, wide_zero)) return 89;\n";
        harness << "    if (sim.idx_mem_y != static_cast<std::uint8_t>(0x33)) return 87;\n";
        harness << "    if (!same_words(sim.wide_add_y, add_one(wide_value_a, 130))) return 31;\n";
        harness << "    if (!same_words(sim.wide_sub_y, sub_one(wide_value_a, 130))) return 32;\n";
        harness << "    if (!same_words(sim.wide_mul_y, shl_words(wide_value_a, 1, 132))) return 33;\n";
        harness << "    if (!same_words(sim.wide_div_y, lshr_words(wide_value_a, 1, 130))) return 34;\n";
        harness << "    if (!same_words(sim.wide_mod_y, wide_one)) return 35;\n";
        harness << "    if (!same_words(sim.wide_mul_pow_y, shl_words(wide_value_a, 65, 130))) return 58;\n";
        harness << "    if (!same_words(sim.wide_div_pow_y, lshr_words(wide_value_a, 65, 130))) return 59;\n";
        harness << "    if (!same_words(sim.wide_mod_pow_y, slice_words<3>(wide_value_a, 0, 65))) return 60;\n";
        harness << "    if (!same_words(sim.wide_div_general_y, wide_div_general_expected)) return 68;\n";
        harness << "    if (!same_words(sim.wide_mod_general_y, wide_mod_general_expected)) return 69;\n";
        harness << "    if (!same_words(sim.mid_mul_y, mid_mul_expected)) return 61;\n";
        harness << "    if (!same_words(sim.mid_div_y, mid_div_expected)) return 62;\n";
        harness << "    if (!same_words(sim.mid_mod_y, mid_mod_expected)) return 63;\n";
        harness << "    if (!same_words(sim.mid_add_y, mid_add_expected)) return 64;\n";
        harness << "    if (!same_words(sim.mid_sub_y, mid_sub_expected)) return 65;\n";
        harness << "    if (sim.mid_eq_y) return 66;\n";
        harness << "    if (sim.mid_lt_y) return 67;\n";
        harness << "    if (!same_words(sim.wide_and_y, wide_value_a)) return 36;\n";
        harness << "    if (!same_words(sim.wide_or_y, wide_value_a)) return 37;\n";
        harness << "    if (!same_words(sim.wide_xor_y, wide_value_a)) return 38;\n";
        harness << "    if (!same_words(sim.wide_xnor_y, wide_value_a)) return 39;\n";
        harness << "    if (!same_words(sim.wide_not_y, not_words(wide_value_a, 130))) return 40;\n";
        harness << "    if (!sim.wide_eq_y) return 41;\n";
        harness << "    if (!sim.wide_lt_y) return 42;\n";
        harness << "    if (!sim.wide_logic_and_y) return 43;\n";
        harness << "    if (!sim.wide_reduce_or_y) return 44;\n";
        harness << "    if (!same_words(sim.wide_shl_y, shl_words(wide_value_a, 1, 130))) return 45;\n";
        harness << "    if (!same_words(sim.wide_lshr_y, lshr_words(wide_value_a, 1, 130))) return 46;\n";
        harness << "    if (!same_words(sim.wide_ashr_y, not_words(wide_zero, 130))) return 47;\n";
        harness << "    if (!same_words(sim.wide_mux_y, wide_value_a)) return 48;\n";
        harness << "    if (!same_words(sim.wide_concat_y, concat_words<3>(two_bit_one, 2, wide_value_a, 130))) return 49;\n";
        harness << "    if (!same_words(sim.wide_rep_y, replicate_words<5>(wide_value_a, 130, 2))) return 50;\n";
        harness << "    if (!same_words(sim.wide_slice_static_y, slice_words<2>(wide_value_a, 5, 65))) return 51;\n";
        harness << "    if (!same_words(sim.wide_slice_dyn_y, slice_words<2>(wide_value_a, 1, 65))) return 52;\n";
        harness << "    if (!same_words(sim.wide_signed_assign_y, wide_signed_assign_expected)) return 83;\n";
        harness << "    if (!same_words(sim.wide_signed_div_y, wide_signed_div_expected)) return 84;\n";
        harness << "    if (!sim.wide_signed_lt_y) return 85;\n";
        harness << "    if (sim.wide_mixed_lt_y) return 86;\n";
        harness << "    sim.pad.in = static_cast<std::uint8_t>(0x10);\n";
        harness << "    sim.eval();\n";
        harness << "    if (sim.pad_seen_y != static_cast<std::uint8_t>(0x13)) return 98;\n";
        harness << "    if (sim.pad.out != static_cast<std::uint8_t>(0xB5)) return 99;\n";
        harness << "    sim.wide_mem_idx = wide_mem_idx_oor;\n";
        harness << "    sim.eval();\n";
        harness << "    if (sim.idx_mem_y != static_cast<std::uint8_t>(0x00)) return 88;\n";
        harness << "    sim.wide_mem_idx = wide_mem_idx_row2;\n";
        harness << "    sim.clk = true;\n";
        harness << "    sim.eval();\n";
        harness << "    if (sim.y != static_cast<std::uint8_t>(8)) return 2;\n";
        harness << "    if (g_last_trace != static_cast<std::uint8_t>(5)) return 3;\n";
        harness << "    if (!same_words(sim.wide_y, wide_value_a)) return 23;\n";
        harness << "    if (!same_words(sim.wide_mem_y, wide_value_a)) return 24;\n";
        harness << "    sim.clk = false;\n";
        harness << "    sim.eval();\n";
        harness << "    if (sim.y != static_cast<std::uint8_t>(8)) return 4;\n";
        harness << "    if (!same_words(sim.wide_y, wide_value_a)) return 25;\n";
        harness << "    if (!same_words(sim.wide_mem_y, wide_value_a)) return 26;\n";
        harness << "    if (!same_words(sim.wide_masked_mem_y, wide_masked_expected)) return 90;\n";
        harness << "    if (sim.idx_mem_y != static_cast<std::uint8_t>(0x44)) return 91;\n";
        harness << "    sim.clk = true;\n";
        harness << "    sim.eval();\n";
        harness << "    if (sim.y != static_cast<std::uint8_t>(11)) return 5;\n";
        harness << "    if (g_last_trace != static_cast<std::uint8_t>(8)) return 6;\n";
        harness << "    if (!same_words(sim.wide_y, wide_value_a)) return 27;\n";
        harness << "    if (!same_words(sim.wide_mem_y, wide_value_a)) return 28;\n";
        harness << "    if (!same_words(sim.wide_masked_mem_y, wide_masked_expected)) return 92;\n";
        harness << "    if (sim.rand_y != rand_expected_a) return 29;\n";
        harness << "    if (!same_words(sim.rand_wide_y, rand_wide_expected_a)) return 30;\n";
        harness << "    sim.clk = false;\n";
        harness << "    sim.eval();\n";
        harness << "    sim.wide_mem_idx = wide_mem_idx_oor;\n";
        harness << "    sim.clk = true;\n";
        harness << "    sim.eval();\n";
        harness << "    sim.clk = false;\n";
        harness << "    sim.wide_mem_idx = wide_mem_idx_row2;\n";
        harness << "    sim.eval();\n";
        harness << "    if (sim.idx_mem_y != static_cast<std::uint8_t>(0x44)) return 93;\n";
        harness << "    sim.set_random_seed(seed_b);\n";
        harness << "    sim.init();\n";
        harness << "    sim.en = true;\n";
        harness << "    sim.a = static_cast<std::uint8_t>(3);\n";
        harness << "    sim.comb = static_cast<std::uint8_t>(0xB6);\n";
        harness << "    sim.b = static_cast<std::uint8_t>(3);\n";
        harness << "    sim.sh = static_cast<std::uint8_t>(2);\n";
        harness << "    sim.rep2 = static_cast<std::uint8_t>(2);\n";
        harness << "    sim.sa = static_cast<std::uint8_t>(0xF0);\n";
        harness << "    sim.ss4 = static_cast<std::uint8_t>(0xE);\n";
        harness << "    sim.mid_in = mid_value;\n";
        harness << "    sim.wide_in = wide_value_a;\n";
        harness << "    sim.wide_mask_dyn = wide_mask_dyn;\n";
        harness << "    sim.wide_addr = static_cast<std::uint8_t>(1);\n";
        harness << "    sim.wide_mem_idx = wide_mem_idx_row2;\n";
        harness << "    sim.wide_signed_in = wide_signed_value;\n";
        harness << "    sim.pad.in = static_cast<std::uint8_t>(7);\n";
        harness << "    sim.clk = false;\n";
        harness << "    sim.eval();\n";
        harness << "    if (sim.y != static_cast<std::uint8_t>(5)) return 53;\n";
        harness << "    if (!same_words(sim.wide_y, wide_two)) return 54;\n";
        harness << "    if (!same_words(sim.wide_mem_y, wide_mem_init)) return 55;\n";
        harness << "    if (!same_words(sim.wide_masked_mem_y, wide_zero)) return 94;\n";
        harness << "    if (sim.rand_y != rand_expected_b) return 56;\n";
        harness << "    if (!same_words(sim.rand_wide_y, rand_wide_expected_b)) return 57;\n";
        harness << "    sim.en = true;\n";
        harness << "    sim.a = static_cast<std::uint8_t>(9);\n";
        harness << "    sim.pad.in = static_cast<std::uint8_t>(4);\n";
        harness << "    sim.init();\n";
        harness << "    sim.eval();\n";
        harness << "    if (sim.y != static_cast<std::uint8_t>(2)) return 100;\n";
        harness << "    if (sim.pad_seen_y != static_cast<std::uint8_t>(0)) return 101;\n";
        harness << "    if (sim.pad.out != static_cast<std::uint8_t>(0)) return 102;\n";
        harness << "    if (sim.pad.oe) return 103;\n";
        harness << "    if (sim.rand_y != rand_expected_b) return 104;\n";
        harness << "    return 0;\n";
        harness << "}\n";
    }

        const std::filesystem::path harnessExe = outDir / "grhsim_top_harness";
        std::string compileHarnessCmd =
            "clang++ " + std::string(kHarnessCompileFlags) + " -I" + outDir.string();
        for (const auto &stateFile : stateFiles)
        {
            compileHarnessCmd += " " + stateFile.string();
        }
        compileHarnessCmd += " " + (outDir / "grhsim_top_eval.cpp").string();
        for (const auto &schedPath : schedFiles)
        {
            compileHarnessCmd += " " + schedPath.string();
        }
        compileHarnessCmd += " " + harnessPath.string() + " -o " + harnessExe.string();
        if (std::system(compileHarnessCmd.c_str()) != 0)
        {
            return fail("Generated grhsim harness failed to compile");
        }

        const std::filesystem::path harnessLog = outDir / "grhsim_top_harness.log";
        const std::string runHarnessCmd = harnessExe.string() + " > " + harnessLog.string() + " 2>&1";
        if (std::system(runHarnessCmd.c_str()) != 0)
        {
            return fail("Generated grhsim harness failed to run");
        }
        const std::string harnessOutput = readFile(harnessLog);
        if (harnessOutput.find("q=5") == std::string::npos)
        {
            return fail("Generated grhsim harness missing system task output");
        }

        const std::filesystem::path regWriteDir = std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / "grhsim_cpp_regwrite";
        Design regWriteDesign = buildRegisterWriteInteractionDesign();
        EmitDiagnostics regWriteDiag;
        EmitResult regWriteResult;
        if (!emitWithActivitySchedule(regWriteDesign, regWriteDir, regWriteDiag, regWriteResult))
        {
            return fail("register-write interaction activity-schedule pass failed");
        }
        if (!regWriteResult.success || regWriteDiag.hasError())
        {
            return fail("register-write interaction emit failed");
        }
        const std::filesystem::path regWriteHeaderPath = regWriteDir / "grhsim_top.hpp";
        const std::filesystem::path regWriteStatePath = regWriteDir / "grhsim_top_state.cpp";
        const std::filesystem::path regWriteEvalPath = regWriteDir / "grhsim_top_eval.cpp";
        const std::vector<std::filesystem::path> regWriteStateFiles = collectSchedFiles(regWriteDir, "grhsim_top_state");
        const std::vector<std::filesystem::path> regWriteSchedFiles = collectSchedFiles(regWriteDir, "grhsim_top_sched_");
        if (!std::filesystem::exists(regWriteHeaderPath) || !std::filesystem::exists(regWriteStatePath) ||
            !std::filesystem::exists(regWriteEvalPath) || regWriteStateFiles.empty() || regWriteSchedFiles.empty())
        {
            return fail("register-write interaction artifacts missing");
        }
        if (readFile(regWriteHeaderPath).find("had_register_write_conflict") == std::string::npos)
        {
            return fail("Missing register write conflict getter emission");
        }
        const std::string regWriteHeaderText = readFile(regWriteHeaderPath);
        const std::string regWriteStateText = readFiles(regWriteStateFiles);
        if (regWriteHeaderText.find("event_edge_storage_{};") == std::string::npos ||
            regWriteHeaderText.find("grhsim_event_edge_kind *event_edge_slots_ = nullptr;") == std::string::npos)
        {
            return fail("register-write interaction should emit event-edge storage");
        }
        if (regWriteHeaderText.find("state_shadow_") != std::string::npos)
        {
            return fail("register-write interaction should not keep shared state-shadow fields");
        }
        if (regWriteStateText.find(".assign(") != std::string::npos)
        {
            return fail("register-write interaction should not use vector assign for fixed storage");
        }
        if (regWriteHeaderText.find("seen_evt_") != std::string::npos ||
            regWriteStateText.find("prev_evt_") != std::string::npos)
        {
            return fail("register-write interaction should no longer emit prev/seen event state");
        }

        const std::filesystem::path regWriteHarnessPath = regWriteDir / "grhsim_top_harness.cpp";
        {
            std::ofstream harness(regWriteHarnessPath);
            if (!harness.is_open())
            {
                return fail("Failed to create register-write harness");
            }
            harness << "#include \"grhsim_top.hpp\"\n";
            harness << "#include <cstdint>\n\n";
            harness << "int main()\n";
            harness << "{\n";
            harness << "    GrhSIM_top sim;\n";
            harness << "    sim.init();\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.rst_n = true;\n";
            harness << "    sim.seq_d = static_cast<std::uint8_t>(0x12);\n";
            harness << "    sim.rst_value = static_cast<std::uint8_t>(0x34);\n";
            harness << "    sim.write_a = static_cast<std::uint8_t>(0x55);\n";
            harness << "    sim.write_b = static_cast<std::uint8_t>(0xAA);\n";
            harness << "    sim.fire_a = false;\n";
            harness << "    sim.fire_b = false;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.seq_q != static_cast<std::uint8_t>(0x00)) return 1;\n";
            harness << "    if (sim.had_register_write_conflict()) return 2;\n";
            harness << "    sim.clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.had_register_write_conflict()) return 3;\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.seq_q != static_cast<std::uint8_t>(0x12)) return 4;\n";
            harness << "    sim.rst_n = false;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.had_register_write_conflict()) return 5;\n";
            harness << "    sim.rst_n = true;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.seq_q != static_cast<std::uint8_t>(0x34)) return 6;\n";
            harness << "    sim.fire_a = true;\n";
            harness << "    sim.fire_b = true;\n";
            harness << "    sim.clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.had_register_write_conflict()) return 7;\n";
            harness << "    sim.fire_a = false;\n";
            harness << "    sim.fire_b = false;\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.eval();\n";
            harness << "    const std::uint8_t conflict_q = sim.conflict_q;\n";
            harness << "    if (conflict_q != static_cast<std::uint8_t>(0x55) && conflict_q != static_cast<std::uint8_t>(0xAA)) return 8;\n";
            harness << "    if (sim.had_register_write_conflict()) return 9;\n";
            harness << "    return 0;\n";
            harness << "}\n";
        }

        const std::filesystem::path regWriteHarnessExe = regWriteDir / "grhsim_top_harness";
        std::string regWriteCompileCmd = "clang++ " + std::string(kHarnessCompileFlags) + " -I" + regWriteDir.string();
        for (const auto &stateFile : regWriteStateFiles)
        {
            regWriteCompileCmd += " " + stateFile.string();
        }
        regWriteCompileCmd += " " + regWriteEvalPath.string();
        for (const auto &schedPath : regWriteSchedFiles)
        {
            regWriteCompileCmd += " " + schedPath.string();
        }
        regWriteCompileCmd += " " + regWriteHarnessPath.string() + " -o " + regWriteHarnessExe.string();
        if (std::system(regWriteCompileCmd.c_str()) != 0)
        {
            return fail("register-write harness failed to compile");
        }
        if (std::system(regWriteHarnessExe.string().c_str()) != 0)
        {
            return fail("register-write harness failed to run");
        }

        const std::filesystem::path localTempDir = std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / "grhsim_cpp_local_temp";
        std::filesystem::remove_all(localTempDir);
        Design localTempDesign = buildLocalTempDesign();
        EmitDiagnostics localTempDiag;
        EmitResult localTempResult;
        if (!emitWithActivitySchedule(localTempDesign, localTempDir, localTempDiag, localTempResult))
        {
            return fail("local-temp activity-schedule pass failed");
        }
        if (!localTempResult.success || localTempDiag.hasError())
        {
            return fail("local-temp emit failed");
        }
        const std::vector<std::filesystem::path> localTempStateFiles =
            collectSchedFiles(localTempDir, "grhsim_top_state");
        const std::vector<std::filesystem::path> localTempSchedFiles =
            collectSchedFiles(localTempDir, "grhsim_top_sched_");
        if (localTempStateFiles.empty() || localTempSchedFiles.empty())
        {
            return fail("local-temp state/schedule files missing");
        }
        const std::string localTempSchedText = readFiles(localTempSchedFiles);
        if (localTempSchedText.find("local_value_") != std::string::npos)
        {
            return fail("cheap single-user scalar locals should inline instead of emitting local_value temps");
        }
        const std::filesystem::path localTempHarnessPath = localTempDir / "grhsim_top_harness.cpp";
        {
            std::ofstream harness(localTempHarnessPath);
            if (!harness.is_open())
            {
                return fail("Failed to create local-temp harness");
            }
            harness << "#include \"grhsim_top.hpp\"\n";
            harness << "#include <cstdint>\n\n";
            harness << "int main()\n";
            harness << "{\n";
            harness << "    GrhSIM_top sim;\n";
            harness << "    sim.init();\n";
            harness << "    sim.a = static_cast<std::uint8_t>(5);\n";
            harness << "    sim.b = static_cast<std::uint8_t>(3);\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.y != static_cast<std::uint8_t>((5 + 3) ^ 3)) return 1;\n";
            harness << "    sim.a = static_cast<std::uint8_t>(10);\n";
            harness << "    sim.b = static_cast<std::uint8_t>(12);\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.y != static_cast<std::uint8_t>((10 + 12) ^ 12)) return 2;\n";
            harness << "    return 0;\n";
            harness << "}\n";
        }
        const std::filesystem::path localTempHarnessExe = localTempDir / "grhsim_top_harness";
        std::string localTempCompileCmd = "clang++ " + std::string(kHarnessCompileFlags) + " -I" + localTempDir.string();
        for (const auto &stateFile : localTempStateFiles)
        {
            localTempCompileCmd += " " + stateFile.string();
        }
        localTempCompileCmd += " " + (localTempDir / "grhsim_top_eval.cpp").string();
        for (const auto &schedPath : localTempSchedFiles)
        {
            localTempCompileCmd += " " + schedPath.string();
        }
        localTempCompileCmd += " " + localTempHarnessPath.string() + " -o " + localTempHarnessExe.string();
        if (std::system(localTempCompileCmd.c_str()) != 0)
        {
            return fail("local-temp harness failed to compile");
        }
        if (std::system(localTempHarnessExe.string().c_str()) != 0)
        {
            return fail("local-temp harness failed to run");
        }

        const std::filesystem::path wideConcatFastDir =
            std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / "grhsim_cpp_wide_concat_fast";
        std::filesystem::remove_all(wideConcatFastDir);
        Design wideConcatFastDesign = buildWideConcatFastPathDesign();
        EmitDiagnostics wideConcatFastDiag;
        EmitResult wideConcatFastResult;
        ActivityScheduleOptions wideConcatFastSchedule;
        wideConcatFastSchedule.supernodeMaxSize = 1;
        wideConcatFastSchedule.maxSinkSupernodeOp = 1;
        if (!emitWithActivitySchedule(wideConcatFastDesign,
                                      wideConcatFastDir,
                                      wideConcatFastDiag,
                                      wideConcatFastResult,
                                      wideConcatFastSchedule))
        {
            return fail("wide-concat-fast activity-schedule pass failed");
        }
        if (!wideConcatFastResult.success || wideConcatFastDiag.hasError())
        {
            return fail("wide-concat-fast emit failed");
        }
        const std::vector<std::filesystem::path> wideConcatFastStateFiles =
            collectSchedFiles(wideConcatFastDir, "grhsim_top_state");
        const std::vector<std::filesystem::path> wideConcatFastSchedFiles =
            collectSchedFiles(wideConcatFastDir, "grhsim_top_sched_");
        if (wideConcatFastStateFiles.empty() || wideConcatFastSchedFiles.empty())
        {
            return fail("wide-concat-fast state/schedule files missing");
        }
        const std::string wideConcatFastSched = readFiles(wideConcatFastSchedFiles);
        if (wideConcatFastSched.find("wide_concat_fast_mid") == std::string::npos ||
            wideConcatFastSched.find("value_5_0_wide_concat_fast_mid_ = std::array<std::uint64_t, 2>{};") ==
                std::string::npos ||
            wideConcatFastSched.find("value_5_0_wide_concat_fast_mid_[") == std::string::npos)
        {
            return fail("wide-concat-fast should emit direct concat buffer statements");
        }
        if (wideConcatFastSched.find("grhsim_assign_words(") != std::string::npos)
        {
            return fail("wide-concat-fast should not emit grhsim_assign_words change detection");
        }

        const std::filesystem::path wideConcatFastHarnessPath = wideConcatFastDir / "grhsim_top_harness.cpp";
        {
            std::ofstream harness(wideConcatFastHarnessPath);
            if (!harness.is_open())
            {
                return fail("Failed to create wide-concat-fast harness");
            }
            harness << "#include \"grhsim_top.hpp\"\n";
            harness << "#include <array>\n";
            harness << "#include <cstdint>\n\n";
            harness << "template <std::size_t N>\n";
            harness << "static bool same_words(const std::array<std::uint64_t, N>& lhs,\n";
            harness << "                       const std::array<std::uint64_t, N>& rhs)\n";
            harness << "{\n";
            harness << "    for (std::size_t i = 0; i < N; ++i)\n";
            harness << "        if (lhs[i] != rhs[i]) return false;\n";
            harness << "    return true;\n";
            harness << "}\n\n";
            harness << "template <std::size_t N>\n";
            harness << "static void put_bit(std::array<std::uint64_t, N>& value, std::size_t bit, bool on)\n";
            harness << "{\n";
            harness << "    const std::size_t word = bit / 64u;\n";
            harness << "    const std::size_t shift = bit & 63u;\n";
            harness << "    const std::uint64_t mask = UINT64_C(1) << shift;\n";
            harness << "    if (on) value[word] |= mask;\n";
            harness << "    else value[word] &= ~mask;\n";
            harness << "}\n\n";
            harness << "template <std::size_t N>\n";
            harness << "static bool get_bit(const std::array<std::uint64_t, N>& value, std::size_t bit)\n";
            harness << "{\n";
            harness << "    return ((value[bit / 64u] >> (bit & 63u)) & UINT64_C(1)) != 0;\n";
            harness << "}\n\n";
            harness << "template <std::size_t DestN, std::size_t SrcN>\n";
            harness << "static std::array<std::uint64_t, DestN> slice_words(const std::array<std::uint64_t, SrcN>& src,\n";
            harness << "                                                     std::size_t start,\n";
            harness << "                                                     std::size_t width)\n";
            harness << "{\n";
            harness << "    std::array<std::uint64_t, DestN> out{};\n";
            harness << "    for (std::size_t bit = 0; bit < width; ++bit)\n";
            harness << "        if (get_bit(src, start + bit)) put_bit(out, bit, true);\n";
            harness << "    return out;\n";
            harness << "}\n\n";
            harness << "static std::array<std::uint64_t, 2> repeat_quad_bytes(std::uint8_t a,\n";
            harness << "                                                      std::uint8_t b,\n";
            harness << "                                                      std::uint8_t c,\n";
            harness << "                                                      std::uint8_t d)\n";
            harness << "{\n";
            harness << "    std::array<std::uint64_t, 2> out{};\n";
            harness << "    const std::array<std::uint8_t, 12> bytes{a, b, c, d, a, b, c, d, a, b, c, d};\n";
            harness << "    for (std::size_t i = 0; i < bytes.size(); ++i)\n";
            harness << "        for (std::size_t bit = 0; bit < 8u; ++bit)\n";
            harness << "            if (((bytes[i] >> bit) & UINT8_C(1)) != 0) put_bit(out, (96u - ((i + 1u) * 8u)) + bit, true);\n";
            harness << "    out[1] &= UINT64_C(0xFFFFFFFF);\n";
            harness << "    return out;\n";
            harness << "}\n\n";
            harness << "int main()\n";
            harness << "{\n";
            harness << "    GrhSIM_top sim;\n";
            harness << "    sim.init();\n";
            harness << "    sim.a = static_cast<std::uint8_t>(0x11);\n";
            harness << "    sim.b = static_cast<std::uint8_t>(0x22);\n";
            harness << "    sim.c = static_cast<std::uint8_t>(0x33);\n";
            harness << "    sim.d = static_cast<std::uint8_t>(0x44);\n";
            harness << "    sim.eval();\n";
            harness << "    const auto expected_a = repeat_quad_bytes(static_cast<std::uint8_t>(0x11), static_cast<std::uint8_t>(0x22), static_cast<std::uint8_t>(0x33), static_cast<std::uint8_t>(0x44));\n";
            harness << "    if (!same_words(sim.wide_concat_fast_mid, expected_a)) return 1;\n";
            harness << "    if (sim.wide_concat_fast_slice_y != static_cast<std::uint32_t>(slice_words<1>(expected_a, 32u, 32u)[0])) return 2;\n";
            harness << "    sim.a = static_cast<std::uint8_t>(0xAA);\n";
            harness << "    sim.b = static_cast<std::uint8_t>(0xBB);\n";
            harness << "    sim.c = static_cast<std::uint8_t>(0xCC);\n";
            harness << "    sim.d = static_cast<std::uint8_t>(0xDD);\n";
            harness << "    sim.eval();\n";
            harness << "    const auto expected_b = repeat_quad_bytes(static_cast<std::uint8_t>(0xAA), static_cast<std::uint8_t>(0xBB), static_cast<std::uint8_t>(0xCC), static_cast<std::uint8_t>(0xDD));\n";
            harness << "    if (!same_words(sim.wide_concat_fast_mid, expected_b)) return 3;\n";
            harness << "    if (sim.wide_concat_fast_slice_y != static_cast<std::uint32_t>(slice_words<1>(expected_b, 32u, 32u)[0])) return 4;\n";
            harness << "    return 0;\n";
            harness << "}\n";
        }
        const std::filesystem::path wideConcatFastHarnessExe = wideConcatFastDir / "grhsim_top_harness";
        std::string wideConcatFastCompileCmd =
            "clang++ " + std::string(kHarnessCompileFlags) + " -I" + wideConcatFastDir.string();
        for (const auto &stateFile : wideConcatFastStateFiles)
        {
            wideConcatFastCompileCmd += " " + stateFile.string();
        }
        wideConcatFastCompileCmd += " " + (wideConcatFastDir / "grhsim_top_eval.cpp").string();
        for (const auto &schedPath : wideConcatFastSchedFiles)
        {
            wideConcatFastCompileCmd += " " + schedPath.string();
        }
        wideConcatFastCompileCmd += " " + wideConcatFastHarnessPath.string() + " -o " + wideConcatFastHarnessExe.string();
        if (std::system(wideConcatFastCompileCmd.c_str()) != 0)
        {
            return fail("wide-concat-fast harness failed to compile");
        }
        if (std::system(wideConcatFastHarnessExe.string().c_str()) != 0)
        {
            return fail("wide-concat-fast harness failed to run");
        }

        const std::filesystem::path commitBatchDir =
            std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / "grhsim_cpp_commit_cond_batch";
        std::filesystem::remove_all(commitBatchDir);
        Design commitBatchDesign = buildCommitCondBatchDesign();
        EmitDiagnostics commitBatchDiag;
        EmitResult commitBatchResult;
        if (!emitWithActivitySchedule(commitBatchDesign, commitBatchDir, commitBatchDiag, commitBatchResult))
        {
            return fail("commit-cond-batch activity-schedule pass failed");
        }
        if (!commitBatchResult.success || commitBatchDiag.hasError())
        {
            return fail("commit-cond-batch emit failed");
        }
        const std::string commitBatchHeader = readFile(commitBatchDir / "grhsim_top.hpp");
        const std::string commitBatchRuntime = readFile(commitBatchDir / "grhsim_top_runtime.hpp");
        const std::string commitBatchSched =
            readFiles(collectSchedFiles(commitBatchDir, "grhsim_top_sched_"));
        if (commitBatchHeader.find("std::uint32_t condIndex = 0;") != std::string::npos ||
            commitBatchHeader.find("std::uint32_t condBase = 0;") != std::string::npos ||
            commitBatchRuntime.find("struct grhsim_active_mask_entry") == std::string::npos ||
            countSubstring(commitBatchSched, "if (event_edge_slots_[0] == grhsim_event_edge_kind::posedge)") != 1)
        {
            return fail("commit-cond-batch should share one exact-event guard without legacy cond descriptors");
        }
        if (countSubstring(commitBatchSched, "apply_commit_scalar_state_write_table(") != 0)
        {
            return fail("commit-cond-batch should not fall back to legacy commit tables");
        }
        if (countSubstring(commitBatchSched, "Commit writes update visible state directly") != 4 ||
            commitBatchSched.find("batch_reg0_write") == std::string::npos ||
            commitBatchSched.find("batch_reg1_write") == std::string::npos ||
            commitBatchSched.find("batch_reg2_write") == std::string::npos ||
            commitBatchSched.find("batch_reg3_write") == std::string::npos)
        {
            return fail("commit-cond-batch should keep direct per-write commit bodies under the shared event guard");
        }
        if (commitBatchSched.find("if ((event_edge_slots_") != std::string::npos ||
            commitBatchSched.find("if (((event_edge_slots_") != std::string::npos)
        {
            return fail("commit-cond-batch should not emit redundant event parentheses");
        }

        const std::filesystem::path commitBatchHarnessPath = commitBatchDir / "grhsim_top_harness.cpp";
        {
            std::ofstream harness(commitBatchHarnessPath);
            if (!harness.is_open())
            {
                return fail("Failed to create commit-cond-batch harness");
            }
            harness << "#include \"grhsim_top.hpp\"\n";
            harness << "#include <cstdint>\n\n";
            harness << "int main()\n";
            harness << "{\n";
            harness << "    GrhSIM_top sim;\n";
            harness << "    sim.init();\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.fire0 = static_cast<std::uint8_t>(1);\n";
            harness << "    sim.fire1 = static_cast<std::uint8_t>(0);\n";
            harness << "    sim.fire2 = static_cast<std::uint8_t>(1);\n";
            harness << "    sim.fire3 = static_cast<std::uint8_t>(1);\n";
            harness << "    sim.d0 = static_cast<std::uint8_t>(1);\n";
            harness << "    sim.d1 = static_cast<std::uint8_t>(2);\n";
            harness << "    sim.d2 = static_cast<std::uint8_t>(4);\n";
            harness << "    sim.d3 = static_cast<std::uint8_t>(8);\n";
            harness << "    sim.eval();\n";
            harness << "    sim.clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.eval();\n";
            harness << "    sim.fire0 = static_cast<std::uint8_t>(0);\n";
            harness << "    sim.fire1 = static_cast<std::uint8_t>(1);\n";
            harness << "    sim.fire2 = static_cast<std::uint8_t>(0);\n";
            harness << "    sim.fire3 = static_cast<std::uint8_t>(0);\n";
            harness << "    sim.d1 = static_cast<std::uint8_t>(16);\n";
            harness << "    sim.eval();\n";
            harness << "    sim.clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    return 0;\n";
            harness << "}\n";
        }
        const std::vector<std::filesystem::path> commitBatchStateFiles =
            collectSchedFiles(commitBatchDir, "grhsim_top_state");
        const std::vector<std::filesystem::path> commitBatchSchedFiles =
            collectSchedFiles(commitBatchDir, "grhsim_top_sched_");
        const std::filesystem::path commitBatchHarnessExe = commitBatchDir / "grhsim_top_harness";
        std::string commitBatchCompileCmd =
            "clang++ " + std::string(kHarnessCompileFlags) + " -I" + commitBatchDir.string();
        for (const auto &stateFile : commitBatchStateFiles)
        {
            commitBatchCompileCmd += " " + stateFile.string();
        }
        commitBatchCompileCmd += " " + (commitBatchDir / "grhsim_top_eval.cpp").string();
        for (const auto &schedPath : commitBatchSchedFiles)
        {
            commitBatchCompileCmd += " " + schedPath.string();
        }
        commitBatchCompileCmd += " " + commitBatchHarnessPath.string() + " -o " + commitBatchHarnessExe.string();
        if (std::system(commitBatchCompileCmd.c_str()) != 0)
        {
            return fail("commit-cond-batch harness failed to compile");
        }
        if (std::system(commitBatchHarnessExe.string().c_str()) != 0)
        {
            return fail("commit-cond-batch harness failed to run");
        }

        const std::filesystem::path gatedDir = std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / "grhsim_cpp_gated_clock";
        std::filesystem::remove_all(gatedDir);
        Design gatedDesign = buildGatedClockDesign();
        SessionStore gatedSession;
        if (!runActivitySchedule(gatedDesign, gatedSession))
        {
            return fail("gated-clock activity-schedule pass failed");
        }
        std::filesystem::create_directories(gatedDir);
        EmitOptions gatedOptions;
        gatedOptions.outputDir = gatedDir.string();
        gatedOptions.session = &gatedSession;
        gatedOptions.sessionPathPrefix = std::string("top");
        gatedOptions.attributes["sched_batch_max_ops"] = "8";
        gatedOptions.attributes["sched_batch_max_estimated_lines"] = "96";
        gatedOptions.attributes["emit_parallelism"] = "2";
        EmitDiagnostics gatedDiag;
        EmitGrhSimCpp gatedEmitter(&gatedDiag);
        EmitResult gatedResult = gatedEmitter.emit(gatedDesign, gatedOptions);
        if (!gatedResult.success || gatedDiag.hasError())
        {
            return fail("gated-clock emit failed");
        }
        const std::filesystem::path gatedStatePath = gatedDir / "grhsim_top_state.cpp";
        const std::filesystem::path gatedEvalPath = gatedDir / "grhsim_top_eval.cpp";
        const std::vector<std::filesystem::path> gatedStateFiles = collectSchedFiles(gatedDir, "grhsim_top_state");
        const std::vector<std::filesystem::path> gatedSchedFiles =
            collectSchedFiles(gatedDir, "grhsim_top_sched_");
        if (gatedStateFiles.empty() || gatedSchedFiles.empty())
        {
            return fail("gated-clock state/schedule files missing");
        }
        const std::string gatedSchedText = readFiles(gatedSchedFiles);
        const std::string gatedStateText = readFiles(gatedStateFiles);
        const std::string gatedEvalText = readFile(gatedEvalPath);
        const std::string gatedHeaderText = readFile(gatedDir / "grhsim_top.hpp");
        if (gatedHeaderText.find("event_edge_storage_{};") == std::string::npos ||
            gatedHeaderText.find("grhsim_event_edge_kind *event_edge_slots_ = nullptr;") == std::string::npos)
        {
            return fail("gated-clock emit should provide event-edge storage");
        }
        if (gatedStateText.find(".assign(") != std::string::npos)
        {
            return fail("gated-clock emit should not use vector assign for fixed storage");
        }
        if (gatedSchedText.find("grhsim_event_edge_kind::posedge") == std::string::npos)
        {
            return fail("gated-clock exact event logic should consume shared event-edge enums");
        }
        if (gatedSchedText.find("if ((event_edge_slots_") != std::string::npos ||
            gatedSchedText.find("if (((event_edge_slots_") != std::string::npos)
        {
            return fail("gated-clock exact event logic should not emit redundant parentheses");
        }
        if (gatedEvalText.find("while (pending_eval_round)") == std::string::npos ||
            gatedEvalText.find("kComputeActiveWordBatchOffsets") == std::string::npos ||
            gatedEvalText.find("kCommitActiveWordBatchOffsets") == std::string::npos ||
            gatedEvalText.find("pending_eval_round = (grhsim_count_active_supernodes(supernode_active_curr_) != 0u);") == std::string::npos)
        {
            return fail("gated-clock eval should iterate until compute/commit reaches a fixed point");
        }
        if (gatedEvalText.find("grhsim_classify_edge(") == std::string::npos ||
            gatedEvalText.find("event_edge_slots_") == std::string::npos)
        {
            return fail("gated-clock eval should seed and clear event-edge state");
        }
        if (gatedSchedText.find("seen_evt_") != std::string::npos ||
            gatedEvalText.find("prev_evt_") != std::string::npos)
        {
            return fail("gated-clock emit should not keep the old prev/seen event state");
        }
        const std::filesystem::path gatedHarnessPath = gatedDir / "grhsim_top_harness.cpp";
        {
            std::ofstream harness(gatedHarnessPath);
            if (!harness.is_open())
            {
                return fail("Failed to create gated-clock harness");
            }
            harness << "#include \"grhsim_top.hpp\"\n";
            harness << "#include <array>\n";
            harness << "#include <cstdint>\n\n";
            harness << "int main()\n";
            harness << "{\n";
            harness << "    const std::array<std::uint64_t, 3> gate_magic{UINT64_C(1), UINT64_C(0), UINT64_C(2)};\n";
            harness << "    const std::array<std::uint64_t, 3> gate_zero{};\n";
            harness << "    GrhSIM_top sim;\n";
            harness << "    sim.init();\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.aux_clk = false;\n";
            harness << "    sim.data = static_cast<std::uint8_t>(0x5A);\n";
            harness << "    sim.gate_in = gate_magic;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.gate_match) return 1;\n";
            harness << "    if (sim.gated_q != static_cast<std::uint8_t>(0x00)) return 2;\n";
            harness << "    if (sim.gated_aux_q != static_cast<std::uint8_t>(0x00)) return 13;\n";
            harness << "    sim.clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    if (!sim.gate_match) return 3;\n";
            harness << "    if (sim.gated_q != static_cast<std::uint8_t>(0x5A)) return 4;\n";
            harness << "    if (sim.gated_aux_q != static_cast<std::uint8_t>(0x00)) return 14;\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.eval();\n";
            harness << "    if (!sim.gate_match) return 5;\n";
            harness << "    if (sim.gated_q != static_cast<std::uint8_t>(0x5A)) return 6;\n";
            harness << "    if (sim.gated_aux_q != static_cast<std::uint8_t>(0x00)) return 15;\n";
            harness << "    sim.clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    if (!sim.gate_match) return 7;\n";
            harness << "    if (sim.gated_q != static_cast<std::uint8_t>(0x5A)) return 8;\n";
            harness << "    if (sim.gated_aux_q != static_cast<std::uint8_t>(0x00)) return 16;\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.gated_q != static_cast<std::uint8_t>(0x5A)) return 9;\n";
            harness << "    sim.aux_clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    sim.aux_clk = false;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.gated_aux_q != static_cast<std::uint8_t>(0x5A)) return 17;\n";
            harness << "    sim.gate_in = gate_zero;\n";
            harness << "    sim.data = static_cast<std::uint8_t>(0xA5);\n";
            harness << "    sim.clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.gated_q != static_cast<std::uint8_t>(0xA5)) return 10;\n";
            harness << "    sim.aux_clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    sim.aux_clk = false;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.gated_aux_q != static_cast<std::uint8_t>(0x5A)) return 18;\n";
            harness << "    if (sim.gate_match) return 11;\n";
            harness << "    sim.data = static_cast<std::uint8_t>(0x3C);\n";
            harness << "    sim.clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.gated_q != static_cast<std::uint8_t>(0xA5)) return 12;\n";
            harness << "    sim.aux_clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    sim.aux_clk = false;\n";
            harness << "    sim.eval();\n";
            harness << "    if (sim.gated_aux_q != static_cast<std::uint8_t>(0x5A)) return 19;\n";
            harness << "    return 0;\n";
            harness << "}\n";
        }
        const std::filesystem::path gatedHarnessExe = gatedDir / "grhsim_top_harness";
        std::string gatedCompileCmd = "clang++ " + std::string(kHarnessCompileFlags) + " -I" + gatedDir.string();
        for (const auto &stateFile : gatedStateFiles)
        {
            gatedCompileCmd += " " + stateFile.string();
        }
        gatedCompileCmd += " " + gatedEvalPath.string();
        for (const auto &schedPath : gatedSchedFiles)
        {
            gatedCompileCmd += " " + schedPath.string();
        }
        gatedCompileCmd += " " + gatedHarnessPath.string() + " -o " + gatedHarnessExe.string();
        if (std::system(gatedCompileCmd.c_str()) != 0)
        {
            return fail("gated-clock harness failed to compile");
        }
        if (std::system(gatedHarnessExe.string().c_str()) != 0)
        {
            return fail("gated-clock harness failed to run");
        }

        const std::filesystem::path systemTaskDir = std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / "grhsim_cpp_systemtask";
        std::filesystem::remove_all(systemTaskDir);
        const std::filesystem::path systemTaskFilePath = systemTaskDir / "system_task_output.log";
        Design systemTaskDesign = buildSystemTaskDesign(systemTaskFilePath.string());
        EmitDiagnostics systemTaskDiag;
        EmitResult systemTaskResult;
        if (!emitWithActivitySchedule(systemTaskDesign, systemTaskDir, systemTaskDiag, systemTaskResult))
        {
            return fail("system-task activity-schedule pass failed");
        }
        if (!systemTaskResult.success || systemTaskDiag.hasError())
        {
            return fail("system-task emit failed");
        }
        const std::filesystem::path systemTaskHeaderPath = systemTaskDir / "grhsim_top.hpp";
        const std::filesystem::path systemTaskStatePath = systemTaskDir / "grhsim_top_state.cpp";
        const std::filesystem::path systemTaskEvalPath = systemTaskDir / "grhsim_top_eval.cpp";
        const std::vector<std::filesystem::path> systemTaskStateFiles =
            collectSchedFiles(systemTaskDir, "grhsim_top_state");
        const std::vector<std::filesystem::path> systemTaskSchedFiles =
            collectSchedFiles(systemTaskDir, "grhsim_top_sched_");
        if (!std::filesystem::exists(systemTaskHeaderPath) || !std::filesystem::exists(systemTaskStatePath) ||
            !std::filesystem::exists(systemTaskEvalPath) || systemTaskStateFiles.empty() || systemTaskSchedFiles.empty())
        {
            return fail("system-task artifacts missing");
        }
        const std::string systemTaskSchedText = readFiles(systemTaskSchedFiles);
        if (systemTaskSchedText.find("(cond8) != 0") == std::string::npos)
        {
            return fail("system-task multi-bit condition should emit scalar truthiness check");
        }
        const std::filesystem::path systemTaskHarnessPath = systemTaskDir / "grhsim_top_harness.cpp";
        {
            std::ofstream harness(systemTaskHarnessPath);
            if (!harness.is_open())
            {
                return fail("Failed to create system-task harness");
            }
            harness << "#include \"grhsim_top.hpp\"\n";
            harness << "#include <cstdint>\n";
            harness << "#include <string>\n\n";
            harness << "int main()\n";
            harness << "{\n";
            harness << "    {\n";
            harness << "        GrhSIM_top sim;\n";
            harness << "        sim.init();\n";
            harness << "        sim.clk = false;\n";
            harness << "        sim.cond8 = static_cast<std::uint8_t>(0);\n";
            harness << "        sim.data = static_cast<std::uint8_t>(42);\n";
            harness << "        sim.eval();\n";
            harness << "        if (sim.dumpfile_path() != std::string(\"waves.out\")) return 1;\n";
            harness << "        if (!sim.dumpvars_enabled()) return 2;\n";
            harness << "        if (sim.file_error != static_cast<std::uint32_t>(0)) return 3;\n";
            harness << "        sim.clk = true;\n";
            harness << "        sim.eval();\n";
            harness << "        if (sim.data_out != static_cast<std::uint8_t>(42)) return 4;\n";
            harness << "        if (sim.file_error != static_cast<std::uint32_t>(0)) return 5;\n";
            harness << "        sim.clk = false;\n";
            harness << "        sim.eval();\n";
            harness << "        sim.cond8 = static_cast<std::uint8_t>(2);\n";
            harness << "        sim.clk = true;\n";
            harness << "        sim.eval();\n";
            harness << "    }\n";
            harness << "    return 0;\n";
            harness << "}\n";
        }

        const std::filesystem::path systemTaskHarnessExe = systemTaskDir / "grhsim_top_harness";
        std::string systemTaskCompileCmd =
            "clang++ " + std::string(kHarnessCompileFlags) + " -I" + systemTaskDir.string();
        for (const auto &stateFile : systemTaskStateFiles)
        {
            systemTaskCompileCmd += " " + stateFile.string();
        }
        systemTaskCompileCmd += " " + systemTaskEvalPath.string();
        for (const auto &schedPath : systemTaskSchedFiles)
        {
            systemTaskCompileCmd += " " + schedPath.string();
        }
        systemTaskCompileCmd += " " + systemTaskHarnessPath.string() + " -o " + systemTaskHarnessExe.string();
        if (std::system(systemTaskCompileCmd.c_str()) != 0)
        {
            return fail("system-task harness failed to compile");
        }
        const std::filesystem::path systemTaskHarnessLog = systemTaskDir / "grhsim_top_harness.log";
        const std::string runSystemTaskHarnessCmd =
            systemTaskHarnessExe.string() + " > " + systemTaskHarnessLog.string() + " 2>&1";
        if (std::system(runSystemTaskHarnessCmd.c_str()) != 0)
        {
            return fail("system-task harness failed to run");
        }
        const std::string systemTaskLog = readFile(systemTaskHarnessLog);
        const std::string systemTaskFileText = readFile(systemTaskFilePath);
        auto countSubstring = [](std::string_view text, std::string_view needle) -> std::size_t
        {
            if (needle.empty())
            {
                return 0;
            }
            std::size_t count = 0;
            std::size_t pos = 0;
            while ((pos = text.find(needle, pos)) != std::string_view::npos)
            {
                ++count;
                pos += needle.size();
            }
            return count;
        };
        if (countSubstring(systemTaskLog, "init-once") < 1)
        {
            return fail("system-task initial non-timed display should run at least once");
        }
        if (countSubstring(systemTaskLog, "init-edge=42") != 1)
        {
            return fail("system-task initial timed display should trigger on edge");
        }
        if (countSubstring(systemTaskLog, "d=42 h=2a b=101010 s=ok r=3.25") < 1)
        {
            return fail("system-task formatted display output mismatch");
        }
        if (systemTaskLog.find("[info] info=42") == std::string::npos ||
            systemTaskLog.find("[warning] warn=42") == std::string::npos ||
            systemTaskLog.find("[error] err=42") == std::string::npos)
        {
            return fail("system-task severity outputs missing");
        }
        if (systemTaskLog.find("final=42") == std::string::npos)
        {
            return fail("system-task final output missing");
        }
        if (countSubstring(systemTaskLog, "cond=42") != 1)
        {
            return fail("system-task multi-bit conditional display should trigger exactly once");
        }
        if (countSubstring(systemTaskFileText, "fw=42") < 1 || systemTaskFileText.find("|fd=42") == std::string::npos)
        {
            return fail("system-task file output mismatch");
        }

        struct TerminatingTaskCase
        {
            std::string name;
            int exitCode = 0;
        };
        for (const TerminatingTaskCase &taskCase :
             std::vector<TerminatingTaskCase>{{"finish", 7}, {"stop", 9}, {"fatal", 11}})
        {
            const std::filesystem::path termDir =
                std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / ("grhsim_cpp_systemtask_" + taskCase.name);
            std::filesystem::remove_all(termDir);
            Design termDesign =
                buildTerminatingSystemTaskDesign(taskCase.name, taskCase.exitCode, taskCase.name);
            EmitDiagnostics termDiag;
            EmitResult termResult;
            if (!emitWithActivitySchedule(termDesign, termDir, termDiag, termResult))
            {
                return fail("terminating system-task activity-schedule pass failed for " + taskCase.name);
            }
            if (!termResult.success || termDiag.hasError())
            {
                return fail("terminating system-task emit failed for " + taskCase.name);
            }
            const std::filesystem::path termStatePath = termDir / "grhsim_top_state.cpp";
            const std::filesystem::path termEvalPath = termDir / "grhsim_top_eval.cpp";
            const std::vector<std::filesystem::path> termStateFiles = collectSchedFiles(termDir, "grhsim_top_state");
            const std::vector<std::filesystem::path> termSchedFiles =
                collectSchedFiles(termDir, "grhsim_top_sched_");
            const std::filesystem::path termHarnessPath = termDir / "grhsim_top_harness.cpp";
            {
                std::ofstream harness(termHarnessPath);
                if (!harness.is_open())
                {
                    return fail("Failed to create terminating system-task harness for " + taskCase.name);
                }
                harness << "#include \"grhsim_top.hpp\"\n";
                harness << "#include <cstdint>\n\n";
                harness << "int main()\n";
                harness << "{\n";
                harness << "    GrhSIM_top sim;\n";
                harness << "    sim.init();\n";
                harness << "    sim.data = static_cast<std::uint8_t>(42);\n";
                harness << "    sim.eval();\n";
                harness << "    return 0;\n";
                harness << "}\n";
            }
            const std::filesystem::path termHarnessExe = termDir / "grhsim_top_harness";
            std::string termCompileCmd = "clang++ " + std::string(kHarnessCompileFlags) + " -I" + termDir.string();
            for (const auto &stateFile : termStateFiles)
            {
                termCompileCmd += " " + stateFile.string();
            }
            termCompileCmd += " " + termEvalPath.string();
            for (const auto &schedPath : termSchedFiles)
            {
                termCompileCmd += " " + schedPath.string();
            }
            termCompileCmd += " " + termHarnessPath.string() + " -o " + termHarnessExe.string();
            if (std::system(termCompileCmd.c_str()) != 0)
            {
                return fail("terminating system-task harness failed to compile for " + taskCase.name);
            }
            const std::filesystem::path termHarnessLog = termDir / "grhsim_top_harness.log";
            const std::string runTermHarnessCmd =
                termHarnessExe.string() + " > " + termHarnessLog.string() + " 2>&1";
            const int termRunRc = std::system(runTermHarnessCmd.c_str());
            if (termRunRc != taskCase.exitCode && termRunRc != (taskCase.exitCode << 8))
            {
                return fail("terminating system-task exit code mismatch for " + taskCase.name);
            }
            const std::string termLog = readFile(termHarnessLog);
            if (termLog.find(taskCase.name + "=42") == std::string::npos)
            {
                return fail("terminating system-task main output missing for " + taskCase.name);
            }
            if (termLog.find("final-" + taskCase.name + "=42") == std::string::npos)
            {
                return fail("terminating system-task final output missing for " + taskCase.name);
            }
        }

        const std::filesystem::path dpiDir = std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / "grhsim_cpp_dpi";
        std::filesystem::remove_all(dpiDir);
        Design dpiDesign = buildDpiCallDesign();
        EmitDiagnostics dpiDiag;
        EmitResult dpiResult;
        if (!emitWithActivitySchedule(dpiDesign, dpiDir, dpiDiag, dpiResult))
        {
            return fail("dpi activity-schedule pass failed");
        }
        if (!dpiResult.success || dpiDiag.hasError())
        {
            return fail("dpi emit failed");
        }
        const std::filesystem::path dpiStatePath = dpiDir / "grhsim_top_state.cpp";
        const std::filesystem::path dpiEvalPath = dpiDir / "grhsim_top_eval.cpp";
        const std::filesystem::path dpiHeaderPath = dpiDir / "grhsim_top.hpp";
        const std::vector<std::filesystem::path> dpiStateFiles = collectSchedFiles(dpiDir, "grhsim_top_state");
        const std::vector<std::filesystem::path> dpiSchedFiles =
            collectSchedFiles(dpiDir, "grhsim_top_sched_");
        if (dpiStateFiles.empty() || dpiSchedFiles.empty())
        {
            return fail("dpi state/schedule files missing");
        }
        const std::string dpiHeaderText = readFile(dpiHeaderPath);
        const std::string dpiSchedText = readFiles(dpiSchedFiles);
        if (dpiHeaderText.find("inline static constexpr const char *value_") == std::string::npos ||
            dpiHeaderText.find("= \"tag\";") == std::string::npos)
        {
            return fail("dpi constant strings should emit as static constexpr char pointers");
        }
        if (dpiSchedText.find("extern \"C\" std::int32_t dpi_mix") == std::string::npos ||
            dpiSchedText.find("const char * label") == std::string::npos ||
            dpiSchedText.find("std::int16_t * sum") == std::string::npos ||
            dpiSchedText.find("std::string * text") == std::string::npos)
        {
            return fail("dpi schedule declaration mismatch");
        }
        if (dpiSchedText.find(".c_str()") != std::string::npos)
        {
            return fail("dpi string constants should not route through std::string::c_str()");
        }
        if (dpiSchedText.find("(a) != 0") == std::string::npos)
        {
            return fail("dpi scalar multi-bit condition should emit scalar truthiness check");
        }
        if (dpiSchedText.find("grhsim_any_bits_words(wide, 130)") == std::string::npos)
        {
            return fail("dpi wide multi-bit condition should emit words truthiness check");
        }
        const std::filesystem::path dpiHarnessPath = dpiDir / "grhsim_top_harness.cpp";
        {
            std::ofstream harness(dpiHarnessPath);
            if (!harness.is_open())
            {
                return fail("Failed to create dpi harness");
            }
            harness << "#include \"grhsim_top.hpp\"\n";
            harness << "#include <array>\n";
            harness << "#include <cstdint>\n";
            harness << "#include <string>\n\n";
            harness << "static int g_mix_calls = 0;\n";
            harness << "static int g_pack_calls = 0;\n";
            harness << "static int g_wide_calls = 0;\n\n";
            harness << "extern \"C\" std::int32_t dpi_mix(std::int8_t a,\n";
            harness << "                                 const std::array<std::uint64_t, 3> &wide,\n";
            harness << "                                 double r,\n";
            harness << "                                 const char *label,\n";
            harness << "                                 std::int16_t *sum,\n";
            harness << "                                 std::string *text)\n";
            harness << "{\n";
            harness << "    ++g_mix_calls;\n";
            harness << "    *sum = static_cast<std::int16_t>(static_cast<int>(a) + static_cast<int>(wide[0] & UINT64_C(0xFF)) + static_cast<int>(r * 4.0));\n";
            harness << "    *text = std::string(label) + \":\" + std::to_string(static_cast<int>(*sum));\n";
            harness << "    return static_cast<std::int32_t>(-2 * static_cast<std::int32_t>(*sum));\n";
            harness << "}\n\n";
            harness << "extern \"C\" void dpi_pack(std::uint8_t a, std::uint8_t *mirror)\n";
            harness << "{\n";
            harness << "    ++g_pack_calls;\n";
            harness << "    *mirror = static_cast<std::uint8_t>(a ^ UINT8_C(0x5A));\n";
            harness << "}\n\n";
            harness << "extern \"C\" void dpi_wide_echo(const std::array<std::uint64_t, 3> &wide,\n";
            harness << "                               std::array<std::uint64_t, 3> *out)\n";
            harness << "{\n";
            harness << "    ++g_wide_calls;\n";
            harness << "    *out = wide;\n";
            harness << "    (*out)[0] ^= UINT64_C(0xFF);\n";
            harness << "    (*out)[2] ^= UINT64_C(0x1);\n";
            harness << "}\n\n";
            harness << "int main()\n";
            harness << "{\n";
            harness << "    const std::array<std::uint64_t, 3> wide_value{UINT64_C(0x21), UINT64_C(0x123456789ABCDEF0), UINT64_C(0x2)};\n";
            harness << "    auto wide_expected = wide_value;\n";
            harness << "    wide_expected[0] ^= UINT64_C(0xFF);\n";
            harness << "    wide_expected[2] ^= UINT64_C(0x1);\n";
            harness << "    GrhSIM_top sim;\n";
            harness << "    sim.init();\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.a = static_cast<std::uint8_t>(5);\n";
            harness << "    sim.wide = wide_value;\n";
            harness << "    sim.real_in = 1.5;\n";
            harness << "    sim.eval();\n";
            harness << "    if (g_mix_calls != 0 || g_pack_calls != 0 || g_wide_calls != 0) return 1;\n";
            harness << "    if (sim.ret_y != static_cast<std::uint32_t>(0)) return 2;\n";
            harness << "    if (sim.sum_y != static_cast<std::uint16_t>(0)) return 3;\n";
            harness << "    if (!sim.text_y.empty()) return 4;\n";
            harness << "    sim.clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    if (g_mix_calls != 1 || g_pack_calls != 1 || g_wide_calls != 1) return 5;\n";
            harness << "    if (sim.sum_y != static_cast<std::uint16_t>(44)) return 6;\n";
            harness << "    if (sim.ret_y != static_cast<std::uint32_t>(-88)) return 7;\n";
            harness << "    if (sim.text_y != std::string(\"tag:44\")) return 8;\n";
            harness << "    if (sim.mirror_y != static_cast<std::uint8_t>(0x5F)) return 9;\n";
            harness << "    if (sim.wide_y != wide_expected) return 10;\n";
            harness << "    sim.clk = false;\n";
            harness << "    sim.eval();\n";
            harness << "    if (g_mix_calls != 1 || g_pack_calls != 1 || g_wide_calls != 1) return 11;\n";
            harness << "    sim.a = static_cast<std::uint8_t>(0xF8);\n";
            harness << "    sim.real_in = 0.5;\n";
            harness << "    sim.clk = true;\n";
            harness << "    sim.eval();\n";
            harness << "    if (g_mix_calls != 2 || g_pack_calls != 2 || g_wide_calls != 2) return 12;\n";
            harness << "    if (sim.sum_y != static_cast<std::uint16_t>(27)) return 13;\n";
            harness << "    if (sim.ret_y != static_cast<std::uint32_t>(-54)) return 14;\n";
            harness << "    if (sim.text_y != std::string(\"tag:27\")) return 15;\n";
            harness << "    if (sim.mirror_y != static_cast<std::uint8_t>(0xA2)) return 16;\n";
            harness << "    if (sim.wide_y != wide_expected) return 17;\n";
            harness << "    return 0;\n";
            harness << "}\n";
        }
        const std::filesystem::path dpiHarnessExe = dpiDir / "grhsim_top_harness";
        std::string dpiCompileCmd = "clang++ " + std::string(kHarnessCompileFlags) + " -I" + dpiDir.string();
        for (const auto &stateFile : dpiStateFiles)
        {
            dpiCompileCmd += " " + stateFile.string();
        }
        dpiCompileCmd += " " + dpiEvalPath.string();
        for (const auto &schedPath : dpiSchedFiles)
        {
            dpiCompileCmd += " " + schedPath.string();
        }
        dpiCompileCmd += " " + dpiHarnessPath.string() + " -o " + dpiHarnessExe.string();
        if (std::system(dpiCompileCmd.c_str()) != 0)
        {
            return fail("dpi harness failed to compile");
        }
        if (std::system(dpiHarnessExe.string().c_str()) != 0)
        {
            return fail("dpi harness failed to run");
        }

        const std::filesystem::path invalidDpiDir =
            std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / "grhsim_cpp_dpi_invalid_inout";
        std::filesystem::remove_all(invalidDpiDir);
        Design invalidDpiDesign = buildInvalidDpiInoutDesign();
        EmitDiagnostics invalidDpiDiag;
        EmitResult invalidDpiResult;
        if (!emitWithActivitySchedule(invalidDpiDesign, invalidDpiDir, invalidDpiDiag, invalidDpiResult))
        {
            return fail("invalid dpi activity-schedule pass failed");
        }
        if (invalidDpiResult.success || !invalidDpiDiag.hasError())
        {
            return fail("invalid dpi inout emit should fail validation");
        }

        const std::filesystem::path invalidDir = std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / "grhsim_cpp_regwrite_invalid";
        Design invalidRegWriteDesign = buildInvalidRegisterWriteDesign();
        EmitDiagnostics invalidDiag;
        EmitResult invalidResult;
        if (!emitWithActivitySchedule(invalidRegWriteDesign, invalidDir, invalidDiag, invalidResult))
        {
            return fail("invalid register-write activity-schedule pass failed");
        }
        if (invalidResult.success || !invalidDiag.hasError())
        {
            return fail("invalid register-write emit should fail validation");
        }

        const std::filesystem::path limitDir = std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / "grhsim_cpp_size_limit";
        std::filesystem::remove_all(limitDir);
        std::filesystem::create_directories(limitDir);
        Design limitDesign = buildDesign(wideMemInitPath.string());
        SessionStore limitSession;
        if (!runActivitySchedule(limitDesign, limitSession))
        {
            return fail("size-limit activity-schedule pass failed");
        }
        EmitOptions limitOptions;
        limitOptions.outputDir = limitDir.string();
        limitOptions.session = &limitSession;
        limitOptions.sessionPathPrefix = std::string("top");
        limitOptions.attributes["sched_batch_max_ops"] = "8";
        limitOptions.attributes["sched_batch_max_estimated_lines"] = "96";
        limitOptions.attributes["emit_parallelism"] = "2";
        limitOptions.maxOutputFileBytes = 256;
        EmitDiagnostics limitDiag;
        EmitGrhSimCpp limitEmitter(&limitDiag);
        EmitResult limitResult = limitEmitter.emit(limitDesign, limitOptions);
        if (limitResult.success || !limitDiag.hasError())
        {
            return fail("grhsim emit should fail when a generated cpp artifact exceeds the byte limit");
        }
        if (!std::filesystem::exists(limitDir / "grhsim_top_runtime.hpp"))
        {
            return fail("size-limited grhsim emit should keep the oversized partial artifact for inspection");
        }

        const std::filesystem::path perfDir = std::filesystem::path(WOLF_SV_EMIT_ARTIFACT_DIR) / "grhsim_cpp_perf";
        std::filesystem::remove_all(perfDir);
        std::filesystem::create_directories(perfDir);
        Design perfDesign = buildDesign(wideMemInitPath.string());
        SessionStore perfSession;
        if (!runActivitySchedule(perfDesign, perfSession))
        {
            return fail("perf activity-schedule pass failed");
        }
        EmitOptions perfOptions;
        perfOptions.outputDir = perfDir.string();
        perfOptions.session = &perfSession;
        perfOptions.sessionPathPrefix = std::string("top");
        perfOptions.attributes["sched_batch_max_ops"] = "8";
        perfOptions.attributes["sched_batch_max_estimated_lines"] = "96";
        perfOptions.attributes["emit_parallelism"] = "2";
        perfOptions.attributes["perf"] = "eval";
        EmitDiagnostics perfDiag;
        EmitGrhSimCpp perfEmitter(&perfDiag);
        EmitResult perfResult = perfEmitter.emit(perfDesign, perfOptions);
        if (!perfResult.success || perfDiag.hasError())
        {
            return fail("perf-enabled emit failed");
        }
        const std::string perfHeader = readFile(perfDir / "grhsim_top.hpp");
        const std::string perfState = readFile(perfDir / "grhsim_top_state.cpp");
        const std::string perfEval = readFile(perfDir / "grhsim_top_eval.cpp");
        if (perfHeader.find("trace_eval_enabled_") != std::string::npos ||
            perfState.find("GRHSIM_TRACE_EVAL") != std::string::npos ||
            perfEval.find("trace_this_eval") != std::string::npos ||
            perfEval.find("#include <chrono>") != std::string::npos)
        {
            return fail("perf-enabled emit should not reintroduce eval tracing");
        }

        return 0;
    }
    catch (const std::exception &ex)
    {
        return fail(std::string("unexpected exception: ") + ex.what());
    }
}
