{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 16:55:24 2024 " "Info: Processing started: Sat Mar 30 16:55:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprogram_calculate -c microprogram_calculate " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprogram_calculate -c microprogram_calculate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprogram_calculate.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprogram_calculate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 microprogram_calculate " "Info: Found entity 1: microprogram_calculate" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprogram_calculate " "Info: Elaborating entity \"microprogram_calculate\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_counter_256_advanced.bdf 1 1 " "Warning: Using design file ripple_counter_256_advanced.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_advanced " "Info: Found entity 1: ripple_counter_256_advanced" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/microprogram_calculate/ripple_counter_256_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_256_advanced ripple_counter_256_advanced:inst " "Info: Elaborating entity \"ripple_counter_256_advanced\" for hierarchy \"ripple_counter_256_advanced:inst\"" {  } { { "microprogram_calculate.bdf" "inst" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 560 520 616 816 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:inst\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:inst\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "inst1" { Schematic "G:/Project/microprogram_calculate/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:inst\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/microprogram_calculate/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 ripple_counter_256_advanced:inst\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"ripple_counter_256_advanced:inst\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ripple_counter_256_advanced:inst\|74161:inst1\|f74161:sub ripple_counter_256_advanced:inst\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"ripple_counter_256_advanced:inst\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/microprogram_calculate/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:inst\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "inst" { Schematic "G:/Project/microprogram_calculate/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:inst\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/microprogram_calculate/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "shifter-8.bdf 1 1 " "Warning: Using design file shifter-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shifter-8 " "Info: Found entity 1: shifter-8" {  } { { "shifter-8.bdf" "" { Schematic "G:/Project/microprogram_calculate/shifter-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter-8 shifter-8:inst11 " "Info: Elaborating entity \"shifter-8\" for hierarchy \"shifter-8:inst11\"" {  } { { "microprogram_calculate.bdf" "inst11" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 216 2048 2144 440 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "complement-shifter-4.bdf 1 1 " "Warning: Using design file complement-shifter-4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 complement-shifter-4 " "Info: Found entity 1: complement-shifter-4" {  } { { "complement-shifter-4.bdf" "" { Schematic "G:/Project/microprogram_calculate/complement-shifter-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement-shifter-4 shifter-8:inst11\|complement-shifter-4:inst1 " "Info: Elaborating entity \"complement-shifter-4\" for hierarchy \"shifter-8:inst11\|complement-shifter-4:inst1\"" {  } { { "shifter-8.bdf" "inst1" { Schematic "G:/Project/microprogram_calculate/shifter-8.bdf" { { 232 472 568 424 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "shifter-3.bdf 1 1 " "Warning: Using design file shifter-3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shifter-3 " "Info: Found entity 1: shifter-3" {  } { { "shifter-3.bdf" "" { Schematic "G:/Project/microprogram_calculate/shifter-3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter-3 shifter-8:inst11\|shifter-3:inst " "Info: Elaborating entity \"shifter-3\" for hierarchy \"shifter-8:inst11\|shifter-3:inst\"" {  } { { "shifter-8.bdf" "inst" { Schematic "G:/Project/microprogram_calculate/shifter-8.bdf" { { 0 472 568 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8_with_CLR.bdf 1 1 " "Warning: Using design file register-8_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8_with_CLR " "Info: Found entity 1: register-8_with_CLR" {  } { { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-8_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8_with_CLR register-8_with_CLR:inst10 " "Info: Elaborating entity \"register-8_with_CLR\" for hierarchy \"register-8_with_CLR:inst10\"" {  } { { "microprogram_calculate.bdf" "inst10" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 208 1744 1840 432 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-4_with_CLR.bdf 1 1 " "Warning: Using design file register-4_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-4_with_CLR " "Info: Found entity 1: register-4_with_CLR" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4_with_CLR register-8_with_CLR:inst10\|register-4_with_CLR:inst2 " "Info: Elaborating entity \"register-4_with_CLR\" for hierarchy \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\"" {  } { { "register-8_with_CLR.bdf" "inst2" { Schematic "G:/Project/microprogram_calculate/register-8_with_CLR.bdf" { { 8 272 368 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU_parallel_8b.bdf 1 1 " "Warning: Using design file ALU_parallel_8b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_parallel_8b " "Info: Found entity 1: ALU_parallel_8b" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_parallel_8b ALU_parallel_8b:inst3 " "Info: Elaborating entity \"ALU_parallel_8b\" for hierarchy \"ALU_parallel_8b:inst3\"" {  } { { "microprogram_calculate.bdf" "inst3" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 224 1424 1512 608 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Warning: Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 88 176 224 120 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Warning: Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 120 176 224 152 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst10 " "Warning: Block or symbol \"NOT\" of instance \"inst10\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 152 176 224 184 "inst10" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst12 " "Warning: Block or symbol \"NOT\" of instance \"inst12\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 184 176 224 216 "inst12" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst20 " "Warning: Block or symbol \"NOT\" of instance \"inst20\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 392 176 224 424 "inst20" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst22 " "Warning: Block or symbol \"NOT\" of instance \"inst22\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 424 176 224 456 "inst22" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst24 " "Warning: Block or symbol \"NOT\" of instance \"inst24\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 456 176 224 488 "inst24" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst26 " "Warning: Block or symbol \"NOT\" of instance \"inst26\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 488 176 224 520 "inst26" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Warning: Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 168 680 728 200 "inst28" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst30 " "Warning: Block or symbol \"NOT\" of instance \"inst30\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 200 680 728 232 "inst30" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst32 " "Warning: Block or symbol \"NOT\" of instance \"inst32\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 472 672 720 504 "inst32" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst34 " "Warning: Block or symbol \"NOT\" of instance \"inst34\" overlaps another block or symbol" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 504 672 720 536 "inst34" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU_parallel_8b:inst3\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU_parallel_8b:inst3\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "inst" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst3\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst3\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU_parallel_8b:inst3\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU_parallel_8b:inst3\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "inst2" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst3\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst3\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/microprogram_calculate/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "38 " "Info: Ignored 38 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "8 " "Info: Ignored 8 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Info: Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Info: Implemented 86 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 16:55:28 2024 " "Info: Processing ended: Sat Mar 30 16:55:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 16:55:29 2024 " "Info: Processing started: Sat Mar 30 16:55:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprogram_calculate EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"microprogram_calculate\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst9 " "Info: Destination node inst9" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst8 " "Info: Destination node inst8" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst7 " "Info: Destination node inst7" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 880 648 824 896 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 864 648 824 880 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CLK } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst7  " "Info: Automatically promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst8  " "Info: Automatically promoted node inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst9  " "Info: Automatically promoted node inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.875 ns register register " "Info: Estimated most critical path is register to register delay of 8.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3 1 REG LAB_X18_Y8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y8; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.370 ns) 0.881 ns ALU_parallel_8b:inst3\|74181:inst\|46~51 2 COMB LAB_X18_Y8 2 " "Info: 2: + IC(0.511 ns) + CELL(0.370 ns) = 0.881 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|46~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 ALU_parallel_8b:inst3|74181:inst|46~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(0.202 ns) 2.880 ns ALU_parallel_8b:inst3\|74181:inst\|75~307 3 COMB LAB_X19_Y16 2 " "Info: 3: + IC(1.797 ns) + CELL(0.202 ns) = 2.880 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|75~307'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { ALU_parallel_8b:inst3|74181:inst|46~51 ALU_parallel_8b:inst3|74181:inst|75~307 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 3.691 ns ALU_parallel_8b:inst3\|74181:inst\|75~308 4 COMB LAB_X19_Y16 3 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 3.691 ns; Loc. = LAB_X19_Y16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|75~308'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst3|74181:inst|75~307 ALU_parallel_8b:inst3|74181:inst|75~308 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 4.502 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 5 COMB LAB_X19_Y16 3 " "Info: 5: + IC(0.605 ns) + CELL(0.206 ns) = 4.502 ns; Loc. = LAB_X19_Y16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 5.313 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 6 COMB LAB_X19_Y16 2 " "Info: 6: + IC(0.187 ns) + CELL(0.624 ns) = 5.313 ns; Loc. = LAB_X19_Y16; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 6.124 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 7 COMB LAB_X19_Y16 1 " "Info: 7: + IC(0.187 ns) + CELL(0.624 ns) = 6.124 ns; Loc. = LAB_X19_Y16; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.020 ns) + CELL(0.623 ns) 8.767 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 8 COMB LAB_X31_Y15 2 " "Info: 8: + IC(2.020 ns) + CELL(0.623 ns) = 8.767 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.875 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 9 REG LAB_X31_Y15 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 8.875 ns; Loc. = LAB_X31_Y15; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.408 ns ( 38.40 % ) " "Info: Total cell delay = 3.408 ns ( 38.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.467 ns ( 61.60 % ) " "Info: Total interconnect delay = 5.467 ns ( 61.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.875 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 ALU_parallel_8b:inst3|74181:inst|46~51 ALU_parallel_8b:inst3|74181:inst|75~307 ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Warning: Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Uq1 0 " "Info: Pin \"Uq1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uq2 0 " "Info: Pin \"uq2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "up3 0 " "Info: Pin \"up3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "up4 0 " "Info: Pin \"up4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "up5 0 " "Info: Pin \"up5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "up6 0 " "Info: Pin \"up6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "up7 0 " "Info: Pin \"up7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "up8 0 " "Info: Pin \"up8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ro0 0 " "Info: Pin \"ro0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ro1 0 " "Info: Pin \"ro1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ro2 0 " "Info: Pin \"ro2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ro3 0 " "Info: Pin \"ro3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ro4 0 " "Info: Pin \"ro4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ro5 0 " "Info: Pin \"ro5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ro6 0 " "Info: Pin \"ro6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ro7 0 " "Info: Pin \"ro7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 16:55:32 2024 " "Info: Processing ended: Sat Mar 30 16:55:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 16:55:33 2024 " "Info: Processing started: Sat Mar 30 16:55:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 16:55:37 2024 " "Info: Processing ended: Sat Mar 30 16:55:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 16:55:38 2024 " "Info: Processing started: Sat Mar 30 16:55:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 264 496 664 280 "CPR2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 216 496 664 232 "CPR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 240 496 664 256 "CPR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst register register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 115.02 MHz 8.694 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 115.02 MHz between source register \"register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst\" and destination register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst\" (period= 8.694 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.157 ns + Longest register register " "Info: + Longest register to register delay is 8.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst 1 REG LCFF_X18_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.206 ns) 0.973 ns ALU_parallel_8b:inst3\|74181:inst\|51~17 2 COMB LCCOMB_X18_Y8_N2 3 " "Info: 2: + IC(0.767 ns) + CELL(0.206 ns) = 0.973 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|51~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.206 ns) 2.286 ns ALU_parallel_8b:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X18_Y8_N24 1 " "Info: 3: + IC(1.107 ns) + CELL(0.206 ns) = 2.286 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.624 ns) 4.483 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X19_Y16_N6 3 " "Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 4.483 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.065 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X19_Y16_N0 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 5.065 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 5.646 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X19_Y16_N26 1 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 5.646 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.206 ns) 8.049 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X31_Y15_N10 2 " "Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 8.049 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.157 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 8 REG LCFF_X31_Y15_N11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 8.157 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.762 ns ( 21.60 % ) " "Info: Total cell delay = 1.762 ns ( 21.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.395 ns ( 78.40 % ) " "Info: Total interconnect delay = 6.395 ns ( 78.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} ALU_parallel_8b:inst3|74181:inst|51~17 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.767ns 1.107ns 1.573ns 0.376ns 0.375ns 2.197ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.273 ns - Smallest " "Info: - Smallest clock skew is -0.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.680 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.969 ns) + CELL(0.505 ns) 4.624 ns inst9 2 COMB LCCOMB_X30_Y5_N0 1 " "Info: 2: + IC(2.969 ns) + CELL(0.505 ns) = 4.624 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.474 ns" { CLK inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.000 ns) 6.089 ns inst9~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.465 ns) + CELL(0.000 ns) = 6.089 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 7.680 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X31_Y15_N11 2 " "Info: 4: + IC(0.925 ns) + CELL(0.666 ns) = 7.680 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 30.22 % ) " "Info: Total cell delay = 2.321 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.359 ns ( 69.78 % ) " "Info: Total interconnect delay = 5.359 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.680 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.969ns 1.465ns 0.925ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.953 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.505 ns) 3.428 ns inst8 2 COMB LCCOMB_X30_Y5_N26 1 " "Info: 2: + IC(1.773 ns) + CELL(0.505 ns) = 3.428 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { CLK inst8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 6.411 ns inst8~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.983 ns) + CELL(0.000 ns) = 6.411 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 7.953 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst 4 REG LCFF_X18_Y8_N17 2 " "Info: 4: + IC(0.876 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 29.18 % ) " "Info: Total cell delay = 2.321 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.632 ns ( 70.82 % ) " "Info: Total interconnect delay = 5.632 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.680 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.969ns 1.465ns 0.925ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.157 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.157 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} ALU_parallel_8b:inst3|74181:inst|51~17 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.767ns 1.107ns 1.573ns 0.376ns 0.375ns 2.197ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.680 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.969ns 1.465ns 0.925ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst S2 CPR2 10.243 ns register " "Info: tsu for register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst\" (data pin = \"S2\", clock pin = \"CPR2\") is 10.243 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.329 ns + Longest pin register " "Info: + Longest pin to register delay is 16.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns S2 1 PIN PIN_104 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; PIN Node = 'S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 768 1144 1312 784 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.537 ns) + CELL(0.623 ns) 9.154 ns ALU_parallel_8b:inst3\|74181:inst\|48~51 2 COMB LCCOMB_X18_Y8_N20 3 " "Info: 2: + IC(7.537 ns) + CELL(0.623 ns) = 9.154 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|48~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { S2 ALU_parallel_8b:inst3|74181:inst|48~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.589 ns) 10.458 ns ALU_parallel_8b:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X18_Y8_N24 1 " "Info: 3: + IC(0.715 ns) + CELL(0.589 ns) = 10.458 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { ALU_parallel_8b:inst3|74181:inst|48~51 ALU_parallel_8b:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.624 ns) 12.655 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X19_Y16_N6 3 " "Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 12.655 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 13.237 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X19_Y16_N0 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 13.237 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 13.818 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X19_Y16_N26 1 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 13.818 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.206 ns) 16.221 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X31_Y15_N10 2 " "Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 16.221 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.329 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 8 REG LCFF_X31_Y15_N11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 16.329 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.556 ns ( 21.78 % ) " "Info: Total cell delay = 3.556 ns ( 21.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.773 ns ( 78.22 % ) " "Info: Total interconnect delay = 12.773 ns ( 78.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.329 ns" { S2 ALU_parallel_8b:inst3|74181:inst|48~51 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.329 ns" { S2 {} S2~combout {} ALU_parallel_8b:inst3|74181:inst|48~51 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.537ns 0.715ns 1.573ns 0.376ns 0.375ns 2.197ns 0.000ns } { 0.000ns 0.994ns 0.623ns 0.589ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 6.046 ns - Shortest register " "Info: - Shortest clock path from clock \"CPR2\" to destination register is 6.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPR2 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'CPR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 264 496 664 280 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.206 ns) 2.990 ns inst9 2 COMB LCCOMB_X30_Y5_N0 1 " "Info: 2: + IC(1.800 ns) + CELL(0.206 ns) = 2.990 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { CPR2 inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.000 ns) 4.455 ns inst9~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.465 ns) + CELL(0.000 ns) = 4.455 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 6.046 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X31_Y15_N11 2 " "Info: 4: + IC(0.925 ns) + CELL(0.666 ns) = 6.046 ns; Loc. = LCFF_X31_Y15_N11; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 30.70 % ) " "Info: Total cell delay = 1.856 ns ( 30.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.190 ns ( 69.30 % ) " "Info: Total interconnect delay = 4.190 ns ( 69.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { CPR2 inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { CPR2 {} CPR2~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.800ns 1.465ns 0.925ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.329 ns" { S2 ALU_parallel_8b:inst3|74181:inst|48~51 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.329 ns" { S2 {} S2~combout {} ALU_parallel_8b:inst3|74181:inst|48~51 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.537ns 0.715ns 1.573ns 0.376ns 0.375ns 2.197ns 0.000ns } { 0.000ns 0.994ns 0.623ns 0.589ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { CPR2 inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { CPR2 {} CPR2~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.800ns 1.465ns 0.925ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK up8 register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst 23.984 ns register " "Info: tco from clock \"CLK\" to destination pin \"up8\" through register \"register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst\" is 23.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.953 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.505 ns) 3.428 ns inst8 2 COMB LCCOMB_X30_Y5_N26 1 " "Info: 2: + IC(1.773 ns) + CELL(0.505 ns) = 3.428 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { CLK inst8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 6.411 ns inst8~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.983 ns) + CELL(0.000 ns) = 6.411 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 7.953 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst 4 REG LCFF_X18_Y8_N17 2 " "Info: 4: + IC(0.876 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 29.18 % ) " "Info: Total cell delay = 2.321 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.632 ns ( 70.82 % ) " "Info: Total interconnect delay = 5.632 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.727 ns + Longest register pin " "Info: + Longest register to pin delay is 15.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst 1 REG LCFF_X18_Y8_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.206 ns) 0.973 ns ALU_parallel_8b:inst3\|74181:inst\|51~17 2 COMB LCCOMB_X18_Y8_N2 3 " "Info: 2: + IC(0.767 ns) + CELL(0.206 ns) = 0.973 ns; Loc. = LCCOMB_X18_Y8_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|51~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 336 504 568 376 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.206 ns) 2.286 ns ALU_parallel_8b:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X18_Y8_N24 1 " "Info: 3: + IC(1.107 ns) + CELL(0.206 ns) = 2.286 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.624 ns) 4.483 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X19_Y16_N6 3 " "Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 4.483 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.065 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X19_Y16_N0 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 5.065 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 5.646 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X19_Y16_N26 1 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 5.646 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.206 ns) 8.049 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X31_Y15_N10 2 " "Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 8.049 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.572 ns) + CELL(3.106 ns) 15.727 ns up8 8 PIN PIN_44 0 " "Info: 8: + IC(4.572 ns) + CELL(3.106 ns) = 15.727 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'up8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.678 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 up8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 160 1800 1976 176 "up8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.760 ns ( 30.27 % ) " "Info: Total cell delay = 4.760 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.967 ns ( 69.73 % ) " "Info: Total interconnect delay = 10.967 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.727 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 up8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.727 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} ALU_parallel_8b:inst3|74181:inst|51~17 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} up8 {} } { 0.000ns 0.767ns 1.107ns 1.573ns 0.376ns 0.375ns 2.197ns 4.572ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.727 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst ALU_parallel_8b:inst3|74181:inst|51~17 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 up8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.727 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst {} ALU_parallel_8b:inst3|74181:inst|51~17 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} up8 {} } { 0.000ns 0.767ns 1.107ns 1.573ns 0.376ns 0.375ns 2.197ns 4.572ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "S2 up8 23.899 ns Longest " "Info: Longest tpd from source pin \"S2\" to destination pin \"up8\" is 23.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns S2 1 PIN PIN_104 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 8; PIN Node = 'S2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 768 1144 1312 784 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.537 ns) + CELL(0.623 ns) 9.154 ns ALU_parallel_8b:inst3\|74181:inst\|48~51 2 COMB LCCOMB_X18_Y8_N20 3 " "Info: 2: + IC(7.537 ns) + CELL(0.623 ns) = 9.154 ns; Loc. = LCCOMB_X18_Y8_N20; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|48~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.160 ns" { S2 ALU_parallel_8b:inst3|74181:inst|48~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.589 ns) 10.458 ns ALU_parallel_8b:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X18_Y8_N24 1 " "Info: 3: + IC(0.715 ns) + CELL(0.589 ns) = 10.458 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { ALU_parallel_8b:inst3|74181:inst|48~51 ALU_parallel_8b:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.624 ns) 12.655 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X19_Y16_N6 3 " "Info: 4: + IC(1.573 ns) + CELL(0.624 ns) = 12.655 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 13.237 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X19_Y16_N0 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 13.237 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 13.818 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X19_Y16_N26 1 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 13.818 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.206 ns) 16.221 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X31_Y15_N10 2 " "Info: 7: + IC(2.197 ns) + CELL(0.206 ns) = 16.221 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.572 ns) + CELL(3.106 ns) 23.899 ns up8 8 PIN PIN_44 0 " "Info: 8: + IC(4.572 ns) + CELL(3.106 ns) = 23.899 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'up8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.678 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 up8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 160 1800 1976 176 "up8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.554 ns ( 27.42 % ) " "Info: Total cell delay = 6.554 ns ( 27.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.345 ns ( 72.58 % ) " "Info: Total interconnect delay = 17.345 ns ( 72.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.899 ns" { S2 ALU_parallel_8b:inst3|74181:inst|48~51 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 up8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "23.899 ns" { S2 {} S2~combout {} ALU_parallel_8b:inst3|74181:inst|48~51 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} up8 {} } { 0.000ns 0.000ns 7.537ns 0.715ns 1.573ns 0.376ns 0.375ns 2.197ns 4.572ns } { 0.000ns 0.994ns 0.623ns 0.589ns 0.624ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst u7 CLK 0.514 ns register " "Info: th for register \"register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst\" (data pin = \"u7\", clock pin = \"CLK\") is 0.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.953 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.505 ns) 3.428 ns inst8 2 COMB LCCOMB_X30_Y5_N26 1 " "Info: 2: + IC(1.773 ns) + CELL(0.505 ns) = 3.428 ns; Loc. = LCCOMB_X30_Y5_N26; Fanout = 1; COMB Node = 'inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.278 ns" { CLK inst8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 6.411 ns inst8~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.983 ns) + CELL(0.000 ns) = 6.411 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 7.953 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X19_Y11_N1 1 " "Info: 4: + IC(0.876 ns) + CELL(0.666 ns) = 7.953 ns; Loc. = LCFF_X19_Y11_N1; Fanout = 1; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.321 ns ( 29.18 % ) " "Info: Total cell delay = 2.321 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.632 ns ( 70.82 % ) " "Info: Total interconnect delay = 5.632 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.745 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns u7 1 PIN PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 2; PIN Node = 'u7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { u7 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "G:/Project/microprogram_calculate/microprogram_calculate.bdf" { { 88 776 944 104 "u7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.310 ns) + CELL(0.460 ns) 7.745 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst 2 REG LCFF_X19_Y11_N1 1 " "Info: 2: + IC(6.310 ns) + CELL(0.460 ns) = 7.745 ns; Loc. = LCFF_X19_Y11_N1; Fanout = 1; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.770 ns" { u7 register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/microprogram_calculate/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 18.53 % ) " "Info: Total cell delay = 1.435 ns ( 18.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.310 ns ( 81.47 % ) " "Info: Total interconnect delay = 6.310 ns ( 81.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.745 ns" { u7 register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.745 ns" { u7 {} u7~combout {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 6.310ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.953 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.953 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.773ns 2.983ns 0.876ns } { 0.000ns 1.150ns 0.505ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.745 ns" { u7 register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.745 ns" { u7 {} u7~combout {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 6.310ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 16:55:39 2024 " "Info: Processing ended: Sat Mar 30 16:55:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Info: Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
