Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'mksuii_x'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx30t-ff665-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm balanced -ir off
-pr off -lc off -power off -o mksuii_x_map.ncd mksuii_x.ngd mksuii_x.pcf 
Target Device  : xc5vlx30t
Target Package : ff665
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Mon Mar 22 17:30:25 2021

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc5vlx30t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_FaultHistory/Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tie
   sig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   u_FaultHistory/Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tie
   sig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter "N_FADC_CS1_INV_0" failed to join the
   OLOGIC comp matched to output buffer "N_FADC_CS_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter N_FADC_CS1_INV_0 drives multiple
   loads.
WARNING:Pack:2515 - The LUT-1 inverter "N_FADC_CS1_INV_0" failed to join the
   OLOGIC comp matched to output buffer "FADC_SDIO_OBUFT".  This may result in
   suboptimal timing.  The LUT-1 inverter N_FADC_CS1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:544bb204) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:544bb204) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:3bcaafb4) REAL time: 20 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:3bcaafb4) REAL time: 20 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:3bcaafb4) REAL time: 31 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:3bcaafb4) REAL time: 31 secs 

Phase 7.2  Initial Clock and IO Placement

.............
WARNING:Place:644 - A clock IOB clock component is not placed at an optimal
   clock IOB site. The clock IOB component <CLK119MHZ_IN_p> is placed at site
   <AC21>. The clock IO site can use the fast path between the IO and the Clock
   buffer/GCLK if the IOB is placed in the master Clock IOB Site. This is
   normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on
   COMP.PIN <CLK119MHZ_IN_p.PAD> allowing your design to continue. This
   constraint disables all clock placer rules related to the specified COMP.PIN.
   The use of this override is highly discouraged as it may lead to very poor
   timing results. It is recommended that this error condition be corrected in
   the design.
Phase 7.2  Initial Clock and IO Placement (Checksum:be6f543f) REAL time: 33 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:be6f543f) REAL time: 33 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:be6f543f) REAL time: 33 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:be6f543f) REAL time: 33 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:be6f543f) REAL time: 33 secs 

Phase 12.8  Global Placement
..................................
.................................................................................................
.........................
..................................................................................................
.................................................................
.......................
................
..................
Phase 12.8  Global Placement (Checksum:608d6351) REAL time: 54 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:608d6351) REAL time: 54 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:608d6351) REAL time: 55 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:96ff5fa9) REAL time: 1 mins 42 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:96ff5fa9) REAL time: 1 mins 43 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:96ff5fa9) REAL time: 1 mins 43 secs 

Total REAL time to Placer completion: 1 mins 43 secs 
Total CPU  time to Placer completion: 1 mins 42 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:1841 - One or more GTPs are being used in this design.
   Evaluate the SelectIO-To-GTP Crosstalk section of the Virtex-5 RocketIO GTP
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTP performance. 
WARNING:PhysDesignRules:1441 - Issue with pin connections and/or configuration
   on block:<u_FastADC/u_ad9228/u_FrameClkIn/BEAM_Viddr>:<ILOGIC_IFF>.  The
   IFFTYPE is DDR and the Q2 output pin of IFF is not used.
WARNING:PhysDesignRules:1275 - Issue with pin connections and/or configuration
   on block:<u_FastADC/u_ad9228/u_FrameClkIn/BEAM_Viddr>:<ILOGIC_IFF>.  The SR
   pin is used for the IFF Flip-flop but the SRVAL_Q2 set/reset value is not
   configured.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   22
Slice Logic Utilization:
  Number of Slice Registers:                 6,436 out of  19,200   33%
    Number used as Flip Flops:               6,425
    Number used as Latches:                     11
  Number of Slice LUTs:                      8,221 out of  19,200   42%
    Number used as logic:                    7,240 out of  19,200   37%
      Number using O6 output only:           6,397
      Number using O5 output only:             287
      Number using O5 and O6:                  556
    Number used as Memory:                     922 out of   5,120   18%
      Number used as Dual Port RAM:            706
        Number using O6 output only:           658
        Number using O5 and O6:                 48
      Number used as Single Port RAM:           28
        Number using O6 output only:            12
        Number using O5 and O6:                 16
      Number used as Shift Register:           188
        Number using O6 output only:           188
    Number used as exclusive route-thru:        59
  Number of route-thrus:                       406
    Number using O6 output only:               340
    Number using O5 output only:                65
    Number using O5 and O6:                      1

Slice Logic Distribution:
  Number of occupied Slices:                 3,250 out of   4,800   67%
  Number of LUT Flip Flop pairs used:        9,987
    Number with an unused Flip Flop:         3,551 out of   9,987   35%
    Number with an unused LUT:               1,766 out of   9,987   17%
    Number of fully used LUT-FF pairs:       4,670 out of   9,987   46%
    Number of unique control sets:             445
    Number of slice register sites lost
      to control set restrictions:             702 out of  19,200    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       280 out of     360   77%
    Number of LOCed IOBs:                      280 out of     280  100%
    IOB Flip Flops:                              7
    Number of bonded IPADs:                      8
      Number of LOCed IPADs:                     8 out of       8  100%
    Number of bonded OPADs:                      4
      Number of LOCed OPADs:                     4 out of       4  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      12 out of      36   33%
    Number using BlockRAM only:                 12
    Total primitives used:
      Number of 36k BlockRAM used:               5
      Number of 18k BlockRAM used:              13
    Total Memory used (KB):                    414 out of   1,296   31%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
  Number of BUFDSs:                              1 out of       4   25%
  Number of DCM_ADVs:                            1 out of       4   25%
  Number of DSP48Es:                            13 out of      32   40%
  Number of GTP_DUALs:                           1 out of       4   25%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of SYSMONs:                             1 out of       1  100%
  Number of TEMACs:                              1 out of       2   50%

Average Fanout of Non-Clock Nets:                4.28

Peak Memory Usage:  1143 MB
Total REAL time to MAP completion:  1 mins 48 secs 
Total CPU time to MAP completion:   1 mins 47 secs 

Mapping completed.
See MAP report file "mksuii_x_map.mrp" for details.
