 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : des3_perf
Version: W-2024.09-SP2
Date   : Tue May 13 11:44:29 2025
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  0.40%

Information: Percent of CCS-based delays =  0.07%

  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u2/R7_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00 @     0.01 r
  u2/decrypt (des_0)                       0.00       0.01 r
  u2/uk/decrypt (key_sel_0)                0.00       0.01 r
  u2/uk/U1/Y (NBUFFX4_RVT)                 0.44 c     0.45 r
  u2/uk/U24/Y (NBUFFX2_RVT)                0.24 c     0.69 r
  u2/uk/U25/Y (INVX2_RVT)                  0.15 &     0.84 f
  u2/uk/U499/Y (NAND2X0_RVT)               0.11 &     0.95 r
  u2/uk/U500/Y (NAND2X0_RVT)               0.19 &     1.14 f
  u2/uk/K8[34] (key_sel_0)                 0.00       1.14 f
  u2/u7/K_sub[34] (crp_8)                  0.00       1.14 f
  u2/u7/U4/Y (NBUFFX2_RVT)                 0.12 &     1.26 f
  u2/u7/U5/Y (XOR2X1_RVT)                  0.15 &     1.41 r
  u2/u7/u5/addr[4] (sbox6_8)               0.00       1.41 r
  u2/u7/u5/U37/Y (INVX0_RVT)               0.04 &     1.45 f
  u2/u7/u5/U10/Y (NAND2X2_RVT)             0.10 &     1.55 r
  u2/u7/u5/U3/Y (NAND2X2_RVT)              0.10 &     1.65 f
  u2/u7/u5/U30/Y (INVX0_RVT)               0.04 &     1.69 r
  u2/u7/u5/U71/Y (NAND2X0_RVT)             0.06 &     1.75 f
  u2/u7/u5/U31/Y (INVX0_RVT)               0.05 &     1.80 r
  u2/u7/u5/U7/Y (OA22X1_RVT)               0.09 &     1.89 r
  u2/u7/u5/U103/Y (NAND4X0_RVT)            0.23 &     2.12 f
  u2/u7/u5/dout[3] (sbox6_8)               0.00       2.12 f
  u2/u7/P[11] (crp_8)                      0.00       2.12 f
  u2/U180/Y (XOR2X1_RVT)                   0.24 &     2.36 r
  u2/R7_reg[11]/D (DFFX1_RVT)              0.00 &     2.36 r
  data arrival time                                   2.36

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u2/R7_reg[11]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.09       9.71
  data required time                                  9.71
  -----------------------------------------------------------
  data required time                                  9.71
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                         7.35


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u2/R7_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00 @     0.01 r
  u2/decrypt (des_0)                       0.00       0.01 r
  u2/uk/decrypt (key_sel_0)                0.00       0.01 r
  u2/uk/U1/Y (NBUFFX4_RVT)                 0.44 c     0.45 r
  u2/uk/U130/Y (NBUFFX2_RVT)               0.23 c     0.68 r
  u2/uk/U134/Y (INVX2_RVT)                 0.13 &     0.81 f
  u2/uk/U502/Y (NAND2X0_RVT)               0.10 &     0.91 r
  u2/uk/U503/Y (NAND2X0_RVT)               0.14 &     1.05 f
  u2/uk/K8[23] (key_sel_0)                 0.00       1.05 f
  u2/u7/K_sub[23] (crp_8)                  0.00       1.05 f
  u2/u7/U1/Y (XOR2X1_RVT)                  0.18 &     1.22 f
  u2/u7/u3/addr[5] (sbox4_8)               0.00       1.22 f
  u2/u7/u3/U37/Y (INVX0_RVT)               0.06 &     1.28 r
  u2/u7/u3/U5/Y (NAND2X0_RVT)              0.14 &     1.42 f
  u2/u7/u3/U65/Y (NAND2X0_RVT)             0.13 &     1.56 r
  u2/u7/u3/U27/Y (INVX0_RVT)               0.09 &     1.65 f
  u2/u7/u3/U18/Y (OA222X1_RVT)             0.15 &     1.80 f
  u2/u7/u3/U63/Y (AND4X1_RVT)              0.13 &     1.92 f
  u2/u7/u3/U8/Y (OAI21X1_RVT)              0.11 &     2.04 r
  u2/u7/u3/U44/Y (AOI221X1_RVT)            0.10 &     2.13 f
  u2/u7/u3/U21/Y (NAND3X0_RVT)             0.04 &     2.18 r
  u2/u7/u3/dout[2] (sbox4_8)               0.00       2.18 r
  u2/u7/P[20] (crp_8)                      0.00       2.18 r
  u2/U53/Y (XOR2X1_RVT)                    0.16 &     2.34 f
  u2/R7_reg[20]/D (DFFX1_RVT)              0.00 &     2.34 f
  data arrival time                                   2.34

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u2/R7_reg[20]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -2.34
  -----------------------------------------------------------
  slack (MET)                                         7.38


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u1/R1_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00 @     0.01 r
  u1/decrypt (des_1)                       0.00       0.01 r
  u1/uk/decrypt (key_sel_1)                0.00       0.01 r
  u1/uk/U1/Y (NBUFFX4_RVT)                 0.43 c     0.44 r
  u1/uk/U27/Y (NBUFFX2_RVT)                0.21 c     0.65 r
  u1/uk/U28/Y (INVX2_RVT)                  0.14 &     0.79 f
  u1/uk/U572/Y (NAND2X0_RVT)               0.10 &     0.89 r
  u1/uk/U574/Y (NAND2X0_RVT)               0.17 &     1.06 f
  u1/uk/K2[28] (key_sel_1)                 0.00       1.06 f
  u1/u1/K_sub[28] (crp_30)                 0.00       1.06 f
  u1/u1/U3/Y (XOR2X1_RVT)                  0.23 &     1.30 r
  u1/u1/u4/addr[4] (sbox5_30)              0.00       1.30 r
  u1/u1/u4/U13/Y (NAND2X0_RVT)             0.16 &     1.46 f
  u1/u1/u4/U7/Y (NAND2X0_RVT)              0.20 &     1.65 r
  u1/u1/u4/U18/Y (INVX0_RVT)               0.06 &     1.71 f
  u1/u1/u4/U64/Y (OA222X1_RVT)             0.13 &     1.85 f
  u1/u1/u4/U63/Y (OA221X1_RVT)             0.09 &     1.93 f
  u1/u1/u4/U19/Y (INVX0_RVT)               0.04 &     1.97 r
  u1/u1/u4/U34/Y (AOI221X1_RVT)            0.10 &     2.07 f
  u1/u1/u4/U14/Y (NAND2X0_RVT)             0.09 &     2.16 r
  u1/u1/u4/dout[4] (sbox5_30)              0.00       2.16 r
  u1/u1/P[3] (crp_30)                      0.00       2.16 r
  u1/U174/Y (XOR2X1_RVT)                   0.17 &     2.33 f
  u1/R1_reg[3]/D (DFFX1_RVT)               0.00 &     2.33 f
  data arrival time                                   2.33

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u1/R1_reg[3]/CLK (DFFX1_RVT)             0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -2.33
  -----------------------------------------------------------
  slack (MET)                                         7.39


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u2/R11_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00 @     0.01 r
  u2/decrypt (des_0)                       0.00       0.01 r
  u2/uk/decrypt (key_sel_0)                0.00       0.01 r
  u2/uk/U1/Y (NBUFFX4_RVT)                 0.44 c     0.45 r
  u2/uk/U139/Y (NBUFFX2_RVT)               0.21 c     0.66 r
  u2/uk/U140/Y (INVX2_RVT)                 0.12 &     0.78 f
  u2/uk/U542/Y (AO22X1_RVT)                0.15 &     0.93 f
  u2/uk/K12[28] (key_sel_0)                0.00       0.93 f
  u2/u11/K_sub[28] (crp_4)                 0.00       0.93 f
  u2/u11/U4/Y (XOR2X1_RVT)                 0.17 &     1.10 r
  u2/u11/u4/addr[4] (sbox5_4)              0.00       1.10 r
  u2/u11/u4/U25/Y (INVX0_RVT)              0.04 &     1.14 f
  u2/u11/u4/U66/Y (NAND2X0_RVT)            0.10 &     1.24 r
  u2/u11/u4/U62/Y (NAND2X0_RVT)            0.14 &     1.39 f
  u2/u11/u4/U15/Y (INVX0_RVT)              0.08 &     1.47 r
  u2/u11/u4/U61/Y (OA222X1_RVT)            0.12 &     1.59 r
  u2/u11/u4/U60/Y (OA221X1_RVT)            0.08 &     1.68 r
  u2/u11/u4/U16/Y (INVX0_RVT)              0.03 &     1.71 f
  u2/u11/u4/U31/Y (AOI221X1_RVT)           0.08 &     1.79 r
  u2/u11/u4/U94/Y (NAND4X0_RVT)            0.26 &     2.05 f
  u2/u11/u4/dout[4] (sbox5_4)              0.00       2.05 f
  u2/u11/P[3] (crp_4)                      0.00       2.05 f
  u2/U179/Y (XOR2X1_RVT)                   0.24 &     2.29 r
  u2/R11_reg[3]/D (DFFX1_RVT)              0.00 &     2.29 r
  data arrival time                                   2.29

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u2/R11_reg[3]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.09       9.71
  data required time                                  9.71
  -----------------------------------------------------------
  data required time                                  9.71
  data arrival time                                  -2.29
  -----------------------------------------------------------
  slack (MET)                                         7.42


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u1/R3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00 @     0.01 r
  u1/decrypt (des_1)                       0.00       0.01 r
  u1/uk/decrypt (key_sel_1)                0.00       0.01 r
  u1/uk/U1/Y (NBUFFX4_RVT)                 0.43 c     0.44 r
  u1/uk/U61/Y (NBUFFX2_RVT)                0.21 c     0.65 r
  u1/uk/U62/Y (INVX2_RVT)                  0.13 &     0.78 f
  u1/uk/U558/Y (NAND2X0_RVT)               0.11 &     0.89 r
  u1/uk/U560/Y (NAND2X0_RVT)               0.10 &     0.98 f
  u1/uk/K4[23] (key_sel_1)                 0.00       0.98 f
  u1/u3/K_sub[23] (crp_28)                 0.00       0.98 f
  u1/u3/U1/Y (XOR2X1_RVT)                  0.17 &     1.15 r
  u1/u3/u3/addr[5] (sbox4_28)              0.00       1.15 r
  u1/u3/u3/U30/Y (INVX0_RVT)               0.04 &     1.19 f
  u1/u3/u3/U9/Y (NAND2X2_RVT)              0.11 &     1.30 r
  u1/u3/u3/U59/Y (NAND2X0_RVT)             0.08 &     1.38 f
  u1/u3/u3/U20/Y (INVX0_RVT)               0.08 &     1.46 r
  u1/u3/u3/U3/Y (OA222X2_RVT)              0.13 &     1.59 r
  u1/u3/u3/U57/Y (AND4X1_RVT)              0.13 &     1.72 r
  u1/u3/u3/U4/Y (OAI21X2_RVT)              0.11 &     1.82 f
  u1/u3/u3/U37/Y (AOI221X1_RVT)            0.08 &     1.91 r
  u1/u3/u3/U88/Y (NAND4X0_RVT)             0.18 &     2.09 f
  u1/u3/u3/dout[2] (sbox4_28)              0.00       2.09 f
  u1/u3/P[20] (crp_28)                     0.00       2.09 f
  u1/U157/Y (XOR2X1_RVT)                   0.21 &     2.30 r
  u1/R3_reg[20]/D (DFFX1_RVT)              0.00 &     2.30 r
  data arrival time                                   2.30

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u1/R3_reg[20]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (MET)                                         7.43


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u2/R7_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00 @     0.01 r
  u2/decrypt (des_0)                       0.00       0.01 r
  u2/uk/decrypt (key_sel_0)                0.00       0.01 r
  u2/uk/U1/Y (NBUFFX4_RVT)                 0.44 c     0.45 r
  u2/uk/U24/Y (NBUFFX2_RVT)                0.24 c     0.69 r
  u2/uk/U25/Y (INVX2_RVT)                  0.15 &     0.84 f
  u2/uk/U499/Y (NAND2X0_RVT)               0.11 &     0.95 r
  u2/uk/U500/Y (NAND2X0_RVT)               0.19 &     1.14 f
  u2/uk/K8[34] (key_sel_0)                 0.00       1.14 f
  u2/u7/K_sub[34] (crp_8)                  0.00       1.14 f
  u2/u7/U4/Y (NBUFFX2_RVT)                 0.12 &     1.26 f
  u2/u7/U5/Y (XOR2X1_RVT)                  0.15 &     1.41 r
  u2/u7/u5/addr[4] (sbox6_8)               0.00       1.41 r
  u2/u7/u5/U37/Y (INVX0_RVT)               0.04 &     1.45 f
  u2/u7/u5/U14/Y (NAND2X0_RVT)             0.08 &     1.53 r
  u2/u7/u5/U4/Y (NAND2X0_RVT)              0.13 &     1.66 f
  u2/u7/u5/U22/Y (INVX0_RVT)               0.09 &     1.75 r
  u2/u7/u5/U47/Y (NAND2X0_RVT)             0.09 &     1.84 f
  u2/u7/u5/U16/Y (NAND2X0_RVT)             0.09 &     1.93 r
  u2/u7/u5/U18/Y (NAND3X0_RVT)             0.07 &     1.99 f
  u2/u7/u5/U97/Y (AOI221X1_RVT)            0.10 &     2.09 r
  u2/u7/u5/U19/Y (NAND2X0_RVT)             0.04 &     2.13 f
  u2/u7/u5/dout[4] (sbox6_8)               0.00       2.13 f
  u2/u7/P[19] (crp_8)                      0.00       2.13 f
  u2/U92/Y (XOR2X1_RVT)                    0.16 &     2.29 r
  u2/R7_reg[19]/D (DFFX1_RVT)              0.00 &     2.29 r
  data arrival time                                   2.29

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u2/R7_reg[19]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -2.29
  -----------------------------------------------------------
  slack (MET)                                         7.43


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u2/R7_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00 @     0.01 r
  u2/decrypt (des_0)                       0.00       0.01 r
  u2/uk/decrypt (key_sel_0)                0.00       0.01 r
  u2/uk/U1/Y (NBUFFX4_RVT)                 0.44 c     0.45 r
  u2/uk/U24/Y (NBUFFX2_RVT)                0.24 c     0.69 r
  u2/uk/U25/Y (INVX2_RVT)                  0.15 &     0.84 f
  u2/uk/U499/Y (NAND2X0_RVT)               0.11 &     0.95 r
  u2/uk/U500/Y (NAND2X0_RVT)               0.19 &     1.14 f
  u2/uk/K8[34] (key_sel_0)                 0.00       1.14 f
  u2/u7/K_sub[34] (crp_8)                  0.00       1.14 f
  u2/u7/U4/Y (NBUFFX2_RVT)                 0.12 &     1.26 f
  u2/u7/U5/Y (XOR2X1_RVT)                  0.15 &     1.41 r
  u2/u7/u5/addr[4] (sbox6_8)               0.00       1.41 r
  u2/u7/u5/U37/Y (INVX0_RVT)               0.04 &     1.45 f
  u2/u7/u5/U14/Y (NAND2X0_RVT)             0.08 &     1.53 r
  u2/u7/u5/U4/Y (NAND2X0_RVT)              0.13 &     1.66 f
  u2/u7/u5/U22/Y (INVX0_RVT)               0.09 &     1.75 r
  u2/u7/u5/U47/Y (NAND2X0_RVT)             0.09 &     1.84 f
  u2/u7/u5/U24/Y (INVX0_RVT)               0.06 &     1.90 r
  u2/u7/u5/U6/Y (OA222X1_RVT)              0.10 &     2.00 r
  u2/u7/u5/U98/Y (NAND4X0_RVT)             0.12 &     2.11 f
  u2/u7/u5/dout[2] (sbox6_8)               0.00       2.11 f
  u2/u7/P[29] (crp_8)                      0.00       2.11 f
  u2/U103/Y (XOR2X1_RVT)                   0.18 &     2.29 r
  u2/R7_reg[29]/D (DFFX1_RVT)              0.00 &     2.29 r
  data arrival time                                   2.29

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u2/R7_reg[29]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -2.29
  -----------------------------------------------------------
  slack (MET)                                         7.43


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u2/R0_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00 @     0.01 r
  u2/decrypt (des_0)                       0.00       0.01 r
  u2/uk/decrypt (key_sel_0)                0.00       0.01 r
  u2/uk/U1/Y (NBUFFX4_RVT)                 0.44 c     0.45 r
  u2/uk/U45/Y (NBUFFX2_RVT)                0.21 c     0.66 r
  u2/uk/U46/Y (INVX2_RVT)                  0.12 &     0.78 f
  u2/uk/U507/Y (NAND2X0_RVT)               0.09 &     0.87 r
  u2/uk/U509/Y (NAND2X0_RVT)               0.08 &     0.96 f
  u2/uk/K1[23] (key_sel_0)                 0.00       0.96 f
  u2/u0/K_sub[23] (crp_15)                 0.00       0.96 f
  u2/u0/U49/Y (XOR2X1_RVT)                 0.18 &     1.13 r
  u2/u0/u3/addr[5] (sbox4_15)              0.00       1.13 r
  u2/u0/u3/U96/Y (INVX0_RVT)               0.04 &     1.17 f
  u2/u0/u3/U19/Y (NAND2X0_RVT)             0.09 &     1.26 r
  u2/u0/u3/U95/Y (NAND2X0_RVT)             0.10 &     1.36 f
  u2/u0/u3/U24/Y (INVX0_RVT)               0.10 &     1.46 r
  u2/u0/u3/U59/Y (OA222X1_RVT)             0.13 &     1.59 r
  u2/u0/u3/U57/Y (AND4X1_RVT)              0.10 &     1.69 r
  u2/u0/u3/U23/Y (OAI21X1_RVT)             0.11 &     1.81 f
  u2/u0/u3/U38/Y (AOI221X1_RVT)            0.09 &     1.89 r
  u2/u0/u3/U87/Y (NAND4X0_RVT)             0.19 &     2.08 f
  u2/u0/u3/dout[2] (sbox4_15)              0.00       2.08 f
  u2/u0/P[20] (crp_15)                     0.00       2.08 f
  u2/U7/Y (XOR2X1_RVT)                     0.19 &     2.27 r
  u2/R0_reg[20]/D (DFFX1_RVT)              0.00 &     2.27 r
  data arrival time                                   2.27

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u2/R0_reg[20]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                         7.46


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u2/R7_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00 @     0.01 r
  u2/decrypt (des_0)                       0.00       0.01 r
  u2/uk/decrypt (key_sel_0)                0.00       0.01 r
  u2/uk/U1/Y (NBUFFX4_RVT)                 0.44 c     0.45 r
  u2/uk/U130/Y (NBUFFX2_RVT)               0.23 c     0.68 r
  u2/uk/U134/Y (INVX2_RVT)                 0.13 &     0.81 f
  u2/uk/U502/Y (NAND2X0_RVT)               0.10 &     0.91 r
  u2/uk/U503/Y (NAND2X0_RVT)               0.14 &     1.05 f
  u2/uk/K8[23] (key_sel_0)                 0.00       1.05 f
  u2/u7/K_sub[23] (crp_8)                  0.00       1.05 f
  u2/u7/U1/Y (XOR2X1_RVT)                  0.21 &     1.25 r
  u2/u7/u3/addr[5] (sbox4_8)               0.00       1.25 r
  u2/u7/u3/U37/Y (INVX0_RVT)               0.04 &     1.30 f
  u2/u7/u3/U22/Y (NAND2X0_RVT)             0.15 &     1.45 r
  u2/u7/u3/U66/Y (NAND2X0_RVT)             0.13 &     1.58 f
  u2/u7/u3/U29/Y (INVX0_RVT)               0.10 &     1.68 r
  u2/u7/u3/U67/Y (NAND2X0_RVT)             0.07 &     1.75 f
  u2/u7/u3/U30/Y (INVX0_RVT)               0.05 &     1.80 r
  u2/u7/u3/U47/Y (OA221X1_RVT)             0.09 &     1.90 r
  u2/u7/u3/U96/Y (OA221X1_RVT)             0.08 &     1.97 r
  u2/u7/u3/U95/Y (NAND4X0_RVT)             0.10 &     2.07 f
  u2/u7/u3/dout[3] (sbox4_8)               0.00       2.07 f
  u2/u7/P[10] (crp_8)                      0.00       2.07 f
  u2/U155/Y (XOR2X1_RVT)                   0.19 &     2.26 r
  u2/R7_reg[10]/D (DFFX1_RVT)              0.00 &     2.26 r
  data arrival time                                   2.26

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u2/R7_reg[10]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                         7.46


  Startpoint: decrypt (input port clocked by clk)
  Endpoint: u2/R11_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  decrypt (in)                             0.00 @     0.01 r
  u2/decrypt (des_0)                       0.00       0.01 r
  u2/uk/decrypt (key_sel_0)                0.00       0.01 r
  u2/uk/U1/Y (NBUFFX4_RVT)                 0.44 c     0.45 r
  u2/uk/U139/Y (NBUFFX2_RVT)               0.21 c     0.66 r
  u2/uk/U140/Y (INVX2_RVT)                 0.12 &     0.78 f
  u2/uk/U515/Y (AO22X1_RVT)                0.16 &     0.94 f
  u2/uk/K12[23] (key_sel_0)                0.00       0.94 f
  u2/u11/K_sub[23] (crp_4)                 0.00       0.94 f
  u2/u11/U49/Y (XOR2X1_RVT)                0.15 &     1.10 r
  u2/u11/u3/addr[5] (sbox4_4)              0.00       1.10 r
  u2/u11/u3/U98/Y (INVX0_RVT)              0.04 &     1.13 f
  u2/u11/u3/U14/Y (NAND2X0_RVT)            0.16 &     1.29 r
  u2/u11/u3/U97/Y (NAND2X0_RVT)            0.13 &     1.43 f
  u2/u11/u3/U18/Y (INVX0_RVT)              0.09 &     1.52 r
  u2/u11/u3/U19/Y (OA222X1_RVT)            0.12 &     1.64 r
  u2/u11/u3/U23/Y (AND2X1_RVT)             0.07 &     1.70 r
  u2/u11/u3/U21/Y (NAND2X0_RVT)            0.06 &     1.76 f
  u2/u11/u3/U38/Y (AOI221X1_RVT)           0.10 &     1.86 r
  u2/u11/u3/U89/Y (NAND4X0_RVT)            0.17 &     2.04 f
  u2/u11/u3/dout[2] (sbox4_4)              0.00       2.04 f
  u2/u11/P[20] (crp_4)                     0.00       2.04 f
  u2/U5/Y (XOR2X1_RVT)                     0.22 &     2.25 r
  u2/R11_reg[20]/D (DFFX1_RVT)             0.00 &     2.25 r
  data arrival time                                   2.25

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u2/R11_reg[20]/CLK (DFFX1_RVT)           0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                         7.47


1
