// Seed: 4224923474
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output uwire id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    output wor id_6,
    output wand id_7,
    input wire id_8,
    input tri0 id_9,
    input wand id_10,
    output wand id_11,
    output tri0 id_12,
    input tri0 id_13,
    input supply1 id_14,
    output tri0 id_15
);
  wire id_17;
  wire id_18, id_19, id_20, id_21;
  wire id_22, id_23, id_24;
  assign id_6 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply0 id_4
);
  always id_1 <= 1;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_4, id_4, id_3, id_2, id_2, id_4, id_4, id_0, id_3, id_4
  );
endmodule
