Assembler report for vhdl2_uppgift_1_extra
Mon Dec 26 19:22:09 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: C:/Users/root/Documents/TEIS2016/Systemkurs_VHDL/Task1_extra/output_files/vhdl2_uppgift_1_extra.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Dec 26 19:22:09 2016 ;
; Revision Name         ; vhdl2_uppgift_1_extra                 ;
; Top-level Entity Name ; vhdl2_uppgift_1_extra                 ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                           ;
+-----------------------------------------------------------------------------------------------------+
; File Name                                                                                           ;
+-----------------------------------------------------------------------------------------------------+
; C:/Users/root/Documents/TEIS2016/Systemkurs_VHDL/Task1_extra/output_files/vhdl2_uppgift_1_extra.sof ;
+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/root/Documents/TEIS2016/Systemkurs_VHDL/Task1_extra/output_files/vhdl2_uppgift_1_extra.sof ;
+----------------+--------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                      ;
+----------------+--------------------------------------------------------------------------------------------------------------+
; Device         ; 5CSEMA5F31C6                                                                                                 ;
; JTAG usercode  ; 0x00B0AEAF                                                                                                   ;
; Checksum       ; 0x00B0AEAF                                                                                                   ;
+----------------+--------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Dec 26 19:21:58 2016
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off vhdl2_uppgift_1_extra -c vhdl2_uppgift_1_extra
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 893 megabytes
    Info: Processing ended: Mon Dec 26 19:22:09 2016
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:08


