
leds.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f8c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001e52c  08006114  08006114  00007114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08024640  08024640  00026068  2**0
                  CONTENTS
  4 .ARM          00000008  08024640  08024640  00025640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024648  08024648  00026068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024648  08024648  00025648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802464c  0802464c  0002564c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08024650  00026000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00026068  2**0
                  CONTENTS
 10 .bss          0000170c  20000068  20000068  00026068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001774  20001774  00026068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00026068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019fe4  00000000  00000000  00026098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034bb  00000000  00000000  0004007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d58  00000000  00000000  00043538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000909  00000000  00000000  00044290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000230ee  00000000  00000000  00044b99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001372b  00000000  00000000  00067c87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8d58  00000000  00000000  0007b3b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  0015410a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003824  00000000  00000000  001541c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  001579ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    0000391c  00000000  00000000  00157a46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000001b0  00000000  00000000  0015b362  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080060fc 	.word	0x080060fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	080060fc 	.word	0x080060fc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]

    if (htim->Instance == TIM3) {
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a05      	ldr	r2, [pc, #20]	@ (80004dc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x24>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d103      	bne.n	80004d2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1a>
        ws2812_update_buffer(&ws2812, &ws2812.dma_buffer[0]);
 80004ca:	4905      	ldr	r1, [pc, #20]	@ (80004e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x28>)
 80004cc:	4805      	ldr	r0, [pc, #20]	@ (80004e4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x2c>)
 80004ce:	f003 fdd7 	bl	8004080 <ws2812_update_buffer>
    }
}
 80004d2:	bf00      	nop
 80004d4:	3708      	adds	r7, #8
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	40000400 	.word	0x40000400
 80004e0:	20001580 	.word	0x20001580
 80004e4:	20001578 	.word	0x20001578

080004e8 <HAL_TIM_PWM_PulseFinishedCallback>:
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]

    if (htim->Instance == TIM3) {
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4a05      	ldr	r2, [pc, #20]	@ (800050c <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d103      	bne.n	8000502 <HAL_TIM_PWM_PulseFinishedCallback+0x1a>
        ws2812_update_buffer(&ws2812, &ws2812.dma_buffer[BUFFER_SIZE]);
 80004fa:	4905      	ldr	r1, [pc, #20]	@ (8000510 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 80004fc:	4805      	ldr	r0, [pc, #20]	@ (8000514 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 80004fe:	f003 fdbf 	bl	8004080 <ws2812_update_buffer>
    }

}
 8000502:	bf00      	nop
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	40000400 	.word	0x40000400
 8000510:	200015b0 	.word	0x200015b0
 8000514:	20001578 	.word	0x20001578

08000518 <ws2812_demos_freq>:
void ws2812_demos_freq(arm_rfft_fast_instance_f32 fft_instance, ws2812_handleTypeDef *ws2812)
{
 8000518:	b084      	sub	sp, #16
 800051a:	b580      	push	{r7, lr}
 800051c:	b086      	sub	sp, #24
 800051e:	af00      	add	r7, sp, #0
 8000520:	f107 0c20 	add.w	ip, r7, #32
 8000524:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint16_t adc_value = 0;
 8000528:	2300      	movs	r3, #0
 800052a:	81fb      	strh	r3, [r7, #14]
	  for (int i = 0; i < FFT_LENGTH; i++) {
 800052c:	2300      	movs	r3, #0
 800052e:	617b      	str	r3, [r7, #20]
 8000530:	e020      	b.n	8000574 <ws2812_demos_freq+0x5c>
		  HAL_ADC_Start(&hadc1);
 8000532:	4856      	ldr	r0, [pc, #344]	@ (800068c <ws2812_demos_freq+0x174>)
 8000534:	f000 fde2 	bl	80010fc <HAL_ADC_Start>
		  adc_value = HAL_ADC_GetValue(&hadc1);
 8000538:	4854      	ldr	r0, [pc, #336]	@ (800068c <ws2812_demos_freq+0x174>)
 800053a:	f000 fff5 	bl	8001528 <HAL_ADC_GetValue>
 800053e:	4603      	mov	r3, r0
 8000540:	81fb      	strh	r3, [r7, #14]
		  HAL_ADC_Stop(&hadc1);
 8000542:	4852      	ldr	r0, [pc, #328]	@ (800068c <ws2812_demos_freq+0x174>)
 8000544:	f000 feac 	bl	80012a0 <HAL_ADC_Stop>
		  input_fft[i] = ((float)adc_value - MINSOUND) / MINSOUND;
 8000548:	89fb      	ldrh	r3, [r7, #14]
 800054a:	ee07 3a90 	vmov	s15, r3
 800054e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000552:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8000690 <ws2812_demos_freq+0x178>
 8000556:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800055a:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8000690 <ws2812_demos_freq+0x178>
 800055e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000562:	4a4c      	ldr	r2, [pc, #304]	@ (8000694 <ws2812_demos_freq+0x17c>)
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	009b      	lsls	r3, r3, #2
 8000568:	4413      	add	r3, r2
 800056a:	edc3 7a00 	vstr	s15, [r3]
	  for (int i = 0; i < FFT_LENGTH; i++) {
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	3301      	adds	r3, #1
 8000572:	617b      	str	r3, [r7, #20]
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800057a:	dbda      	blt.n	8000532 <ws2812_demos_freq+0x1a>
	  }
	  arm_rfft_fast_f32(&fft_instance, input_fft, output_fft, 0);
 800057c:	2300      	movs	r3, #0
 800057e:	4a46      	ldr	r2, [pc, #280]	@ (8000698 <ws2812_demos_freq+0x180>)
 8000580:	4944      	ldr	r1, [pc, #272]	@ (8000694 <ws2812_demos_freq+0x17c>)
 8000582:	f107 0020 	add.w	r0, r7, #32
 8000586:	f004 fc71 	bl	8004e6c <arm_rfft_fast_f32>
	  arm_cmplx_mag_f32(output_fft, output_fft_mag, FFT_LENGTH / 2);
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	4943      	ldr	r1, [pc, #268]	@ (800069c <ws2812_demos_freq+0x184>)
 8000590:	4841      	ldr	r0, [pc, #260]	@ (8000698 <ws2812_demos_freq+0x180>)
 8000592:	f005 f847 	bl	8005624 <arm_cmplx_mag_f32>


	  for (int i = 1; i <= LEDS; i++)
 8000596:	2301      	movs	r3, #1
 8000598:	613b      	str	r3, [r7, #16]
 800059a:	e068      	b.n	800066e <ws2812_demos_freq+0x156>
	  {
		  float out = ((output_fft_mag[(i*7)]>0.85f)?output_fft_mag[(i*7)]:0);
 800059c:	693a      	ldr	r2, [r7, #16]
 800059e:	4613      	mov	r3, r2
 80005a0:	00db      	lsls	r3, r3, #3
 80005a2:	1a9b      	subs	r3, r3, r2
 80005a4:	4a3d      	ldr	r2, [pc, #244]	@ (800069c <ws2812_demos_freq+0x184>)
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	4413      	add	r3, r2
 80005aa:	edd3 7a00 	vldr	s15, [r3]
 80005ae:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80006a0 <ws2812_demos_freq+0x188>
 80005b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005ba:	dd08      	ble.n	80005ce <ws2812_demos_freq+0xb6>
 80005bc:	693a      	ldr	r2, [r7, #16]
 80005be:	4613      	mov	r3, r2
 80005c0:	00db      	lsls	r3, r3, #3
 80005c2:	1a9b      	subs	r3, r3, r2
 80005c4:	4a35      	ldr	r2, [pc, #212]	@ (800069c <ws2812_demos_freq+0x184>)
 80005c6:	009b      	lsls	r3, r3, #2
 80005c8:	4413      	add	r3, r2
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	e001      	b.n	80005d2 <ws2812_demos_freq+0xba>
 80005ce:	f04f 0300 	mov.w	r3, #0
 80005d2:	60bb      	str	r3, [r7, #8]
//		  ws2812.led[3 * i + GL] = color[(uint8_t)out][1];
//		  ws2812.led[3 * i + BL] = color[(uint8_t)out][2];
//		  ws2812.led[3 * i + RL] = out*color[i][0];
//		  ws2812.led[3 * i + GL] = out*color[i][1];
//		  ws2812.led[3 * i + BL] = out*color[i][2];
		  ws2812->led[3 * i + RL] = BRIGHTNESS_ADJUST*out*50;
 80005d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80005d8:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80005dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005e0:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80006a4 <ws2812_demos_freq+0x18c>
 80005e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80005ea:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80005ec:	693a      	ldr	r2, [r7, #16]
 80005ee:	4613      	mov	r3, r2
 80005f0:	005b      	lsls	r3, r3, #1
 80005f2:	4413      	add	r3, r2
 80005f4:	3301      	adds	r3, #1
 80005f6:	440b      	add	r3, r1
 80005f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80005fc:	edc7 7a01 	vstr	s15, [r7, #4]
 8000600:	793a      	ldrb	r2, [r7, #4]
 8000602:	b2d2      	uxtb	r2, r2
 8000604:	701a      	strb	r2, [r3, #0]
		  ws2812->led[3 * i + GL] = BRIGHTNESS_ADJUST*out*50;
 8000606:	edd7 7a02 	vldr	s15, [r7, #8]
 800060a:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 800060e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000612:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80006a4 <ws2812_demos_freq+0x18c>
 8000616:	ee67 7a87 	vmul.f32	s15, s15, s14
 800061a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800061c:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800061e:	693a      	ldr	r2, [r7, #16]
 8000620:	4613      	mov	r3, r2
 8000622:	005b      	lsls	r3, r3, #1
 8000624:	4413      	add	r3, r2
 8000626:	440b      	add	r3, r1
 8000628:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800062c:	edc7 7a01 	vstr	s15, [r7, #4]
 8000630:	793a      	ldrb	r2, [r7, #4]
 8000632:	b2d2      	uxtb	r2, r2
 8000634:	701a      	strb	r2, [r3, #0]
		  ws2812->led[3 * i + BL] = BRIGHTNESS_ADJUST*out*50;
 8000636:	edd7 7a02 	vldr	s15, [r7, #8]
 800063a:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 800063e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000642:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80006a4 <ws2812_demos_freq+0x18c>
 8000646:	ee67 7a87 	vmul.f32	s15, s15, s14
 800064a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800064c:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800064e:	693a      	ldr	r2, [r7, #16]
 8000650:	4613      	mov	r3, r2
 8000652:	005b      	lsls	r3, r3, #1
 8000654:	4413      	add	r3, r2
 8000656:	3302      	adds	r3, #2
 8000658:	440b      	add	r3, r1
 800065a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800065e:	edc7 7a01 	vstr	s15, [r7, #4]
 8000662:	793a      	ldrb	r2, [r7, #4]
 8000664:	b2d2      	uxtb	r2, r2
 8000666:	701a      	strb	r2, [r3, #0]
	  for (int i = 1; i <= LEDS; i++)
 8000668:	693b      	ldr	r3, [r7, #16]
 800066a:	3301      	adds	r3, #1
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	693b      	ldr	r3, [r7, #16]
 8000670:	2b8c      	cmp	r3, #140	@ 0x8c
 8000672:	dd93      	ble.n	800059c <ws2812_demos_freq+0x84>
	  }
	  ws2812->is_dirty = true;
 8000674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000676:	2201      	movs	r2, #1
 8000678:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73

}
 800067c:	bf00      	nop
 800067e:	3718      	adds	r7, #24
 8000680:	46bd      	mov	sp, r7
 8000682:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000686:	b004      	add	sp, #16
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	20000084 	.word	0x20000084
 8000690:	4502a000 	.word	0x4502a000
 8000694:	20000178 	.word	0x20000178
 8000698:	20000978 	.word	0x20000978
 800069c:	20001178 	.word	0x20001178
 80006a0:	3f59999a 	.word	0x3f59999a
 80006a4:	42480000 	.word	0x42480000

080006a8 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_4) {
 80006b2:	88fb      	ldrh	r3, [r7, #6]
 80006b4:	2b10      	cmp	r3, #16
 80006b6:	d112      	bne.n	80006de <HAL_GPIO_EXTI_Callback+0x36>
    	mode = (mode + 1)%5;
 80006b8:	4b14      	ldr	r3, [pc, #80]	@ (800070c <HAL_GPIO_EXTI_Callback+0x64>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	1c5a      	adds	r2, r3, #1
 80006be:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <HAL_GPIO_EXTI_Callback+0x68>)
 80006c0:	fb83 1302 	smull	r1, r3, r3, r2
 80006c4:	1059      	asrs	r1, r3, #1
 80006c6:	17d3      	asrs	r3, r2, #31
 80006c8:	1ac9      	subs	r1, r1, r3
 80006ca:	460b      	mov	r3, r1
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	440b      	add	r3, r1
 80006d0:	1ad1      	subs	r1, r2, r3
 80006d2:	b2ca      	uxtb	r2, r1
 80006d4:	4b0d      	ldr	r3, [pc, #52]	@ (800070c <HAL_GPIO_EXTI_Callback+0x64>)
 80006d6:	701a      	strb	r2, [r3, #0]
    	zeroLedValues(&ws2812);
 80006d8:	480e      	ldr	r0, [pc, #56]	@ (8000714 <HAL_GPIO_EXTI_Callback+0x6c>)
 80006da:	f003 fd79 	bl	80041d0 <zeroLedValues>
    }
    if (GPIO_Pin == GPIO_PIN_3)
 80006de:	88fb      	ldrh	r3, [r7, #6]
 80006e0:	2b08      	cmp	r3, #8
 80006e2:	d10e      	bne.n	8000702 <HAL_GPIO_EXTI_Callback+0x5a>
    {
    	next = (next + 1)%3;
 80006e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000718 <HAL_GPIO_EXTI_Callback+0x70>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	1c5a      	adds	r2, r3, #1
 80006ea:	4b0c      	ldr	r3, [pc, #48]	@ (800071c <HAL_GPIO_EXTI_Callback+0x74>)
 80006ec:	fb83 3102 	smull	r3, r1, r3, r2
 80006f0:	17d3      	asrs	r3, r2, #31
 80006f2:	1ac9      	subs	r1, r1, r3
 80006f4:	460b      	mov	r3, r1
 80006f6:	005b      	lsls	r3, r3, #1
 80006f8:	440b      	add	r3, r1
 80006fa:	1ad1      	subs	r1, r2, r3
 80006fc:	b2ca      	uxtb	r2, r1
 80006fe:	4b06      	ldr	r3, [pc, #24]	@ (8000718 <HAL_GPIO_EXTI_Callback+0x70>)
 8000700:	701a      	strb	r2, [r3, #0]
    }
}
 8000702:	bf00      	nop
 8000704:	3708      	adds	r7, #8
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	20000174 	.word	0x20000174
 8000710:	66666667 	.word	0x66666667
 8000714:	20001578 	.word	0x20001578
 8000718:	20000175 	.word	0x20000175
 800071c:	55555556 	.word	0x55555556

08000720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000720:	b590      	push	{r4, r7, lr}
 8000722:	b089      	sub	sp, #36	@ 0x24
 8000724:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000726:	f000 fc33 	bl	8000f90 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800072a:	f000 f8bb 	bl	80008a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072e:	f000 f9ff 	bl	8000b30 <MX_GPIO_Init>
  MX_DMA_Init();
 8000732:	f000 f9dd 	bl	8000af0 <MX_DMA_Init>
  MX_TIM3_Init();
 8000736:	f000 f965 	bl	8000a04 <MX_TIM3_Init>
  MX_ADC1_Init();
 800073a:	f000 f911 	bl	8000960 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	603b      	str	r3, [r7, #0]
 8000742:	4b50      	ldr	r3, [pc, #320]	@ (8000884 <main+0x164>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	4a4f      	ldr	r2, [pc, #316]	@ (8000884 <main+0x164>)
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	6313      	str	r3, [r2, #48]	@ 0x30
 800074e:	4b4d      	ldr	r3, [pc, #308]	@ (8000884 <main+0x164>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	603b      	str	r3, [r7, #0]
 8000758:	683b      	ldr	r3, [r7, #0]
  arm_rfft_fast_init_f32(&fft_instance, FFT_LENGTH);
 800075a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800075e:	484a      	ldr	r0, [pc, #296]	@ (8000888 <main+0x168>)
 8000760:	f004 fa9a 	bl	8004c98 <arm_rfft_fast_init_f32>
  ws2812_init(&ws2812, &htim3, TIM_CHANNEL_1, LEDS);
 8000764:	238c      	movs	r3, #140	@ 0x8c
 8000766:	2200      	movs	r2, #0
 8000768:	4948      	ldr	r1, [pc, #288]	@ (800088c <main+0x16c>)
 800076a:	4849      	ldr	r0, [pc, #292]	@ (8000890 <main+0x170>)
 800076c:	f003 fd8c 	bl	8004288 <ws2812_init>
  ws2812_demos_set(&ws2812, 3);
 8000770:	2103      	movs	r1, #3
 8000772:	4847      	ldr	r0, [pc, #284]	@ (8000890 <main+0x170>)
 8000774:	f003 fdd0 	bl	8004318 <ws2812_demos_set>
  //ws2812_demos_tick(&ws2812);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_ADC_Start(&hadc1);
 8000778:	4846      	ldr	r0, [pc, #280]	@ (8000894 <main+0x174>)
 800077a:	f000 fcbf 	bl	80010fc <HAL_ADC_Start>
  uint16_t adc_value = 0;
 800077e:	2300      	movs	r3, #0
 8000780:	80fb      	strh	r3, [r7, #6]
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_value, 1);
 8000782:	1dbb      	adds	r3, r7, #6
 8000784:	2201      	movs	r2, #1
 8000786:	4619      	mov	r1, r3
 8000788:	4842      	ldr	r0, [pc, #264]	@ (8000894 <main+0x174>)
 800078a:	f000 fdbd 	bl	8001308 <HAL_ADC_Start_DMA>
  uint32_t now = 0, next_tick = 1000;
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000796:	60bb      	str	r3, [r7, #8]
  while (1)
  {
	  now = uwTick;
 8000798:	4b3f      	ldr	r3, [pc, #252]	@ (8000898 <main+0x178>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	60fb      	str	r3, [r7, #12]
	  if (now < 100)
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	2b63      	cmp	r3, #99	@ 0x63
 80007a2:	d803      	bhi.n	80007ac <main+0x8c>
	  {
		  zeroLedValues(&ws2812);
 80007a4:	483a      	ldr	r0, [pc, #232]	@ (8000890 <main+0x170>)
 80007a6:	f003 fd13 	bl	80041d0 <zeroLedValues>
		  continue;
 80007aa:	e06a      	b.n	8000882 <main+0x162>
	  }

//	  ws2812_demos_tick(&ws2812, adc_value);

//	  ws2812_demos_freq(fft_instance, &ws2812, adc_value);
	  switch (mode)
 80007ac:	4b3b      	ldr	r3, [pc, #236]	@ (800089c <main+0x17c>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	2b05      	cmp	r3, #5
 80007b2:	d8f1      	bhi.n	8000798 <main+0x78>
 80007b4:	a201      	add	r2, pc, #4	@ (adr r2, 80007bc <main+0x9c>)
 80007b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ba:	bf00      	nop
 80007bc:	080007d5 	.word	0x080007d5
 80007c0:	080007ed 	.word	0x080007ed
 80007c4:	08000805 	.word	0x08000805
 80007c8:	0800081d 	.word	0x0800081d
 80007cc:	08000835 	.word	0x08000835
 80007d0:	08000865 	.word	0x08000865
	  {
	  case 0:
		  ws2812_demos_set(&ws2812, 4);
 80007d4:	2104      	movs	r1, #4
 80007d6:	482e      	ldr	r0, [pc, #184]	@ (8000890 <main+0x170>)
 80007d8:	f003 fd9e 	bl	8004318 <ws2812_demos_set>
		  ws2812_demos_tick(&ws2812, 0, next);
 80007dc:	4b30      	ldr	r3, [pc, #192]	@ (80008a0 <main+0x180>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	461a      	mov	r2, r3
 80007e2:	2100      	movs	r1, #0
 80007e4:	482a      	ldr	r0, [pc, #168]	@ (8000890 <main+0x170>)
 80007e6:	f003 fda9 	bl	800433c <ws2812_demos_tick>
		  break;
 80007ea:	e04a      	b.n	8000882 <main+0x162>
	  case 1:
		  ws2812_demos_set(&ws2812, 5);
 80007ec:	2105      	movs	r1, #5
 80007ee:	4828      	ldr	r0, [pc, #160]	@ (8000890 <main+0x170>)
 80007f0:	f003 fd92 	bl	8004318 <ws2812_demos_set>
		  ws2812_demos_tick(&ws2812, 0, next);
 80007f4:	4b2a      	ldr	r3, [pc, #168]	@ (80008a0 <main+0x180>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	461a      	mov	r2, r3
 80007fa:	2100      	movs	r1, #0
 80007fc:	4824      	ldr	r0, [pc, #144]	@ (8000890 <main+0x170>)
 80007fe:	f003 fd9d 	bl	800433c <ws2812_demos_tick>
		  break;
 8000802:	e03e      	b.n	8000882 <main+0x162>
	  case 2:
		  ws2812_demos_set(&ws2812, 2);
 8000804:	2102      	movs	r1, #2
 8000806:	4822      	ldr	r0, [pc, #136]	@ (8000890 <main+0x170>)
 8000808:	f003 fd86 	bl	8004318 <ws2812_demos_set>
		  ws2812_demos_tick(&ws2812, 0, next);
 800080c:	4b24      	ldr	r3, [pc, #144]	@ (80008a0 <main+0x180>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	461a      	mov	r2, r3
 8000812:	2100      	movs	r1, #0
 8000814:	481e      	ldr	r0, [pc, #120]	@ (8000890 <main+0x170>)
 8000816:	f003 fd91 	bl	800433c <ws2812_demos_tick>
		  break;
 800081a:	e032      	b.n	8000882 <main+0x162>
	  case 3:
		  ws2812_demos_set(&ws2812, 6);
 800081c:	2106      	movs	r1, #6
 800081e:	481c      	ldr	r0, [pc, #112]	@ (8000890 <main+0x170>)
 8000820:	f003 fd7a 	bl	8004318 <ws2812_demos_set>
		  ws2812_demos_tick(&ws2812, 0, next);
 8000824:	4b1e      	ldr	r3, [pc, #120]	@ (80008a0 <main+0x180>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	461a      	mov	r2, r3
 800082a:	2100      	movs	r1, #0
 800082c:	4818      	ldr	r0, [pc, #96]	@ (8000890 <main+0x170>)
 800082e:	f003 fd85 	bl	800433c <ws2812_demos_tick>
		  break;
 8000832:	e026      	b.n	8000882 <main+0x162>
	  case 4:
		  HAL_ADC_Start(&hadc1);
 8000834:	4817      	ldr	r0, [pc, #92]	@ (8000894 <main+0x174>)
 8000836:	f000 fc61 	bl	80010fc <HAL_ADC_Start>
		  adc_value = HAL_ADC_GetValue(&hadc1);
 800083a:	4816      	ldr	r0, [pc, #88]	@ (8000894 <main+0x174>)
 800083c:	f000 fe74 	bl	8001528 <HAL_ADC_GetValue>
 8000840:	4603      	mov	r3, r0
 8000842:	b29b      	uxth	r3, r3
 8000844:	80fb      	strh	r3, [r7, #6]
		  HAL_ADC_Stop(&hadc1);
 8000846:	4813      	ldr	r0, [pc, #76]	@ (8000894 <main+0x174>)
 8000848:	f000 fd2a 	bl	80012a0 <HAL_ADC_Stop>
		  ws2812_demos_set(&ws2812, 3);
 800084c:	2103      	movs	r1, #3
 800084e:	4810      	ldr	r0, [pc, #64]	@ (8000890 <main+0x170>)
 8000850:	f003 fd62 	bl	8004318 <ws2812_demos_set>
		  ws2812_demos_tick(&ws2812, adc_value, next);
 8000854:	88fb      	ldrh	r3, [r7, #6]
 8000856:	4a12      	ldr	r2, [pc, #72]	@ (80008a0 <main+0x180>)
 8000858:	7812      	ldrb	r2, [r2, #0]
 800085a:	4619      	mov	r1, r3
 800085c:	480c      	ldr	r0, [pc, #48]	@ (8000890 <main+0x170>)
 800085e:	f003 fd6d 	bl	800433c <ws2812_demos_tick>
//		  if (now > next_tick && adc_value > 2150)
//		  {
//			  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
//			  next_tick = now + 100;
//		  }
		  break;
 8000862:	e00e      	b.n	8000882 <main+0x162>
	  case 5:
		  ws2812_demos_freq(fft_instance, &ws2812);
 8000864:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <main+0x168>)
 8000866:	4a0a      	ldr	r2, [pc, #40]	@ (8000890 <main+0x170>)
 8000868:	9202      	str	r2, [sp, #8]
 800086a:	466c      	mov	r4, sp
 800086c:	f103 0210 	add.w	r2, r3, #16
 8000870:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000874:	e884 0003 	stmia.w	r4, {r0, r1}
 8000878:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800087a:	f7ff fe4d 	bl	8000518 <ws2812_demos_freq>
		  break;
 800087e:	bf00      	nop
 8000880:	e78a      	b.n	8000798 <main+0x78>
	  now = uwTick;
 8000882:	e789      	b.n	8000798 <main+0x78>
 8000884:	40023800 	.word	0x40023800
 8000888:	200015f8 	.word	0x200015f8
 800088c:	200000cc 	.word	0x200000cc
 8000890:	20001578 	.word	0x20001578
 8000894:	20000084 	.word	0x20000084
 8000898:	20001614 	.word	0x20001614
 800089c:	20000174 	.word	0x20000174
 80008a0:	20000175 	.word	0x20000175

080008a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b094      	sub	sp, #80	@ 0x50
 80008a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008aa:	f107 0320 	add.w	r3, r7, #32
 80008ae:	2230      	movs	r2, #48	@ 0x30
 80008b0:	2100      	movs	r1, #0
 80008b2:	4618      	mov	r0, r3
 80008b4:	f005 fbae 	bl	8006014 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b8:	f107 030c 	add.w	r3, r7, #12
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]
 80008c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c8:	2300      	movs	r3, #0
 80008ca:	60bb      	str	r3, [r7, #8]
 80008cc:	4b22      	ldr	r3, [pc, #136]	@ (8000958 <SystemClock_Config+0xb4>)
 80008ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d0:	4a21      	ldr	r2, [pc, #132]	@ (8000958 <SystemClock_Config+0xb4>)
 80008d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80008d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000958 <SystemClock_Config+0xb4>)
 80008da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008e0:	60bb      	str	r3, [r7, #8]
 80008e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008e4:	2300      	movs	r3, #0
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	4b1c      	ldr	r3, [pc, #112]	@ (800095c <SystemClock_Config+0xb8>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a1b      	ldr	r2, [pc, #108]	@ (800095c <SystemClock_Config+0xb8>)
 80008ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008f2:	6013      	str	r3, [r2, #0]
 80008f4:	4b19      	ldr	r3, [pc, #100]	@ (800095c <SystemClock_Config+0xb8>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008fc:	607b      	str	r3, [r7, #4]
 80008fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000900:	2302      	movs	r3, #2
 8000902:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000904:	2301      	movs	r3, #1
 8000906:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000908:	2310      	movs	r3, #16
 800090a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800090c:	2300      	movs	r3, #0
 800090e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000910:	f107 0320 	add.w	r3, r7, #32
 8000914:	4618      	mov	r0, r3
 8000916:	f001 ff23 	bl	8002760 <HAL_RCC_OscConfig>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000920:	f000 f968 	bl	8000bf4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000924:	230f      	movs	r3, #15
 8000926:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000928:	2300      	movs	r3, #0
 800092a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800092c:	2300      	movs	r3, #0
 800092e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000930:	2300      	movs	r3, #0
 8000932:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000934:	2300      	movs	r3, #0
 8000936:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000938:	f107 030c 	add.w	r3, r7, #12
 800093c:	2100      	movs	r1, #0
 800093e:	4618      	mov	r0, r3
 8000940:	f002 f986 	bl	8002c50 <HAL_RCC_ClockConfig>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800094a:	f000 f953 	bl	8000bf4 <Error_Handler>
  }
}
 800094e:	bf00      	nop
 8000950:	3750      	adds	r7, #80	@ 0x50
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40023800 	.word	0x40023800
 800095c:	40007000 	.word	0x40007000

08000960 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000966:	463b      	mov	r3, r7
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000972:	4b21      	ldr	r3, [pc, #132]	@ (80009f8 <MX_ADC1_Init+0x98>)
 8000974:	4a21      	ldr	r2, [pc, #132]	@ (80009fc <MX_ADC1_Init+0x9c>)
 8000976:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000978:	4b1f      	ldr	r3, [pc, #124]	@ (80009f8 <MX_ADC1_Init+0x98>)
 800097a:	2200      	movs	r2, #0
 800097c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800097e:	4b1e      	ldr	r3, [pc, #120]	@ (80009f8 <MX_ADC1_Init+0x98>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000984:	4b1c      	ldr	r3, [pc, #112]	@ (80009f8 <MX_ADC1_Init+0x98>)
 8000986:	2200      	movs	r2, #0
 8000988:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800098a:	4b1b      	ldr	r3, [pc, #108]	@ (80009f8 <MX_ADC1_Init+0x98>)
 800098c:	2200      	movs	r2, #0
 800098e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000990:	4b19      	ldr	r3, [pc, #100]	@ (80009f8 <MX_ADC1_Init+0x98>)
 8000992:	2200      	movs	r2, #0
 8000994:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000998:	4b17      	ldr	r3, [pc, #92]	@ (80009f8 <MX_ADC1_Init+0x98>)
 800099a:	2200      	movs	r2, #0
 800099c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800099e:	4b16      	ldr	r3, [pc, #88]	@ (80009f8 <MX_ADC1_Init+0x98>)
 80009a0:	4a17      	ldr	r2, [pc, #92]	@ (8000a00 <MX_ADC1_Init+0xa0>)
 80009a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009a4:	4b14      	ldr	r3, [pc, #80]	@ (80009f8 <MX_ADC1_Init+0x98>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80009aa:	4b13      	ldr	r3, [pc, #76]	@ (80009f8 <MX_ADC1_Init+0x98>)
 80009ac:	2201      	movs	r2, #1
 80009ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009b0:	4b11      	ldr	r3, [pc, #68]	@ (80009f8 <MX_ADC1_Init+0x98>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009b8:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <MX_ADC1_Init+0x98>)
 80009ba:	2201      	movs	r2, #1
 80009bc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009be:	480e      	ldr	r0, [pc, #56]	@ (80009f8 <MX_ADC1_Init+0x98>)
 80009c0:	f000 fb58 	bl	8001074 <HAL_ADC_Init>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80009ca:	f000 f913 	bl	8000bf4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009d2:	2301      	movs	r3, #1
 80009d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80009d6:	2301      	movs	r3, #1
 80009d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009da:	463b      	mov	r3, r7
 80009dc:	4619      	mov	r1, r3
 80009de:	4806      	ldr	r0, [pc, #24]	@ (80009f8 <MX_ADC1_Init+0x98>)
 80009e0:	f000 fdce 	bl	8001580 <HAL_ADC_ConfigChannel>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80009ea:	f000 f903 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	3710      	adds	r7, #16
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000084 	.word	0x20000084
 80009fc:	40012000 	.word	0x40012000
 8000a00:	0f000001 	.word	0x0f000001

08000a04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b08e      	sub	sp, #56	@ 0x38
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a0e:	2200      	movs	r2, #0
 8000a10:	601a      	str	r2, [r3, #0]
 8000a12:	605a      	str	r2, [r3, #4]
 8000a14:	609a      	str	r2, [r3, #8]
 8000a16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a18:	f107 0320 	add.w	r3, r7, #32
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a22:	1d3b      	adds	r3, r7, #4
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	60da      	str	r2, [r3, #12]
 8000a2e:	611a      	str	r2, [r3, #16]
 8000a30:	615a      	str	r2, [r3, #20]
 8000a32:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a34:	4b2c      	ldr	r3, [pc, #176]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000a36:	4a2d      	ldr	r2, [pc, #180]	@ (8000aec <MX_TIM3_Init+0xe8>)
 8000a38:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000a3a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a40:	4b29      	ldr	r3, [pc, #164]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = LED_CNT;
 8000a46:	4b28      	ldr	r3, [pc, #160]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000a48:	2214      	movs	r2, #20
 8000a4a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a4c:	4b26      	ldr	r3, [pc, #152]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a52:	4b25      	ldr	r3, [pc, #148]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a58:	4823      	ldr	r0, [pc, #140]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000a5a:	f002 faa5 	bl	8002fa8 <HAL_TIM_Base_Init>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000a64:	f000 f8c6 	bl	8000bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a6e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a72:	4619      	mov	r1, r3
 8000a74:	481c      	ldr	r0, [pc, #112]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000a76:	f002 fdc9 	bl	800360c <HAL_TIM_ConfigClockSource>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8000a80:	f000 f8b8 	bl	8000bf4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a84:	4818      	ldr	r0, [pc, #96]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000a86:	f002 fade 	bl	8003046 <HAL_TIM_PWM_Init>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000a90:	f000 f8b0 	bl	8000bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a94:	2300      	movs	r3, #0
 8000a96:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a9c:	f107 0320 	add.w	r3, r7, #32
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4811      	ldr	r0, [pc, #68]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000aa4:	f003 fa70 	bl	8003f88 <HAL_TIMEx_MasterConfigSynchronization>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000aae:	f000 f8a1 	bl	8000bf4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ab2:	2360      	movs	r3, #96	@ 0x60
 8000ab4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ac2:	1d3b      	adds	r3, r7, #4
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4807      	ldr	r0, [pc, #28]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000aca:	f002 fcdd 	bl	8003488 <HAL_TIM_PWM_ConfigChannel>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000ad4:	f000 f88e 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ad8:	4803      	ldr	r0, [pc, #12]	@ (8000ae8 <MX_TIM3_Init+0xe4>)
 8000ada:	f000 f95f 	bl	8000d9c <HAL_TIM_MspPostInit>

}
 8000ade:	bf00      	nop
 8000ae0:	3738      	adds	r7, #56	@ 0x38
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	200000cc 	.word	0x200000cc
 8000aec:	40000400 	.word	0x40000400

08000af0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	4b0c      	ldr	r3, [pc, #48]	@ (8000b2c <MX_DMA_Init+0x3c>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	4a0b      	ldr	r2, [pc, #44]	@ (8000b2c <MX_DMA_Init+0x3c>)
 8000b00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b06:	4b09      	ldr	r3, [pc, #36]	@ (8000b2c <MX_DMA_Init+0x3c>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000b12:	2200      	movs	r2, #0
 8000b14:	2100      	movs	r1, #0
 8000b16:	200f      	movs	r0, #15
 8000b18:	f001 f8ad 	bl	8001c76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000b1c:	200f      	movs	r0, #15
 8000b1e:	f001 f8c6 	bl	8001cae <HAL_NVIC_EnableIRQ>

}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40023800 	.word	0x40023800

08000b30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b088      	sub	sp, #32
 8000b34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b36:	f107 030c 	add.w	r3, r7, #12
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
 8000b3e:	605a      	str	r2, [r3, #4]
 8000b40:	609a      	str	r2, [r3, #8]
 8000b42:	60da      	str	r2, [r3, #12]
 8000b44:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	4b27      	ldr	r3, [pc, #156]	@ (8000be8 <MX_GPIO_Init+0xb8>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	4a26      	ldr	r2, [pc, #152]	@ (8000be8 <MX_GPIO_Init+0xb8>)
 8000b50:	f043 0310 	orr.w	r3, r3, #16
 8000b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b56:	4b24      	ldr	r3, [pc, #144]	@ (8000be8 <MX_GPIO_Init+0xb8>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	f003 0310 	and.w	r3, r3, #16
 8000b5e:	60bb      	str	r3, [r7, #8]
 8000b60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b62:	2300      	movs	r3, #0
 8000b64:	607b      	str	r3, [r7, #4]
 8000b66:	4b20      	ldr	r3, [pc, #128]	@ (8000be8 <MX_GPIO_Init+0xb8>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6a:	4a1f      	ldr	r2, [pc, #124]	@ (8000be8 <MX_GPIO_Init+0xb8>)
 8000b6c:	f043 0301 	orr.w	r3, r3, #1
 8000b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b72:	4b1d      	ldr	r3, [pc, #116]	@ (8000be8 <MX_GPIO_Init+0xb8>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b76:	f003 0301 	and.w	r3, r3, #1
 8000b7a:	607b      	str	r3, [r7, #4]
 8000b7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, COM_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	21a0      	movs	r1, #160	@ 0xa0
 8000b82:	481a      	ldr	r0, [pc, #104]	@ (8000bec <MX_GPIO_Init+0xbc>)
 8000b84:	f001 fdba 	bl	80026fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NEXT_Pin MODE_Pin */
  GPIO_InitStruct.Pin = NEXT_Pin|MODE_Pin;
 8000b88:	2318      	movs	r3, #24
 8000b8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b8c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b92:	2301      	movs	r3, #1
 8000b94:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b96:	f107 030c 	add.w	r3, r7, #12
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4814      	ldr	r0, [pc, #80]	@ (8000bf0 <MX_GPIO_Init+0xc0>)
 8000b9e:	f001 fc11 	bl	80023c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : COM_Pin PA7 */
  GPIO_InitStruct.Pin = COM_Pin|GPIO_PIN_7;
 8000ba2:	23a0      	movs	r3, #160	@ 0xa0
 8000ba4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb2:	f107 030c 	add.w	r3, r7, #12
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	480c      	ldr	r0, [pc, #48]	@ (8000bec <MX_GPIO_Init+0xbc>)
 8000bba:	f001 fc03 	bl	80023c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2102      	movs	r1, #2
 8000bc2:	2009      	movs	r0, #9
 8000bc4:	f001 f857 	bl	8001c76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000bc8:	2009      	movs	r0, #9
 8000bca:	f001 f870 	bl	8001cae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2102      	movs	r1, #2
 8000bd2:	200a      	movs	r0, #10
 8000bd4:	f001 f84f 	bl	8001c76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000bd8:	200a      	movs	r0, #10
 8000bda:	f001 f868 	bl	8001cae <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bde:	bf00      	nop
 8000be0:	3720      	adds	r7, #32
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40020000 	.word	0x40020000
 8000bf0:	40021000 	.word	0x40021000

08000bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf8:	b672      	cpsid	i
}
 8000bfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <Error_Handler+0x8>

08000c00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	607b      	str	r3, [r7, #4]
 8000c0a:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <HAL_MspInit+0x58>)
 8000c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c0e:	4a12      	ldr	r2, [pc, #72]	@ (8000c58 <HAL_MspInit+0x58>)
 8000c10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c16:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <HAL_MspInit+0x58>)
 8000c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	4b0c      	ldr	r3, [pc, #48]	@ (8000c58 <HAL_MspInit+0x58>)
 8000c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c2a:	4a0b      	ldr	r2, [pc, #44]	@ (8000c58 <HAL_MspInit+0x58>)
 8000c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c30:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c32:	4b09      	ldr	r3, [pc, #36]	@ (8000c58 <HAL_MspInit+0x58>)
 8000c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c3a:	603b      	str	r3, [r7, #0]
 8000c3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2100      	movs	r1, #0
 8000c42:	2005      	movs	r0, #5
 8000c44:	f001 f817 	bl	8001c76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000c48:	2005      	movs	r0, #5
 8000c4a:	f001 f830 	bl	8001cae <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	40023800 	.word	0x40023800

08000c5c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08a      	sub	sp, #40	@ 0x28
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c64:	f107 0314 	add.w	r3, r7, #20
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a17      	ldr	r2, [pc, #92]	@ (8000cd8 <HAL_ADC_MspInit+0x7c>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d127      	bne.n	8000cce <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	613b      	str	r3, [r7, #16]
 8000c82:	4b16      	ldr	r3, [pc, #88]	@ (8000cdc <HAL_ADC_MspInit+0x80>)
 8000c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c86:	4a15      	ldr	r2, [pc, #84]	@ (8000cdc <HAL_ADC_MspInit+0x80>)
 8000c88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c8e:	4b13      	ldr	r3, [pc, #76]	@ (8000cdc <HAL_ADC_MspInit+0x80>)
 8000c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c96:	613b      	str	r3, [r7, #16]
 8000c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	60fb      	str	r3, [r7, #12]
 8000c9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000cdc <HAL_ADC_MspInit+0x80>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	4a0e      	ldr	r2, [pc, #56]	@ (8000cdc <HAL_ADC_MspInit+0x80>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000caa:	4b0c      	ldr	r3, [pc, #48]	@ (8000cdc <HAL_ADC_MspInit+0x80>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	60fb      	str	r3, [r7, #12]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = ADC_Pin;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cba:	2303      	movs	r3, #3
 8000cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 8000cc2:	f107 0314 	add.w	r3, r7, #20
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4805      	ldr	r0, [pc, #20]	@ (8000ce0 <HAL_ADC_MspInit+0x84>)
 8000cca:	f001 fb7b 	bl	80023c4 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000cce:	bf00      	nop
 8000cd0:	3728      	adds	r7, #40	@ 0x28
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40012000 	.word	0x40012000
 8000cdc:	40023800 	.word	0x40023800
 8000ce0:	40020000 	.word	0x40020000

08000ce4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a26      	ldr	r2, [pc, #152]	@ (8000d8c <HAL_TIM_Base_MspInit+0xa8>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d145      	bne.n	8000d82 <HAL_TIM_Base_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	4b25      	ldr	r3, [pc, #148]	@ (8000d90 <HAL_TIM_Base_MspInit+0xac>)
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cfe:	4a24      	ldr	r2, [pc, #144]	@ (8000d90 <HAL_TIM_Base_MspInit+0xac>)
 8000d00:	f043 0302 	orr.w	r3, r3, #2
 8000d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d06:	4b22      	ldr	r3, [pc, #136]	@ (8000d90 <HAL_TIM_Base_MspInit+0xac>)
 8000d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d0a:	f003 0302 	and.w	r3, r3, #2
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 8000d12:	4b20      	ldr	r3, [pc, #128]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d14:	4a20      	ldr	r2, [pc, #128]	@ (8000d98 <HAL_TIM_Base_MspInit+0xb4>)
 8000d16:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8000d18:	4b1e      	ldr	r3, [pc, #120]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d1a:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8000d1e:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d20:	4b1c      	ldr	r3, [pc, #112]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d22:	2240      	movs	r2, #64	@ 0x40
 8000d24:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d26:	4b1b      	ldr	r3, [pc, #108]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000d2c:	4b19      	ldr	r3, [pc, #100]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d32:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d34:	4b17      	ldr	r3, [pc, #92]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d36:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d3a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d3c:	4b15      	ldr	r3, [pc, #84]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d3e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d42:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_CIRCULAR;
 8000d44:	4b13      	ldr	r3, [pc, #76]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d4a:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_HIGH;
 8000d4c:	4b11      	ldr	r3, [pc, #68]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d4e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d52:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d54:	4b0f      	ldr	r3, [pc, #60]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8000d5a:	480e      	ldr	r0, [pc, #56]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d5c:	f000 ffc2 	bl	8001ce4 <HAL_DMA_Init>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <HAL_TIM_Base_MspInit+0x86>
    {
      Error_Handler();
 8000d66:	f7ff ff45 	bl	8000bf4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4a09      	ldr	r2, [pc, #36]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d6e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000d70:	4a08      	ldr	r2, [pc, #32]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4a06      	ldr	r2, [pc, #24]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d7a:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d7c:	4a05      	ldr	r2, [pc, #20]	@ (8000d94 <HAL_TIM_Base_MspInit+0xb0>)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000d82:	bf00      	nop
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40000400 	.word	0x40000400
 8000d90:	40023800 	.word	0x40023800
 8000d94:	20000114 	.word	0x20000114
 8000d98:	40026070 	.word	0x40026070

08000d9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b088      	sub	sp, #32
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	f107 030c 	add.w	r3, r7, #12
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a12      	ldr	r2, [pc, #72]	@ (8000e04 <HAL_TIM_MspPostInit+0x68>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d11d      	bne.n	8000dfa <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60bb      	str	r3, [r7, #8]
 8000dc2:	4b11      	ldr	r3, [pc, #68]	@ (8000e08 <HAL_TIM_MspPostInit+0x6c>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	4a10      	ldr	r2, [pc, #64]	@ (8000e08 <HAL_TIM_MspPostInit+0x6c>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dce:	4b0e      	ldr	r3, [pc, #56]	@ (8000e08 <HAL_TIM_MspPostInit+0x6c>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = RGB_LED1_Pin;
 8000dda:	2340      	movs	r3, #64	@ 0x40
 8000ddc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dde:	2302      	movs	r3, #2
 8000de0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de6:	2300      	movs	r3, #0
 8000de8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000dea:	2302      	movs	r3, #2
 8000dec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(RGB_LED1_GPIO_Port, &GPIO_InitStruct);
 8000dee:	f107 030c 	add.w	r3, r7, #12
 8000df2:	4619      	mov	r1, r3
 8000df4:	4805      	ldr	r0, [pc, #20]	@ (8000e0c <HAL_TIM_MspPostInit+0x70>)
 8000df6:	f001 fae5 	bl	80023c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000dfa:	bf00      	nop
 8000dfc:	3720      	adds	r7, #32
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40000400 	.word	0x40000400
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	40020000 	.word	0x40020000

08000e10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <NMI_Handler+0x4>

08000e18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <HardFault_Handler+0x4>

08000e20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <MemManage_Handler+0x4>

08000e28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <BusFault_Handler+0x4>

08000e30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <UsageFault_Handler+0x4>

08000e38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr

08000e46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e46:	b480      	push	{r7}
 8000e48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr

08000e62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e66:	f000 f8e5 	bl	8001034 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}

08000e6e <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NEXT_Pin);
 8000e80:	2008      	movs	r0, #8
 8000e82:	f001 fc55 	bl	8002730 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MODE_Pin);
 8000e8e:	2010      	movs	r0, #16
 8000e90:	f001 fc4e 	bl	8002730 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000e94:	bf00      	nop
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8000e9c:	4802      	ldr	r0, [pc, #8]	@ (8000ea8 <DMA1_Stream4_IRQHandler+0x10>)
 8000e9e:	f001 f827 	bl	8001ef0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000114 	.word	0x20000114

08000eac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000eb4:	4a14      	ldr	r2, [pc, #80]	@ (8000f08 <_sbrk+0x5c>)
 8000eb6:	4b15      	ldr	r3, [pc, #84]	@ (8000f0c <_sbrk+0x60>)
 8000eb8:	1ad3      	subs	r3, r2, r3
 8000eba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ec0:	4b13      	ldr	r3, [pc, #76]	@ (8000f10 <_sbrk+0x64>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d102      	bne.n	8000ece <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ec8:	4b11      	ldr	r3, [pc, #68]	@ (8000f10 <_sbrk+0x64>)
 8000eca:	4a12      	ldr	r2, [pc, #72]	@ (8000f14 <_sbrk+0x68>)
 8000ecc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ece:	4b10      	ldr	r3, [pc, #64]	@ (8000f10 <_sbrk+0x64>)
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4413      	add	r3, r2
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d207      	bcs.n	8000eec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000edc:	f005 f8b2 	bl	8006044 <__errno>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	220c      	movs	r2, #12
 8000ee4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eea:	e009      	b.n	8000f00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000eec:	4b08      	ldr	r3, [pc, #32]	@ (8000f10 <_sbrk+0x64>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ef2:	4b07      	ldr	r3, [pc, #28]	@ (8000f10 <_sbrk+0x64>)
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4413      	add	r3, r2
 8000efa:	4a05      	ldr	r2, [pc, #20]	@ (8000f10 <_sbrk+0x64>)
 8000efc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000efe:	68fb      	ldr	r3, [r7, #12]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3718      	adds	r7, #24
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20020000 	.word	0x20020000
 8000f0c:	00000400 	.word	0x00000400
 8000f10:	20001610 	.word	0x20001610
 8000f14:	20001778 	.word	0x20001778

08000f18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f1c:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <SystemInit+0x20>)
 8000f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f22:	4a05      	ldr	r2, [pc, #20]	@ (8000f38 <SystemInit+0x20>)
 8000f24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	e000ed00 	.word	0xe000ed00

08000f3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f74 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000f40:	f7ff ffea 	bl	8000f18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f44:	480c      	ldr	r0, [pc, #48]	@ (8000f78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f46:	490d      	ldr	r1, [pc, #52]	@ (8000f7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f48:	4a0d      	ldr	r2, [pc, #52]	@ (8000f80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f4c:	e002      	b.n	8000f54 <LoopCopyDataInit>

08000f4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f52:	3304      	adds	r3, #4

08000f54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f58:	d3f9      	bcc.n	8000f4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f5c:	4c0a      	ldr	r4, [pc, #40]	@ (8000f88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f60:	e001      	b.n	8000f66 <LoopFillZerobss>

08000f62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f64:	3204      	adds	r2, #4

08000f66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f68:	d3fb      	bcc.n	8000f62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f6a:	f005 f871 	bl	8006050 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f6e:	f7ff fbd7 	bl	8000720 <main>
  bx  lr    
 8000f72:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f7c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000f80:	08024650 	.word	0x08024650
  ldr r2, =_sbss
 8000f84:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000f88:	20001774 	.word	0x20001774

08000f8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f8c:	e7fe      	b.n	8000f8c <ADC_IRQHandler>
	...

08000f90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f94:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd0 <HAL_Init+0x40>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a0d      	ldr	r2, [pc, #52]	@ (8000fd0 <HAL_Init+0x40>)
 8000f9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd0 <HAL_Init+0x40>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd0 <HAL_Init+0x40>)
 8000fa6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000faa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fac:	4b08      	ldr	r3, [pc, #32]	@ (8000fd0 <HAL_Init+0x40>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a07      	ldr	r2, [pc, #28]	@ (8000fd0 <HAL_Init+0x40>)
 8000fb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb8:	2003      	movs	r0, #3
 8000fba:	f000 fe51 	bl	8001c60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fbe:	200f      	movs	r0, #15
 8000fc0:	f000 f808 	bl	8000fd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fc4:	f7ff fe1c 	bl	8000c00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40023c00 	.word	0x40023c00

08000fd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fdc:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <HAL_InitTick+0x54>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	4b12      	ldr	r3, [pc, #72]	@ (800102c <HAL_InitTick+0x58>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 fe69 	bl	8001cca <HAL_SYSTICK_Config>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e00e      	b.n	8001020 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b0f      	cmp	r3, #15
 8001006:	d80a      	bhi.n	800101e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001008:	2200      	movs	r2, #0
 800100a:	6879      	ldr	r1, [r7, #4]
 800100c:	f04f 30ff 	mov.w	r0, #4294967295
 8001010:	f000 fe31 	bl	8001c76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001014:	4a06      	ldr	r2, [pc, #24]	@ (8001030 <HAL_InitTick+0x5c>)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800101a:	2300      	movs	r3, #0
 800101c:	e000      	b.n	8001020 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
}
 8001020:	4618      	mov	r0, r3
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000000 	.word	0x20000000
 800102c:	20000008 	.word	0x20000008
 8001030:	20000004 	.word	0x20000004

08001034 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001038:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <HAL_IncTick+0x20>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	461a      	mov	r2, r3
 800103e:	4b06      	ldr	r3, [pc, #24]	@ (8001058 <HAL_IncTick+0x24>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4413      	add	r3, r2
 8001044:	4a04      	ldr	r2, [pc, #16]	@ (8001058 <HAL_IncTick+0x24>)
 8001046:	6013      	str	r3, [r2, #0]
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	20000008 	.word	0x20000008
 8001058:	20001614 	.word	0x20001614

0800105c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  return uwTick;
 8001060:	4b03      	ldr	r3, [pc, #12]	@ (8001070 <HAL_GetTick+0x14>)
 8001062:	681b      	ldr	r3, [r3, #0]
}
 8001064:	4618      	mov	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20001614 	.word	0x20001614

08001074 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800107c:	2300      	movs	r3, #0
 800107e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d101      	bne.n	800108a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e033      	b.n	80010f2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800108e:	2b00      	cmp	r3, #0
 8001090:	d109      	bne.n	80010a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff fde2 	bl	8000c5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010aa:	f003 0310 	and.w	r3, r3, #16
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d118      	bne.n	80010e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80010ba:	f023 0302 	bic.w	r3, r3, #2
 80010be:	f043 0202 	orr.w	r2, r3, #2
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f000 fb7c 	bl	80017c4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2200      	movs	r2, #0
 80010d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d6:	f023 0303 	bic.w	r3, r3, #3
 80010da:	f043 0201 	orr.w	r2, r3, #1
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80010e2:	e001      	b.n	80010e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2200      	movs	r2, #0
 80010ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
	...

080010fc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001104:	2300      	movs	r3, #0
 8001106:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800110e:	2b01      	cmp	r3, #1
 8001110:	d101      	bne.n	8001116 <HAL_ADC_Start+0x1a>
 8001112:	2302      	movs	r3, #2
 8001114:	e0b2      	b.n	800127c <HAL_ADC_Start+0x180>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2201      	movs	r2, #1
 800111a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	2b01      	cmp	r3, #1
 800112a:	d018      	beq.n	800115e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	689a      	ldr	r2, [r3, #8]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f042 0201 	orr.w	r2, r2, #1
 800113a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800113c:	4b52      	ldr	r3, [pc, #328]	@ (8001288 <HAL_ADC_Start+0x18c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a52      	ldr	r2, [pc, #328]	@ (800128c <HAL_ADC_Start+0x190>)
 8001142:	fba2 2303 	umull	r2, r3, r2, r3
 8001146:	0c9a      	lsrs	r2, r3, #18
 8001148:	4613      	mov	r3, r2
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	4413      	add	r3, r2
 800114e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001150:	e002      	b.n	8001158 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	3b01      	subs	r3, #1
 8001156:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1f9      	bne.n	8001152 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	f003 0301 	and.w	r3, r3, #1
 8001168:	2b01      	cmp	r3, #1
 800116a:	d17a      	bne.n	8001262 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001170:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001174:	f023 0301 	bic.w	r3, r3, #1
 8001178:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800118a:	2b00      	cmp	r3, #0
 800118c:	d007      	beq.n	800119e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001192:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001196:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80011aa:	d106      	bne.n	80011ba <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b0:	f023 0206 	bic.w	r2, r3, #6
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	645a      	str	r2, [r3, #68]	@ 0x44
 80011b8:	e002      	b.n	80011c0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2200      	movs	r2, #0
 80011be:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2200      	movs	r2, #0
 80011c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011c8:	4b31      	ldr	r3, [pc, #196]	@ (8001290 <HAL_ADC_Start+0x194>)
 80011ca:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80011d4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f003 031f 	and.w	r3, r3, #31
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d12a      	bne.n	8001238 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a2b      	ldr	r2, [pc, #172]	@ (8001294 <HAL_ADC_Start+0x198>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d015      	beq.n	8001218 <HAL_ADC_Start+0x11c>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a29      	ldr	r2, [pc, #164]	@ (8001298 <HAL_ADC_Start+0x19c>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d105      	bne.n	8001202 <HAL_ADC_Start+0x106>
 80011f6:	4b26      	ldr	r3, [pc, #152]	@ (8001290 <HAL_ADC_Start+0x194>)
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f003 031f 	and.w	r3, r3, #31
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d00a      	beq.n	8001218 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a25      	ldr	r2, [pc, #148]	@ (800129c <HAL_ADC_Start+0x1a0>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d136      	bne.n	800127a <HAL_ADC_Start+0x17e>
 800120c:	4b20      	ldr	r3, [pc, #128]	@ (8001290 <HAL_ADC_Start+0x194>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f003 0310 	and.w	r3, r3, #16
 8001214:	2b00      	cmp	r3, #0
 8001216:	d130      	bne.n	800127a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d129      	bne.n	800127a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	689a      	ldr	r2, [r3, #8]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	e020      	b.n	800127a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a15      	ldr	r2, [pc, #84]	@ (8001294 <HAL_ADC_Start+0x198>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d11b      	bne.n	800127a <HAL_ADC_Start+0x17e>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d114      	bne.n	800127a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	689a      	ldr	r2, [r3, #8]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	e00b      	b.n	800127a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001266:	f043 0210 	orr.w	r2, r3, #16
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001272:	f043 0201 	orr.w	r2, r3, #1
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800127a:	2300      	movs	r3, #0
}
 800127c:	4618      	mov	r0, r3
 800127e:	3714      	adds	r7, #20
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	20000000 	.word	0x20000000
 800128c:	431bde83 	.word	0x431bde83
 8001290:	40012300 	.word	0x40012300
 8001294:	40012000 	.word	0x40012000
 8001298:	40012100 	.word	0x40012100
 800129c:	40012200 	.word	0x40012200

080012a0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d101      	bne.n	80012b6 <HAL_ADC_Stop+0x16>
 80012b2:	2302      	movs	r3, #2
 80012b4:	e021      	b.n	80012fa <HAL_ADC_Stop+0x5a>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2201      	movs	r2, #1
 80012ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	689a      	ldr	r2, [r3, #8]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f022 0201 	bic.w	r2, r2, #1
 80012cc:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f003 0301 	and.w	r3, r3, #1
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d109      	bne.n	80012f0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80012e4:	f023 0301 	bic.w	r3, r3, #1
 80012e8:	f043 0201 	orr.w	r2, r3, #1
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2200      	movs	r2, #0
 80012f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
	...

08001308 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001314:	2300      	movs	r3, #0
 8001316:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800131e:	2b01      	cmp	r3, #1
 8001320:	d101      	bne.n	8001326 <HAL_ADC_Start_DMA+0x1e>
 8001322:	2302      	movs	r3, #2
 8001324:	e0e9      	b.n	80014fa <HAL_ADC_Start_DMA+0x1f2>
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	2201      	movs	r2, #1
 800132a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	f003 0301 	and.w	r3, r3, #1
 8001338:	2b01      	cmp	r3, #1
 800133a:	d018      	beq.n	800136e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	689a      	ldr	r2, [r3, #8]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f042 0201 	orr.w	r2, r2, #1
 800134a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800134c:	4b6d      	ldr	r3, [pc, #436]	@ (8001504 <HAL_ADC_Start_DMA+0x1fc>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a6d      	ldr	r2, [pc, #436]	@ (8001508 <HAL_ADC_Start_DMA+0x200>)
 8001352:	fba2 2303 	umull	r2, r3, r2, r3
 8001356:	0c9a      	lsrs	r2, r3, #18
 8001358:	4613      	mov	r3, r2
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	4413      	add	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001360:	e002      	b.n	8001368 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	3b01      	subs	r3, #1
 8001366:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1f9      	bne.n	8001362 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001378:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800137c:	d107      	bne.n	800138e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	689a      	ldr	r2, [r3, #8]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800138c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	2b01      	cmp	r3, #1
 800139a:	f040 80a1 	bne.w	80014e0 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80013a6:	f023 0301 	bic.w	r3, r3, #1
 80013aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d007      	beq.n	80013d0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80013c8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80013dc:	d106      	bne.n	80013ec <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013e2:	f023 0206 	bic.w	r2, r3, #6
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	645a      	str	r2, [r3, #68]	@ 0x44
 80013ea:	e002      	b.n	80013f2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	2200      	movs	r2, #0
 80013f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013fa:	4b44      	ldr	r3, [pc, #272]	@ (800150c <HAL_ADC_Start_DMA+0x204>)
 80013fc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001402:	4a43      	ldr	r2, [pc, #268]	@ (8001510 <HAL_ADC_Start_DMA+0x208>)
 8001404:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800140a:	4a42      	ldr	r2, [pc, #264]	@ (8001514 <HAL_ADC_Start_DMA+0x20c>)
 800140c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001412:	4a41      	ldr	r2, [pc, #260]	@ (8001518 <HAL_ADC_Start_DMA+0x210>)
 8001414:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800141e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	685a      	ldr	r2, [r3, #4]
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800142e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	689a      	ldr	r2, [r3, #8]
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800143e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	334c      	adds	r3, #76	@ 0x4c
 800144a:	4619      	mov	r1, r3
 800144c:	68ba      	ldr	r2, [r7, #8]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f000 fcf6 	bl	8001e40 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f003 031f 	and.w	r3, r3, #31
 800145c:	2b00      	cmp	r3, #0
 800145e:	d12a      	bne.n	80014b6 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a2d      	ldr	r2, [pc, #180]	@ (800151c <HAL_ADC_Start_DMA+0x214>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d015      	beq.n	8001496 <HAL_ADC_Start_DMA+0x18e>
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a2c      	ldr	r2, [pc, #176]	@ (8001520 <HAL_ADC_Start_DMA+0x218>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d105      	bne.n	8001480 <HAL_ADC_Start_DMA+0x178>
 8001474:	4b25      	ldr	r3, [pc, #148]	@ (800150c <HAL_ADC_Start_DMA+0x204>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f003 031f 	and.w	r3, r3, #31
 800147c:	2b00      	cmp	r3, #0
 800147e:	d00a      	beq.n	8001496 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a27      	ldr	r2, [pc, #156]	@ (8001524 <HAL_ADC_Start_DMA+0x21c>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d136      	bne.n	80014f8 <HAL_ADC_Start_DMA+0x1f0>
 800148a:	4b20      	ldr	r3, [pc, #128]	@ (800150c <HAL_ADC_Start_DMA+0x204>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f003 0310 	and.w	r3, r3, #16
 8001492:	2b00      	cmp	r3, #0
 8001494:	d130      	bne.n	80014f8 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d129      	bne.n	80014f8 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	689a      	ldr	r2, [r3, #8]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	e020      	b.n	80014f8 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a18      	ldr	r2, [pc, #96]	@ (800151c <HAL_ADC_Start_DMA+0x214>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d11b      	bne.n	80014f8 <HAL_ADC_Start_DMA+0x1f0>
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d114      	bne.n	80014f8 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	689a      	ldr	r2, [r3, #8]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	e00b      	b.n	80014f8 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e4:	f043 0210 	orr.w	r2, r3, #16
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f0:	f043 0201 	orr.w	r2, r3, #1
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000000 	.word	0x20000000
 8001508:	431bde83 	.word	0x431bde83
 800150c:	40012300 	.word	0x40012300
 8001510:	080019bd 	.word	0x080019bd
 8001514:	08001a77 	.word	0x08001a77
 8001518:	08001a93 	.word	0x08001a93
 800151c:	40012000 	.word	0x40012000
 8001520:	40012100 	.word	0x40012100
 8001524:	40012200 	.word	0x40012200

08001528 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001536:	4618      	mov	r0, r3
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001542:	b480      	push	{r7}
 8001544:	b083      	sub	sp, #12
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800154a:	bf00      	nop
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001556:	b480      	push	{r7}
 8001558:	b083      	sub	sp, #12
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
	...

08001580 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800158a:	2300      	movs	r3, #0
 800158c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001594:	2b01      	cmp	r3, #1
 8001596:	d101      	bne.n	800159c <HAL_ADC_ConfigChannel+0x1c>
 8001598:	2302      	movs	r3, #2
 800159a:	e105      	b.n	80017a8 <HAL_ADC_ConfigChannel+0x228>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2201      	movs	r2, #1
 80015a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b09      	cmp	r3, #9
 80015aa:	d925      	bls.n	80015f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	68d9      	ldr	r1, [r3, #12]
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	461a      	mov	r2, r3
 80015ba:	4613      	mov	r3, r2
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	4413      	add	r3, r2
 80015c0:	3b1e      	subs	r3, #30
 80015c2:	2207      	movs	r2, #7
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	43da      	mvns	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	400a      	ands	r2, r1
 80015d0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	68d9      	ldr	r1, [r3, #12]
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	689a      	ldr	r2, [r3, #8]
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	4618      	mov	r0, r3
 80015e4:	4603      	mov	r3, r0
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	4403      	add	r3, r0
 80015ea:	3b1e      	subs	r3, #30
 80015ec:	409a      	lsls	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	430a      	orrs	r2, r1
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	e022      	b.n	800163e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	6919      	ldr	r1, [r3, #16]
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	b29b      	uxth	r3, r3
 8001604:	461a      	mov	r2, r3
 8001606:	4613      	mov	r3, r2
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	4413      	add	r3, r2
 800160c:	2207      	movs	r2, #7
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	43da      	mvns	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	400a      	ands	r2, r1
 800161a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	6919      	ldr	r1, [r3, #16]
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	689a      	ldr	r2, [r3, #8]
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	b29b      	uxth	r3, r3
 800162c:	4618      	mov	r0, r3
 800162e:	4603      	mov	r3, r0
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	4403      	add	r3, r0
 8001634:	409a      	lsls	r2, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	430a      	orrs	r2, r1
 800163c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	2b06      	cmp	r3, #6
 8001644:	d824      	bhi.n	8001690 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	685a      	ldr	r2, [r3, #4]
 8001650:	4613      	mov	r3, r2
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	4413      	add	r3, r2
 8001656:	3b05      	subs	r3, #5
 8001658:	221f      	movs	r2, #31
 800165a:	fa02 f303 	lsl.w	r3, r2, r3
 800165e:	43da      	mvns	r2, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	400a      	ands	r2, r1
 8001666:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	b29b      	uxth	r3, r3
 8001674:	4618      	mov	r0, r3
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685a      	ldr	r2, [r3, #4]
 800167a:	4613      	mov	r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	4413      	add	r3, r2
 8001680:	3b05      	subs	r3, #5
 8001682:	fa00 f203 	lsl.w	r2, r0, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	430a      	orrs	r2, r1
 800168c:	635a      	str	r2, [r3, #52]	@ 0x34
 800168e:	e04c      	b.n	800172a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b0c      	cmp	r3, #12
 8001696:	d824      	bhi.n	80016e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	4613      	mov	r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	4413      	add	r3, r2
 80016a8:	3b23      	subs	r3, #35	@ 0x23
 80016aa:	221f      	movs	r2, #31
 80016ac:	fa02 f303 	lsl.w	r3, r2, r3
 80016b0:	43da      	mvns	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	400a      	ands	r2, r1
 80016b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	4618      	mov	r0, r3
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685a      	ldr	r2, [r3, #4]
 80016cc:	4613      	mov	r3, r2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	4413      	add	r3, r2
 80016d2:	3b23      	subs	r3, #35	@ 0x23
 80016d4:	fa00 f203 	lsl.w	r2, r0, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	430a      	orrs	r2, r1
 80016de:	631a      	str	r2, [r3, #48]	@ 0x30
 80016e0:	e023      	b.n	800172a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685a      	ldr	r2, [r3, #4]
 80016ec:	4613      	mov	r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4413      	add	r3, r2
 80016f2:	3b41      	subs	r3, #65	@ 0x41
 80016f4:	221f      	movs	r2, #31
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43da      	mvns	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	400a      	ands	r2, r1
 8001702:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	b29b      	uxth	r3, r3
 8001710:	4618      	mov	r0, r3
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	685a      	ldr	r2, [r3, #4]
 8001716:	4613      	mov	r3, r2
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	4413      	add	r3, r2
 800171c:	3b41      	subs	r3, #65	@ 0x41
 800171e:	fa00 f203 	lsl.w	r2, r0, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	430a      	orrs	r2, r1
 8001728:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800172a:	4b22      	ldr	r3, [pc, #136]	@ (80017b4 <HAL_ADC_ConfigChannel+0x234>)
 800172c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a21      	ldr	r2, [pc, #132]	@ (80017b8 <HAL_ADC_ConfigChannel+0x238>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d109      	bne.n	800174c <HAL_ADC_ConfigChannel+0x1cc>
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2b12      	cmp	r3, #18
 800173e:	d105      	bne.n	800174c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a19      	ldr	r2, [pc, #100]	@ (80017b8 <HAL_ADC_ConfigChannel+0x238>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d123      	bne.n	800179e <HAL_ADC_ConfigChannel+0x21e>
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2b10      	cmp	r3, #16
 800175c:	d003      	beq.n	8001766 <HAL_ADC_ConfigChannel+0x1e6>
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b11      	cmp	r3, #17
 8001764:	d11b      	bne.n	800179e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	2b10      	cmp	r3, #16
 8001778:	d111      	bne.n	800179e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800177a:	4b10      	ldr	r3, [pc, #64]	@ (80017bc <HAL_ADC_ConfigChannel+0x23c>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a10      	ldr	r2, [pc, #64]	@ (80017c0 <HAL_ADC_ConfigChannel+0x240>)
 8001780:	fba2 2303 	umull	r2, r3, r2, r3
 8001784:	0c9a      	lsrs	r2, r3, #18
 8001786:	4613      	mov	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	4413      	add	r3, r2
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001790:	e002      	b.n	8001798 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	3b01      	subs	r3, #1
 8001796:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1f9      	bne.n	8001792 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80017a6:	2300      	movs	r3, #0
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3714      	adds	r7, #20
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	40012300 	.word	0x40012300
 80017b8:	40012000 	.word	0x40012000
 80017bc:	20000000 	.word	0x20000000
 80017c0:	431bde83 	.word	0x431bde83

080017c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017cc:	4b79      	ldr	r3, [pc, #484]	@ (80019b4 <ADC_Init+0x1f0>)
 80017ce:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	685a      	ldr	r2, [r3, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	431a      	orrs	r2, r3
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	685a      	ldr	r2, [r3, #4]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6859      	ldr	r1, [r3, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	691b      	ldr	r3, [r3, #16]
 8001804:	021a      	lsls	r2, r3, #8
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	430a      	orrs	r2, r1
 800180c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	685a      	ldr	r2, [r3, #4]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800181c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	6859      	ldr	r1, [r3, #4]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	430a      	orrs	r2, r1
 800182e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	689a      	ldr	r2, [r3, #8]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800183e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6899      	ldr	r1, [r3, #8]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	68da      	ldr	r2, [r3, #12]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	430a      	orrs	r2, r1
 8001850:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001856:	4a58      	ldr	r2, [pc, #352]	@ (80019b8 <ADC_Init+0x1f4>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d022      	beq.n	80018a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689a      	ldr	r2, [r3, #8]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800186a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	6899      	ldr	r1, [r3, #8]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	430a      	orrs	r2, r1
 800187c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800188c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6899      	ldr	r1, [r3, #8]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	430a      	orrs	r2, r1
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	e00f      	b.n	80018c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	689a      	ldr	r2, [r3, #8]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80018b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	689a      	ldr	r2, [r3, #8]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80018c0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f022 0202 	bic.w	r2, r2, #2
 80018d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	6899      	ldr	r1, [r3, #8]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	7e1b      	ldrb	r3, [r3, #24]
 80018dc:	005a      	lsls	r2, r3, #1
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	430a      	orrs	r2, r1
 80018e4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d01b      	beq.n	8001928 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	685a      	ldr	r2, [r3, #4]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80018fe:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	685a      	ldr	r2, [r3, #4]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800190e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	6859      	ldr	r1, [r3, #4]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800191a:	3b01      	subs	r3, #1
 800191c:	035a      	lsls	r2, r3, #13
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	430a      	orrs	r2, r1
 8001924:	605a      	str	r2, [r3, #4]
 8001926:	e007      	b.n	8001938 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	685a      	ldr	r2, [r3, #4]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001936:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001946:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	69db      	ldr	r3, [r3, #28]
 8001952:	3b01      	subs	r3, #1
 8001954:	051a      	lsls	r2, r3, #20
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	430a      	orrs	r2, r1
 800195c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800196c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	6899      	ldr	r1, [r3, #8]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800197a:	025a      	lsls	r2, r3, #9
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	430a      	orrs	r2, r1
 8001982:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	689a      	ldr	r2, [r3, #8]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001992:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	6899      	ldr	r1, [r3, #8]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	029a      	lsls	r2, r3, #10
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	430a      	orrs	r2, r1
 80019a6:	609a      	str	r2, [r3, #8]
}
 80019a8:	bf00      	nop
 80019aa:	3714      	adds	r7, #20
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr
 80019b4:	40012300 	.word	0x40012300
 80019b8:	0f000001 	.word	0x0f000001

080019bc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019c8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d13c      	bne.n	8001a50 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d12b      	bne.n	8001a48 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d127      	bne.n	8001a48 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019fe:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d006      	beq.n	8001a14 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d119      	bne.n	8001a48 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	685a      	ldr	r2, [r3, #4]
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f022 0220 	bic.w	r2, r2, #32
 8001a22:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d105      	bne.n	8001a48 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a40:	f043 0201 	orr.w	r2, r3, #1
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a48:	68f8      	ldr	r0, [r7, #12]
 8001a4a:	f7ff fd7a 	bl	8001542 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001a4e:	e00e      	b.n	8001a6e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a54:	f003 0310 	and.w	r3, r3, #16
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d003      	beq.n	8001a64 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001a5c:	68f8      	ldr	r0, [r7, #12]
 8001a5e:	f7ff fd84 	bl	800156a <HAL_ADC_ErrorCallback>
}
 8001a62:	e004      	b.n	8001a6e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	4798      	blx	r3
}
 8001a6e:	bf00      	nop
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b084      	sub	sp, #16
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a82:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001a84:	68f8      	ldr	r0, [r7, #12]
 8001a86:	f7ff fd66 	bl	8001556 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001a8a:	bf00      	nop
 8001a8c:	3710      	adds	r7, #16
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b084      	sub	sp, #16
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a9e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2240      	movs	r2, #64	@ 0x40
 8001aa4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aaa:	f043 0204 	orr.w	r2, r3, #4
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ab2:	68f8      	ldr	r0, [r7, #12]
 8001ab4:	f7ff fd59 	bl	800156a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ab8:	bf00      	nop
 8001aba:	3710      	adds	r7, #16
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b04 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001adc:	4013      	ands	r3, r2
 8001ade:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ae8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001aec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001af0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001af2:	4a04      	ldr	r2, [pc, #16]	@ (8001b04 <__NVIC_SetPriorityGrouping+0x44>)
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	60d3      	str	r3, [r2, #12]
}
 8001af8:	bf00      	nop
 8001afa:	3714      	adds	r7, #20
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b0c:	4b04      	ldr	r3, [pc, #16]	@ (8001b20 <__NVIC_GetPriorityGrouping+0x18>)
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	0a1b      	lsrs	r3, r3, #8
 8001b12:	f003 0307 	and.w	r3, r3, #7
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	e000ed00 	.word	0xe000ed00

08001b24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	db0b      	blt.n	8001b4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b36:	79fb      	ldrb	r3, [r7, #7]
 8001b38:	f003 021f 	and.w	r2, r3, #31
 8001b3c:	4907      	ldr	r1, [pc, #28]	@ (8001b5c <__NVIC_EnableIRQ+0x38>)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	095b      	lsrs	r3, r3, #5
 8001b44:	2001      	movs	r0, #1
 8001b46:	fa00 f202 	lsl.w	r2, r0, r2
 8001b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b4e:	bf00      	nop
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	e000e100 	.word	0xe000e100

08001b60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	6039      	str	r1, [r7, #0]
 8001b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	db0a      	blt.n	8001b8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	490c      	ldr	r1, [pc, #48]	@ (8001bac <__NVIC_SetPriority+0x4c>)
 8001b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7e:	0112      	lsls	r2, r2, #4
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	440b      	add	r3, r1
 8001b84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b88:	e00a      	b.n	8001ba0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	4908      	ldr	r1, [pc, #32]	@ (8001bb0 <__NVIC_SetPriority+0x50>)
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	3b04      	subs	r3, #4
 8001b98:	0112      	lsls	r2, r2, #4
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	761a      	strb	r2, [r3, #24]
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	e000e100 	.word	0xe000e100
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b089      	sub	sp, #36	@ 0x24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f1c3 0307 	rsb	r3, r3, #7
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	bf28      	it	cs
 8001bd2:	2304      	movcs	r3, #4
 8001bd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3304      	adds	r3, #4
 8001bda:	2b06      	cmp	r3, #6
 8001bdc:	d902      	bls.n	8001be4 <NVIC_EncodePriority+0x30>
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	3b03      	subs	r3, #3
 8001be2:	e000      	b.n	8001be6 <NVIC_EncodePriority+0x32>
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43da      	mvns	r2, r3
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	401a      	ands	r2, r3
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	fa01 f303 	lsl.w	r3, r1, r3
 8001c06:	43d9      	mvns	r1, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c0c:	4313      	orrs	r3, r2
         );
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3724      	adds	r7, #36	@ 0x24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
	...

08001c1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c2c:	d301      	bcc.n	8001c32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e00f      	b.n	8001c52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c32:	4a0a      	ldr	r2, [pc, #40]	@ (8001c5c <SysTick_Config+0x40>)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c3a:	210f      	movs	r1, #15
 8001c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c40:	f7ff ff8e 	bl	8001b60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c44:	4b05      	ldr	r3, [pc, #20]	@ (8001c5c <SysTick_Config+0x40>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c4a:	4b04      	ldr	r3, [pc, #16]	@ (8001c5c <SysTick_Config+0x40>)
 8001c4c:	2207      	movs	r2, #7
 8001c4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	e000e010 	.word	0xe000e010

08001c60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	f7ff ff29 	bl	8001ac0 <__NVIC_SetPriorityGrouping>
}
 8001c6e:	bf00      	nop
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b086      	sub	sp, #24
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	60b9      	str	r1, [r7, #8]
 8001c80:	607a      	str	r2, [r7, #4]
 8001c82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c88:	f7ff ff3e 	bl	8001b08 <__NVIC_GetPriorityGrouping>
 8001c8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	68b9      	ldr	r1, [r7, #8]
 8001c92:	6978      	ldr	r0, [r7, #20]
 8001c94:	f7ff ff8e 	bl	8001bb4 <NVIC_EncodePriority>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c9e:	4611      	mov	r1, r2
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff ff5d 	bl	8001b60 <__NVIC_SetPriority>
}
 8001ca6:	bf00      	nop
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff31 	bl	8001b24 <__NVIC_EnableIRQ>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b082      	sub	sp, #8
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7ff ffa2 	bl	8001c1c <SysTick_Config>
 8001cd8:	4603      	mov	r3, r0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001cf0:	f7ff f9b4 	bl	800105c <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e099      	b.n	8001e34 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2202      	movs	r2, #2
 8001d04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f022 0201 	bic.w	r2, r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d20:	e00f      	b.n	8001d42 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d22:	f7ff f99b 	bl	800105c <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	2b05      	cmp	r3, #5
 8001d2e:	d908      	bls.n	8001d42 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2220      	movs	r2, #32
 8001d34:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2203      	movs	r2, #3
 8001d3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e078      	b.n	8001e34 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d1e8      	bne.n	8001d22 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d58:	697a      	ldr	r2, [r7, #20]
 8001d5a:	4b38      	ldr	r3, [pc, #224]	@ (8001e3c <HAL_DMA_Init+0x158>)
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a1b      	ldr	r3, [r3, #32]
 8001d8c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d8e:	697a      	ldr	r2, [r7, #20]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d98:	2b04      	cmp	r3, #4
 8001d9a:	d107      	bne.n	8001dac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da4:	4313      	orrs	r3, r2
 8001da6:	697a      	ldr	r2, [r7, #20]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	f023 0307 	bic.w	r3, r3, #7
 8001dc2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc8:	697a      	ldr	r2, [r7, #20]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d117      	bne.n	8001e06 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dda:	697a      	ldr	r2, [r7, #20]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d00e      	beq.n	8001e06 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 fa6f 	bl	80022cc <DMA_CheckFifoParam>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d008      	beq.n	8001e06 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2240      	movs	r2, #64	@ 0x40
 8001df8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001e02:	2301      	movs	r3, #1
 8001e04:	e016      	b.n	8001e34 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 fa26 	bl	8002260 <DMA_CalcBaseAndBitshift>
 8001e14:	4603      	mov	r3, r0
 8001e16:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e1c:	223f      	movs	r2, #63	@ 0x3f
 8001e1e:	409a      	lsls	r2, r3
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2200      	movs	r2, #0
 8001e28:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	f010803f 	.word	0xf010803f

08001e40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e56:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d101      	bne.n	8001e66 <HAL_DMA_Start_IT+0x26>
 8001e62:	2302      	movs	r3, #2
 8001e64:	e040      	b.n	8001ee8 <HAL_DMA_Start_IT+0xa8>
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d12f      	bne.n	8001eda <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2202      	movs	r2, #2
 8001e7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2200      	movs	r2, #0
 8001e86:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	68b9      	ldr	r1, [r7, #8]
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	f000 f9b8 	bl	8002204 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e98:	223f      	movs	r2, #63	@ 0x3f
 8001e9a:	409a      	lsls	r2, r3
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0216 	orr.w	r2, r2, #22
 8001eae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d007      	beq.n	8001ec8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f042 0208 	orr.w	r2, r2, #8
 8001ec6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f042 0201 	orr.w	r2, r2, #1
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	e005      	b.n	8001ee6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001efc:	4b8e      	ldr	r3, [pc, #568]	@ (8002138 <HAL_DMA_IRQHandler+0x248>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a8e      	ldr	r2, [pc, #568]	@ (800213c <HAL_DMA_IRQHandler+0x24c>)
 8001f02:	fba2 2303 	umull	r2, r3, r2, r3
 8001f06:	0a9b      	lsrs	r3, r3, #10
 8001f08:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f0e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f1a:	2208      	movs	r2, #8
 8001f1c:	409a      	lsls	r2, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	4013      	ands	r3, r2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d01a      	beq.n	8001f5c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0304 	and.w	r3, r3, #4
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d013      	beq.n	8001f5c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 0204 	bic.w	r2, r2, #4
 8001f42:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f48:	2208      	movs	r2, #8
 8001f4a:	409a      	lsls	r2, r3
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f54:	f043 0201 	orr.w	r2, r3, #1
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f60:	2201      	movs	r2, #1
 8001f62:	409a      	lsls	r2, r3
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	4013      	ands	r3, r2
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d012      	beq.n	8001f92 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00b      	beq.n	8001f92 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f7e:	2201      	movs	r2, #1
 8001f80:	409a      	lsls	r2, r3
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f8a:	f043 0202 	orr.w	r2, r3, #2
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f96:	2204      	movs	r2, #4
 8001f98:	409a      	lsls	r2, r3
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d012      	beq.n	8001fc8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0302 	and.w	r3, r3, #2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d00b      	beq.n	8001fc8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fb4:	2204      	movs	r2, #4
 8001fb6:	409a      	lsls	r2, r3
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fc0:	f043 0204 	orr.w	r2, r3, #4
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fcc:	2210      	movs	r2, #16
 8001fce:	409a      	lsls	r2, r3
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d043      	beq.n	8002060 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0308 	and.w	r3, r3, #8
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d03c      	beq.n	8002060 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fea:	2210      	movs	r2, #16
 8001fec:	409a      	lsls	r2, r3
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d018      	beq.n	8002032 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d108      	bne.n	8002020 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002012:	2b00      	cmp	r3, #0
 8002014:	d024      	beq.n	8002060 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	4798      	blx	r3
 800201e:	e01f      	b.n	8002060 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002024:	2b00      	cmp	r3, #0
 8002026:	d01b      	beq.n	8002060 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	4798      	blx	r3
 8002030:	e016      	b.n	8002060 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800203c:	2b00      	cmp	r3, #0
 800203e:	d107      	bne.n	8002050 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f022 0208 	bic.w	r2, r2, #8
 800204e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002054:	2b00      	cmp	r3, #0
 8002056:	d003      	beq.n	8002060 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002064:	2220      	movs	r2, #32
 8002066:	409a      	lsls	r2, r3
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	4013      	ands	r3, r2
 800206c:	2b00      	cmp	r3, #0
 800206e:	f000 808f 	beq.w	8002190 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0310 	and.w	r3, r3, #16
 800207c:	2b00      	cmp	r3, #0
 800207e:	f000 8087 	beq.w	8002190 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002086:	2220      	movs	r2, #32
 8002088:	409a      	lsls	r2, r3
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b05      	cmp	r3, #5
 8002098:	d136      	bne.n	8002108 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f022 0216 	bic.w	r2, r2, #22
 80020a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	695a      	ldr	r2, [r3, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d103      	bne.n	80020ca <HAL_DMA_IRQHandler+0x1da>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d007      	beq.n	80020da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 0208 	bic.w	r2, r2, #8
 80020d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020de:	223f      	movs	r2, #63	@ 0x3f
 80020e0:	409a      	lsls	r2, r3
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d07e      	beq.n	80021fc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	4798      	blx	r3
        }
        return;
 8002106:	e079      	b.n	80021fc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d01d      	beq.n	8002152 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d10d      	bne.n	8002140 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002128:	2b00      	cmp	r3, #0
 800212a:	d031      	beq.n	8002190 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	4798      	blx	r3
 8002134:	e02c      	b.n	8002190 <HAL_DMA_IRQHandler+0x2a0>
 8002136:	bf00      	nop
 8002138:	20000000 	.word	0x20000000
 800213c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002144:	2b00      	cmp	r3, #0
 8002146:	d023      	beq.n	8002190 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	4798      	blx	r3
 8002150:	e01e      	b.n	8002190 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800215c:	2b00      	cmp	r3, #0
 800215e:	d10f      	bne.n	8002180 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f022 0210 	bic.w	r2, r2, #16
 800216e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2201      	movs	r2, #1
 8002174:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002184:	2b00      	cmp	r3, #0
 8002186:	d003      	beq.n	8002190 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002194:	2b00      	cmp	r3, #0
 8002196:	d032      	beq.n	80021fe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d022      	beq.n	80021ea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2205      	movs	r2, #5
 80021a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f022 0201 	bic.w	r2, r2, #1
 80021ba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	3301      	adds	r3, #1
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d307      	bcc.n	80021d8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0301 	and.w	r3, r3, #1
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f2      	bne.n	80021bc <HAL_DMA_IRQHandler+0x2cc>
 80021d6:	e000      	b.n	80021da <HAL_DMA_IRQHandler+0x2ea>
          break;
 80021d8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2201      	movs	r2, #1
 80021de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d005      	beq.n	80021fe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	4798      	blx	r3
 80021fa:	e000      	b.n	80021fe <HAL_DMA_IRQHandler+0x30e>
        return;
 80021fc:	bf00      	nop
    }
  }
}
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
 8002210:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002220:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	683a      	ldr	r2, [r7, #0]
 8002228:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	2b40      	cmp	r3, #64	@ 0x40
 8002230:	d108      	bne.n	8002244 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68ba      	ldr	r2, [r7, #8]
 8002240:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002242:	e007      	b.n	8002254 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68ba      	ldr	r2, [r7, #8]
 800224a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	60da      	str	r2, [r3, #12]
}
 8002254:	bf00      	nop
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002260:	b480      	push	{r7}
 8002262:	b085      	sub	sp, #20
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	b2db      	uxtb	r3, r3
 800226e:	3b10      	subs	r3, #16
 8002270:	4a14      	ldr	r2, [pc, #80]	@ (80022c4 <DMA_CalcBaseAndBitshift+0x64>)
 8002272:	fba2 2303 	umull	r2, r3, r2, r3
 8002276:	091b      	lsrs	r3, r3, #4
 8002278:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800227a:	4a13      	ldr	r2, [pc, #76]	@ (80022c8 <DMA_CalcBaseAndBitshift+0x68>)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	4413      	add	r3, r2
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	461a      	mov	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2b03      	cmp	r3, #3
 800228c:	d909      	bls.n	80022a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002296:	f023 0303 	bic.w	r3, r3, #3
 800229a:	1d1a      	adds	r2, r3, #4
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	659a      	str	r2, [r3, #88]	@ 0x58
 80022a0:	e007      	b.n	80022b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80022aa:	f023 0303 	bic.w	r3, r3, #3
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3714      	adds	r7, #20
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	aaaaaaab 	.word	0xaaaaaaab
 80022c8:	08006124 	.word	0x08006124

080022cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022d4:	2300      	movs	r3, #0
 80022d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d11f      	bne.n	8002326 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	2b03      	cmp	r3, #3
 80022ea:	d856      	bhi.n	800239a <DMA_CheckFifoParam+0xce>
 80022ec:	a201      	add	r2, pc, #4	@ (adr r2, 80022f4 <DMA_CheckFifoParam+0x28>)
 80022ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022f2:	bf00      	nop
 80022f4:	08002305 	.word	0x08002305
 80022f8:	08002317 	.word	0x08002317
 80022fc:	08002305 	.word	0x08002305
 8002300:	0800239b 	.word	0x0800239b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002308:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d046      	beq.n	800239e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002314:	e043      	b.n	800239e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800231a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800231e:	d140      	bne.n	80023a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002324:	e03d      	b.n	80023a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	699b      	ldr	r3, [r3, #24]
 800232a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800232e:	d121      	bne.n	8002374 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	2b03      	cmp	r3, #3
 8002334:	d837      	bhi.n	80023a6 <DMA_CheckFifoParam+0xda>
 8002336:	a201      	add	r2, pc, #4	@ (adr r2, 800233c <DMA_CheckFifoParam+0x70>)
 8002338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800233c:	0800234d 	.word	0x0800234d
 8002340:	08002353 	.word	0x08002353
 8002344:	0800234d 	.word	0x0800234d
 8002348:	08002365 	.word	0x08002365
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	73fb      	strb	r3, [r7, #15]
      break;
 8002350:	e030      	b.n	80023b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002356:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d025      	beq.n	80023aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002362:	e022      	b.n	80023aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002368:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800236c:	d11f      	bne.n	80023ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002372:	e01c      	b.n	80023ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	2b02      	cmp	r3, #2
 8002378:	d903      	bls.n	8002382 <DMA_CheckFifoParam+0xb6>
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2b03      	cmp	r3, #3
 800237e:	d003      	beq.n	8002388 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002380:	e018      	b.n	80023b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	73fb      	strb	r3, [r7, #15]
      break;
 8002386:	e015      	b.n	80023b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800238c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d00e      	beq.n	80023b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	73fb      	strb	r3, [r7, #15]
      break;
 8002398:	e00b      	b.n	80023b2 <DMA_CheckFifoParam+0xe6>
      break;
 800239a:	bf00      	nop
 800239c:	e00a      	b.n	80023b4 <DMA_CheckFifoParam+0xe8>
      break;
 800239e:	bf00      	nop
 80023a0:	e008      	b.n	80023b4 <DMA_CheckFifoParam+0xe8>
      break;
 80023a2:	bf00      	nop
 80023a4:	e006      	b.n	80023b4 <DMA_CheckFifoParam+0xe8>
      break;
 80023a6:	bf00      	nop
 80023a8:	e004      	b.n	80023b4 <DMA_CheckFifoParam+0xe8>
      break;
 80023aa:	bf00      	nop
 80023ac:	e002      	b.n	80023b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80023ae:	bf00      	nop
 80023b0:	e000      	b.n	80023b4 <DMA_CheckFifoParam+0xe8>
      break;
 80023b2:	bf00      	nop
    }
  } 
  
  return status; 
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3714      	adds	r7, #20
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop

080023c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b089      	sub	sp, #36	@ 0x24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023ce:	2300      	movs	r3, #0
 80023d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023da:	2300      	movs	r3, #0
 80023dc:	61fb      	str	r3, [r7, #28]
 80023de:	e16b      	b.n	80026b8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023e0:	2201      	movs	r2, #1
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	697a      	ldr	r2, [r7, #20]
 80023f0:	4013      	ands	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	f040 815a 	bne.w	80026b2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f003 0303 	and.w	r3, r3, #3
 8002406:	2b01      	cmp	r3, #1
 8002408:	d005      	beq.n	8002416 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002412:	2b02      	cmp	r3, #2
 8002414:	d130      	bne.n	8002478 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	2203      	movs	r2, #3
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43db      	mvns	r3, r3
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	4013      	ands	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	4313      	orrs	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800244c:	2201      	movs	r2, #1
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4013      	ands	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	091b      	lsrs	r3, r3, #4
 8002462:	f003 0201 	and.w	r2, r3, #1
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	4313      	orrs	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 0303 	and.w	r3, r3, #3
 8002480:	2b03      	cmp	r3, #3
 8002482:	d017      	beq.n	80024b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	2203      	movs	r2, #3
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	43db      	mvns	r3, r3
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	4013      	ands	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 0303 	and.w	r3, r3, #3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d123      	bne.n	8002508 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	08da      	lsrs	r2, r3, #3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3208      	adds	r2, #8
 80024c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	f003 0307 	and.w	r3, r3, #7
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	220f      	movs	r2, #15
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4013      	ands	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	691a      	ldr	r2, [r3, #16]
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	f003 0307 	and.w	r3, r3, #7
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	08da      	lsrs	r2, r3, #3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	3208      	adds	r2, #8
 8002502:	69b9      	ldr	r1, [r7, #24]
 8002504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	2203      	movs	r2, #3
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	69ba      	ldr	r2, [r7, #24]
 800251c:	4013      	ands	r3, r2
 800251e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f003 0203 	and.w	r2, r3, #3
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	4313      	orrs	r3, r2
 8002534:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 80b4 	beq.w	80026b2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	60fb      	str	r3, [r7, #12]
 800254e:	4b60      	ldr	r3, [pc, #384]	@ (80026d0 <HAL_GPIO_Init+0x30c>)
 8002550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002552:	4a5f      	ldr	r2, [pc, #380]	@ (80026d0 <HAL_GPIO_Init+0x30c>)
 8002554:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002558:	6453      	str	r3, [r2, #68]	@ 0x44
 800255a:	4b5d      	ldr	r3, [pc, #372]	@ (80026d0 <HAL_GPIO_Init+0x30c>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002566:	4a5b      	ldr	r2, [pc, #364]	@ (80026d4 <HAL_GPIO_Init+0x310>)
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	089b      	lsrs	r3, r3, #2
 800256c:	3302      	adds	r3, #2
 800256e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002572:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	f003 0303 	and.w	r3, r3, #3
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	220f      	movs	r2, #15
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	43db      	mvns	r3, r3
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	4013      	ands	r3, r2
 8002588:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a52      	ldr	r2, [pc, #328]	@ (80026d8 <HAL_GPIO_Init+0x314>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d02b      	beq.n	80025ea <HAL_GPIO_Init+0x226>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a51      	ldr	r2, [pc, #324]	@ (80026dc <HAL_GPIO_Init+0x318>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d025      	beq.n	80025e6 <HAL_GPIO_Init+0x222>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a50      	ldr	r2, [pc, #320]	@ (80026e0 <HAL_GPIO_Init+0x31c>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d01f      	beq.n	80025e2 <HAL_GPIO_Init+0x21e>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a4f      	ldr	r2, [pc, #316]	@ (80026e4 <HAL_GPIO_Init+0x320>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d019      	beq.n	80025de <HAL_GPIO_Init+0x21a>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a4e      	ldr	r2, [pc, #312]	@ (80026e8 <HAL_GPIO_Init+0x324>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d013      	beq.n	80025da <HAL_GPIO_Init+0x216>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a4d      	ldr	r2, [pc, #308]	@ (80026ec <HAL_GPIO_Init+0x328>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d00d      	beq.n	80025d6 <HAL_GPIO_Init+0x212>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a4c      	ldr	r2, [pc, #304]	@ (80026f0 <HAL_GPIO_Init+0x32c>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d007      	beq.n	80025d2 <HAL_GPIO_Init+0x20e>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a4b      	ldr	r2, [pc, #300]	@ (80026f4 <HAL_GPIO_Init+0x330>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d101      	bne.n	80025ce <HAL_GPIO_Init+0x20a>
 80025ca:	2307      	movs	r3, #7
 80025cc:	e00e      	b.n	80025ec <HAL_GPIO_Init+0x228>
 80025ce:	2308      	movs	r3, #8
 80025d0:	e00c      	b.n	80025ec <HAL_GPIO_Init+0x228>
 80025d2:	2306      	movs	r3, #6
 80025d4:	e00a      	b.n	80025ec <HAL_GPIO_Init+0x228>
 80025d6:	2305      	movs	r3, #5
 80025d8:	e008      	b.n	80025ec <HAL_GPIO_Init+0x228>
 80025da:	2304      	movs	r3, #4
 80025dc:	e006      	b.n	80025ec <HAL_GPIO_Init+0x228>
 80025de:	2303      	movs	r3, #3
 80025e0:	e004      	b.n	80025ec <HAL_GPIO_Init+0x228>
 80025e2:	2302      	movs	r3, #2
 80025e4:	e002      	b.n	80025ec <HAL_GPIO_Init+0x228>
 80025e6:	2301      	movs	r3, #1
 80025e8:	e000      	b.n	80025ec <HAL_GPIO_Init+0x228>
 80025ea:	2300      	movs	r3, #0
 80025ec:	69fa      	ldr	r2, [r7, #28]
 80025ee:	f002 0203 	and.w	r2, r2, #3
 80025f2:	0092      	lsls	r2, r2, #2
 80025f4:	4093      	lsls	r3, r2
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025fc:	4935      	ldr	r1, [pc, #212]	@ (80026d4 <HAL_GPIO_Init+0x310>)
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	089b      	lsrs	r3, r3, #2
 8002602:	3302      	adds	r3, #2
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800260a:	4b3b      	ldr	r3, [pc, #236]	@ (80026f8 <HAL_GPIO_Init+0x334>)
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	43db      	mvns	r3, r3
 8002614:	69ba      	ldr	r2, [r7, #24]
 8002616:	4013      	ands	r3, r2
 8002618:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d003      	beq.n	800262e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002626:	69ba      	ldr	r2, [r7, #24]
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	4313      	orrs	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800262e:	4a32      	ldr	r2, [pc, #200]	@ (80026f8 <HAL_GPIO_Init+0x334>)
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002634:	4b30      	ldr	r3, [pc, #192]	@ (80026f8 <HAL_GPIO_Init+0x334>)
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	43db      	mvns	r3, r3
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	4013      	ands	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d003      	beq.n	8002658 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002650:	69ba      	ldr	r2, [r7, #24]
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	4313      	orrs	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002658:	4a27      	ldr	r2, [pc, #156]	@ (80026f8 <HAL_GPIO_Init+0x334>)
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800265e:	4b26      	ldr	r3, [pc, #152]	@ (80026f8 <HAL_GPIO_Init+0x334>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	43db      	mvns	r3, r3
 8002668:	69ba      	ldr	r2, [r7, #24]
 800266a:	4013      	ands	r3, r2
 800266c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d003      	beq.n	8002682 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800267a:	69ba      	ldr	r2, [r7, #24]
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	4313      	orrs	r3, r2
 8002680:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002682:	4a1d      	ldr	r2, [pc, #116]	@ (80026f8 <HAL_GPIO_Init+0x334>)
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002688:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <HAL_GPIO_Init+0x334>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	43db      	mvns	r3, r3
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	4013      	ands	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d003      	beq.n	80026ac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026ac:	4a12      	ldr	r2, [pc, #72]	@ (80026f8 <HAL_GPIO_Init+0x334>)
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	3301      	adds	r3, #1
 80026b6:	61fb      	str	r3, [r7, #28]
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	2b0f      	cmp	r3, #15
 80026bc:	f67f ae90 	bls.w	80023e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026c0:	bf00      	nop
 80026c2:	bf00      	nop
 80026c4:	3724      	adds	r7, #36	@ 0x24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	40023800 	.word	0x40023800
 80026d4:	40013800 	.word	0x40013800
 80026d8:	40020000 	.word	0x40020000
 80026dc:	40020400 	.word	0x40020400
 80026e0:	40020800 	.word	0x40020800
 80026e4:	40020c00 	.word	0x40020c00
 80026e8:	40021000 	.word	0x40021000
 80026ec:	40021400 	.word	0x40021400
 80026f0:	40021800 	.word	0x40021800
 80026f4:	40021c00 	.word	0x40021c00
 80026f8:	40013c00 	.word	0x40013c00

080026fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	460b      	mov	r3, r1
 8002706:	807b      	strh	r3, [r7, #2]
 8002708:	4613      	mov	r3, r2
 800270a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800270c:	787b      	ldrb	r3, [r7, #1]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d003      	beq.n	800271a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002712:	887a      	ldrh	r2, [r7, #2]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002718:	e003      	b.n	8002722 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800271a:	887b      	ldrh	r3, [r7, #2]
 800271c:	041a      	lsls	r2, r3, #16
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	619a      	str	r2, [r3, #24]
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
	...

08002730 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800273a:	4b08      	ldr	r3, [pc, #32]	@ (800275c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800273c:	695a      	ldr	r2, [r3, #20]
 800273e:	88fb      	ldrh	r3, [r7, #6]
 8002740:	4013      	ands	r3, r2
 8002742:	2b00      	cmp	r3, #0
 8002744:	d006      	beq.n	8002754 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002746:	4a05      	ldr	r2, [pc, #20]	@ (800275c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002748:	88fb      	ldrh	r3, [r7, #6]
 800274a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800274c:	88fb      	ldrh	r3, [r7, #6]
 800274e:	4618      	mov	r0, r3
 8002750:	f7fd ffaa 	bl	80006a8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002754:	bf00      	nop
 8002756:	3708      	adds	r7, #8
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	40013c00 	.word	0x40013c00

08002760 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d101      	bne.n	8002772 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e267      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	2b00      	cmp	r3, #0
 800277c:	d075      	beq.n	800286a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800277e:	4b88      	ldr	r3, [pc, #544]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	f003 030c 	and.w	r3, r3, #12
 8002786:	2b04      	cmp	r3, #4
 8002788:	d00c      	beq.n	80027a4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800278a:	4b85      	ldr	r3, [pc, #532]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002792:	2b08      	cmp	r3, #8
 8002794:	d112      	bne.n	80027bc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002796:	4b82      	ldr	r3, [pc, #520]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800279e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027a2:	d10b      	bne.n	80027bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a4:	4b7e      	ldr	r3, [pc, #504]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d05b      	beq.n	8002868 <HAL_RCC_OscConfig+0x108>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d157      	bne.n	8002868 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e242      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027c4:	d106      	bne.n	80027d4 <HAL_RCC_OscConfig+0x74>
 80027c6:	4b76      	ldr	r3, [pc, #472]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a75      	ldr	r2, [pc, #468]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80027cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027d0:	6013      	str	r3, [r2, #0]
 80027d2:	e01d      	b.n	8002810 <HAL_RCC_OscConfig+0xb0>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027dc:	d10c      	bne.n	80027f8 <HAL_RCC_OscConfig+0x98>
 80027de:	4b70      	ldr	r3, [pc, #448]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a6f      	ldr	r2, [pc, #444]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80027e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027e8:	6013      	str	r3, [r2, #0]
 80027ea:	4b6d      	ldr	r3, [pc, #436]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a6c      	ldr	r2, [pc, #432]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80027f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027f4:	6013      	str	r3, [r2, #0]
 80027f6:	e00b      	b.n	8002810 <HAL_RCC_OscConfig+0xb0>
 80027f8:	4b69      	ldr	r3, [pc, #420]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a68      	ldr	r2, [pc, #416]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80027fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002802:	6013      	str	r3, [r2, #0]
 8002804:	4b66      	ldr	r3, [pc, #408]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a65      	ldr	r2, [pc, #404]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 800280a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800280e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d013      	beq.n	8002840 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002818:	f7fe fc20 	bl	800105c <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002820:	f7fe fc1c 	bl	800105c <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b64      	cmp	r3, #100	@ 0x64
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e207      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002832:	4b5b      	ldr	r3, [pc, #364]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0f0      	beq.n	8002820 <HAL_RCC_OscConfig+0xc0>
 800283e:	e014      	b.n	800286a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002840:	f7fe fc0c 	bl	800105c <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002848:	f7fe fc08 	bl	800105c <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b64      	cmp	r3, #100	@ 0x64
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e1f3      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800285a:	4b51      	ldr	r3, [pc, #324]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1f0      	bne.n	8002848 <HAL_RCC_OscConfig+0xe8>
 8002866:	e000      	b.n	800286a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002868:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d063      	beq.n	800293e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002876:	4b4a      	ldr	r3, [pc, #296]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f003 030c 	and.w	r3, r3, #12
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00b      	beq.n	800289a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002882:	4b47      	ldr	r3, [pc, #284]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800288a:	2b08      	cmp	r3, #8
 800288c:	d11c      	bne.n	80028c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800288e:	4b44      	ldr	r3, [pc, #272]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d116      	bne.n	80028c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800289a:	4b41      	ldr	r3, [pc, #260]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0302 	and.w	r3, r3, #2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d005      	beq.n	80028b2 <HAL_RCC_OscConfig+0x152>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d001      	beq.n	80028b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e1c7      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b2:	4b3b      	ldr	r3, [pc, #236]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	00db      	lsls	r3, r3, #3
 80028c0:	4937      	ldr	r1, [pc, #220]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028c6:	e03a      	b.n	800293e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d020      	beq.n	8002912 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028d0:	4b34      	ldr	r3, [pc, #208]	@ (80029a4 <HAL_RCC_OscConfig+0x244>)
 80028d2:	2201      	movs	r2, #1
 80028d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d6:	f7fe fbc1 	bl	800105c <HAL_GetTick>
 80028da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028dc:	e008      	b.n	80028f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028de:	f7fe fbbd 	bl	800105c <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e1a8      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028f0:	4b2b      	ldr	r3, [pc, #172]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d0f0      	beq.n	80028de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028fc:	4b28      	ldr	r3, [pc, #160]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	00db      	lsls	r3, r3, #3
 800290a:	4925      	ldr	r1, [pc, #148]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 800290c:	4313      	orrs	r3, r2
 800290e:	600b      	str	r3, [r1, #0]
 8002910:	e015      	b.n	800293e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002912:	4b24      	ldr	r3, [pc, #144]	@ (80029a4 <HAL_RCC_OscConfig+0x244>)
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002918:	f7fe fba0 	bl	800105c <HAL_GetTick>
 800291c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800291e:	e008      	b.n	8002932 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002920:	f7fe fb9c 	bl	800105c <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e187      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002932:	4b1b      	ldr	r3, [pc, #108]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f0      	bne.n	8002920 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0308 	and.w	r3, r3, #8
 8002946:	2b00      	cmp	r3, #0
 8002948:	d036      	beq.n	80029b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	695b      	ldr	r3, [r3, #20]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d016      	beq.n	8002980 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002952:	4b15      	ldr	r3, [pc, #84]	@ (80029a8 <HAL_RCC_OscConfig+0x248>)
 8002954:	2201      	movs	r2, #1
 8002956:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002958:	f7fe fb80 	bl	800105c <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002960:	f7fe fb7c 	bl	800105c <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e167      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002972:	4b0b      	ldr	r3, [pc, #44]	@ (80029a0 <HAL_RCC_OscConfig+0x240>)
 8002974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d0f0      	beq.n	8002960 <HAL_RCC_OscConfig+0x200>
 800297e:	e01b      	b.n	80029b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002980:	4b09      	ldr	r3, [pc, #36]	@ (80029a8 <HAL_RCC_OscConfig+0x248>)
 8002982:	2200      	movs	r2, #0
 8002984:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002986:	f7fe fb69 	bl	800105c <HAL_GetTick>
 800298a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800298c:	e00e      	b.n	80029ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298e:	f7fe fb65 	bl	800105c <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	2b02      	cmp	r3, #2
 800299a:	d907      	bls.n	80029ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e150      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
 80029a0:	40023800 	.word	0x40023800
 80029a4:	42470000 	.word	0x42470000
 80029a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029ac:	4b88      	ldr	r3, [pc, #544]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 80029ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1ea      	bne.n	800298e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0304 	and.w	r3, r3, #4
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	f000 8097 	beq.w	8002af4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029c6:	2300      	movs	r3, #0
 80029c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029ca:	4b81      	ldr	r3, [pc, #516]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 80029cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d10f      	bne.n	80029f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	60bb      	str	r3, [r7, #8]
 80029da:	4b7d      	ldr	r3, [pc, #500]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029de:	4a7c      	ldr	r2, [pc, #496]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 80029e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80029e6:	4b7a      	ldr	r3, [pc, #488]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 80029e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ee:	60bb      	str	r3, [r7, #8]
 80029f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029f2:	2301      	movs	r3, #1
 80029f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029f6:	4b77      	ldr	r3, [pc, #476]	@ (8002bd4 <HAL_RCC_OscConfig+0x474>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d118      	bne.n	8002a34 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a02:	4b74      	ldr	r3, [pc, #464]	@ (8002bd4 <HAL_RCC_OscConfig+0x474>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a73      	ldr	r2, [pc, #460]	@ (8002bd4 <HAL_RCC_OscConfig+0x474>)
 8002a08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a0e:	f7fe fb25 	bl	800105c <HAL_GetTick>
 8002a12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a14:	e008      	b.n	8002a28 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a16:	f7fe fb21 	bl	800105c <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e10c      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a28:	4b6a      	ldr	r3, [pc, #424]	@ (8002bd4 <HAL_RCC_OscConfig+0x474>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d0f0      	beq.n	8002a16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d106      	bne.n	8002a4a <HAL_RCC_OscConfig+0x2ea>
 8002a3c:	4b64      	ldr	r3, [pc, #400]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a40:	4a63      	ldr	r2, [pc, #396]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002a42:	f043 0301 	orr.w	r3, r3, #1
 8002a46:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a48:	e01c      	b.n	8002a84 <HAL_RCC_OscConfig+0x324>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	2b05      	cmp	r3, #5
 8002a50:	d10c      	bne.n	8002a6c <HAL_RCC_OscConfig+0x30c>
 8002a52:	4b5f      	ldr	r3, [pc, #380]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002a54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a56:	4a5e      	ldr	r2, [pc, #376]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002a58:	f043 0304 	orr.w	r3, r3, #4
 8002a5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a5e:	4b5c      	ldr	r3, [pc, #368]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a62:	4a5b      	ldr	r2, [pc, #364]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002a64:	f043 0301 	orr.w	r3, r3, #1
 8002a68:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a6a:	e00b      	b.n	8002a84 <HAL_RCC_OscConfig+0x324>
 8002a6c:	4b58      	ldr	r3, [pc, #352]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002a6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a70:	4a57      	ldr	r2, [pc, #348]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002a72:	f023 0301 	bic.w	r3, r3, #1
 8002a76:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a78:	4b55      	ldr	r3, [pc, #340]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a7c:	4a54      	ldr	r2, [pc, #336]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002a7e:	f023 0304 	bic.w	r3, r3, #4
 8002a82:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d015      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a8c:	f7fe fae6 	bl	800105c <HAL_GetTick>
 8002a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a92:	e00a      	b.n	8002aaa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a94:	f7fe fae2 	bl	800105c <HAL_GetTick>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e0cb      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aaa:	4b49      	ldr	r3, [pc, #292]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d0ee      	beq.n	8002a94 <HAL_RCC_OscConfig+0x334>
 8002ab6:	e014      	b.n	8002ae2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ab8:	f7fe fad0 	bl	800105c <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002abe:	e00a      	b.n	8002ad6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ac0:	f7fe facc 	bl	800105c <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e0b5      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ad6:	4b3e      	ldr	r3, [pc, #248]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d1ee      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ae2:	7dfb      	ldrb	r3, [r7, #23]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d105      	bne.n	8002af4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae8:	4b39      	ldr	r3, [pc, #228]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aec:	4a38      	ldr	r2, [pc, #224]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002aee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002af2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 80a1 	beq.w	8002c40 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002afe:	4b34      	ldr	r3, [pc, #208]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 030c 	and.w	r3, r3, #12
 8002b06:	2b08      	cmp	r3, #8
 8002b08:	d05c      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d141      	bne.n	8002b96 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b12:	4b31      	ldr	r3, [pc, #196]	@ (8002bd8 <HAL_RCC_OscConfig+0x478>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b18:	f7fe faa0 	bl	800105c <HAL_GetTick>
 8002b1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b1e:	e008      	b.n	8002b32 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b20:	f7fe fa9c 	bl	800105c <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e087      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b32:	4b27      	ldr	r3, [pc, #156]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1f0      	bne.n	8002b20 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	69da      	ldr	r2, [r3, #28]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	431a      	orrs	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4c:	019b      	lsls	r3, r3, #6
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b54:	085b      	lsrs	r3, r3, #1
 8002b56:	3b01      	subs	r3, #1
 8002b58:	041b      	lsls	r3, r3, #16
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b60:	061b      	lsls	r3, r3, #24
 8002b62:	491b      	ldr	r1, [pc, #108]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b68:	4b1b      	ldr	r3, [pc, #108]	@ (8002bd8 <HAL_RCC_OscConfig+0x478>)
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6e:	f7fe fa75 	bl	800105c <HAL_GetTick>
 8002b72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b74:	e008      	b.n	8002b88 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b76:	f7fe fa71 	bl	800105c <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d901      	bls.n	8002b88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e05c      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b88:	4b11      	ldr	r3, [pc, #68]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d0f0      	beq.n	8002b76 <HAL_RCC_OscConfig+0x416>
 8002b94:	e054      	b.n	8002c40 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b96:	4b10      	ldr	r3, [pc, #64]	@ (8002bd8 <HAL_RCC_OscConfig+0x478>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9c:	f7fe fa5e 	bl	800105c <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ba4:	f7fe fa5a 	bl	800105c <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e045      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bb6:	4b06      	ldr	r3, [pc, #24]	@ (8002bd0 <HAL_RCC_OscConfig+0x470>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f0      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x444>
 8002bc2:	e03d      	b.n	8002c40 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d107      	bne.n	8002bdc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e038      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	40007000 	.word	0x40007000
 8002bd8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8002c4c <HAL_RCC_OscConfig+0x4ec>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d028      	beq.n	8002c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d121      	bne.n	8002c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d11a      	bne.n	8002c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d111      	bne.n	8002c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c22:	085b      	lsrs	r3, r3, #1
 8002c24:	3b01      	subs	r3, #1
 8002c26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d107      	bne.n	8002c3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d001      	beq.n	8002c40 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e000      	b.n	8002c42 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3718      	adds	r7, #24
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40023800 	.word	0x40023800

08002c50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e0cc      	b.n	8002dfe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c64:	4b68      	ldr	r3, [pc, #416]	@ (8002e08 <HAL_RCC_ClockConfig+0x1b8>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0307 	and.w	r3, r3, #7
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d90c      	bls.n	8002c8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c72:	4b65      	ldr	r3, [pc, #404]	@ (8002e08 <HAL_RCC_ClockConfig+0x1b8>)
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	b2d2      	uxtb	r2, r2
 8002c78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c7a:	4b63      	ldr	r3, [pc, #396]	@ (8002e08 <HAL_RCC_ClockConfig+0x1b8>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d001      	beq.n	8002c8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e0b8      	b.n	8002dfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d020      	beq.n	8002cda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0304 	and.w	r3, r3, #4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d005      	beq.n	8002cb0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ca4:	4b59      	ldr	r3, [pc, #356]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	4a58      	ldr	r2, [pc, #352]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002caa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002cae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0308 	and.w	r3, r3, #8
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d005      	beq.n	8002cc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cbc:	4b53      	ldr	r3, [pc, #332]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	4a52      	ldr	r2, [pc, #328]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002cc2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002cc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cc8:	4b50      	ldr	r3, [pc, #320]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	494d      	ldr	r1, [pc, #308]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d044      	beq.n	8002d70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d107      	bne.n	8002cfe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cee:	4b47      	ldr	r3, [pc, #284]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d119      	bne.n	8002d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e07f      	b.n	8002dfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d003      	beq.n	8002d0e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d0a:	2b03      	cmp	r3, #3
 8002d0c:	d107      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d0e:	4b3f      	ldr	r3, [pc, #252]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d109      	bne.n	8002d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e06f      	b.n	8002dfe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d1e:	4b3b      	ldr	r3, [pc, #236]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d101      	bne.n	8002d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e067      	b.n	8002dfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d2e:	4b37      	ldr	r3, [pc, #220]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	f023 0203 	bic.w	r2, r3, #3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	4934      	ldr	r1, [pc, #208]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d40:	f7fe f98c 	bl	800105c <HAL_GetTick>
 8002d44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d46:	e00a      	b.n	8002d5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d48:	f7fe f988 	bl	800105c <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e04f      	b.n	8002dfe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f003 020c 	and.w	r2, r3, #12
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d1eb      	bne.n	8002d48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d70:	4b25      	ldr	r3, [pc, #148]	@ (8002e08 <HAL_RCC_ClockConfig+0x1b8>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0307 	and.w	r3, r3, #7
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d20c      	bcs.n	8002d98 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d7e:	4b22      	ldr	r3, [pc, #136]	@ (8002e08 <HAL_RCC_ClockConfig+0x1b8>)
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	b2d2      	uxtb	r2, r2
 8002d84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d86:	4b20      	ldr	r3, [pc, #128]	@ (8002e08 <HAL_RCC_ClockConfig+0x1b8>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	683a      	ldr	r2, [r7, #0]
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d001      	beq.n	8002d98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e032      	b.n	8002dfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d008      	beq.n	8002db6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002da4:	4b19      	ldr	r3, [pc, #100]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	4916      	ldr	r1, [pc, #88]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0308 	and.w	r3, r3, #8
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d009      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dc2:	4b12      	ldr	r3, [pc, #72]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	00db      	lsls	r3, r3, #3
 8002dd0:	490e      	ldr	r1, [pc, #56]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002dd6:	f000 f821 	bl	8002e1c <HAL_RCC_GetSysClockFreq>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8002e0c <HAL_RCC_ClockConfig+0x1bc>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	091b      	lsrs	r3, r3, #4
 8002de2:	f003 030f 	and.w	r3, r3, #15
 8002de6:	490a      	ldr	r1, [pc, #40]	@ (8002e10 <HAL_RCC_ClockConfig+0x1c0>)
 8002de8:	5ccb      	ldrb	r3, [r1, r3]
 8002dea:	fa22 f303 	lsr.w	r3, r2, r3
 8002dee:	4a09      	ldr	r2, [pc, #36]	@ (8002e14 <HAL_RCC_ClockConfig+0x1c4>)
 8002df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002df2:	4b09      	ldr	r3, [pc, #36]	@ (8002e18 <HAL_RCC_ClockConfig+0x1c8>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7fe f8ec 	bl	8000fd4 <HAL_InitTick>

  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	40023c00 	.word	0x40023c00
 8002e0c:	40023800 	.word	0x40023800
 8002e10:	08006114 	.word	0x08006114
 8002e14:	20000000 	.word	0x20000000
 8002e18:	20000004 	.word	0x20000004

08002e1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e20:	b090      	sub	sp, #64	@ 0x40
 8002e22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e24:	2300      	movs	r3, #0
 8002e26:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002e30:	2300      	movs	r3, #0
 8002e32:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e34:	4b59      	ldr	r3, [pc, #356]	@ (8002f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 030c 	and.w	r3, r3, #12
 8002e3c:	2b08      	cmp	r3, #8
 8002e3e:	d00d      	beq.n	8002e5c <HAL_RCC_GetSysClockFreq+0x40>
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	f200 80a1 	bhi.w	8002f88 <HAL_RCC_GetSysClockFreq+0x16c>
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d002      	beq.n	8002e50 <HAL_RCC_GetSysClockFreq+0x34>
 8002e4a:	2b04      	cmp	r3, #4
 8002e4c:	d003      	beq.n	8002e56 <HAL_RCC_GetSysClockFreq+0x3a>
 8002e4e:	e09b      	b.n	8002f88 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e50:	4b53      	ldr	r3, [pc, #332]	@ (8002fa0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e52:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e54:	e09b      	b.n	8002f8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e56:	4b53      	ldr	r3, [pc, #332]	@ (8002fa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e58:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002e5a:	e098      	b.n	8002f8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e5c:	4b4f      	ldr	r3, [pc, #316]	@ (8002f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e64:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e66:	4b4d      	ldr	r3, [pc, #308]	@ (8002f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d028      	beq.n	8002ec4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e72:	4b4a      	ldr	r3, [pc, #296]	@ (8002f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	099b      	lsrs	r3, r3, #6
 8002e78:	2200      	movs	r2, #0
 8002e7a:	623b      	str	r3, [r7, #32]
 8002e7c:	627a      	str	r2, [r7, #36]	@ 0x24
 8002e7e:	6a3b      	ldr	r3, [r7, #32]
 8002e80:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002e84:	2100      	movs	r1, #0
 8002e86:	4b47      	ldr	r3, [pc, #284]	@ (8002fa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e88:	fb03 f201 	mul.w	r2, r3, r1
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	fb00 f303 	mul.w	r3, r0, r3
 8002e92:	4413      	add	r3, r2
 8002e94:	4a43      	ldr	r2, [pc, #268]	@ (8002fa4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002e96:	fba0 1202 	umull	r1, r2, r0, r2
 8002e9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e9c:	460a      	mov	r2, r1
 8002e9e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002ea0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ea2:	4413      	add	r3, r2
 8002ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	61bb      	str	r3, [r7, #24]
 8002eac:	61fa      	str	r2, [r7, #28]
 8002eae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002eb2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002eb6:	f7fd f987 	bl	80001c8 <__aeabi_uldivmod>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ec2:	e053      	b.n	8002f6c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ec4:	4b35      	ldr	r3, [pc, #212]	@ (8002f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	099b      	lsrs	r3, r3, #6
 8002eca:	2200      	movs	r2, #0
 8002ecc:	613b      	str	r3, [r7, #16]
 8002ece:	617a      	str	r2, [r7, #20]
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002ed6:	f04f 0b00 	mov.w	fp, #0
 8002eda:	4652      	mov	r2, sl
 8002edc:	465b      	mov	r3, fp
 8002ede:	f04f 0000 	mov.w	r0, #0
 8002ee2:	f04f 0100 	mov.w	r1, #0
 8002ee6:	0159      	lsls	r1, r3, #5
 8002ee8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002eec:	0150      	lsls	r0, r2, #5
 8002eee:	4602      	mov	r2, r0
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	ebb2 080a 	subs.w	r8, r2, sl
 8002ef6:	eb63 090b 	sbc.w	r9, r3, fp
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	f04f 0300 	mov.w	r3, #0
 8002f02:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002f06:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002f0a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002f0e:	ebb2 0408 	subs.w	r4, r2, r8
 8002f12:	eb63 0509 	sbc.w	r5, r3, r9
 8002f16:	f04f 0200 	mov.w	r2, #0
 8002f1a:	f04f 0300 	mov.w	r3, #0
 8002f1e:	00eb      	lsls	r3, r5, #3
 8002f20:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f24:	00e2      	lsls	r2, r4, #3
 8002f26:	4614      	mov	r4, r2
 8002f28:	461d      	mov	r5, r3
 8002f2a:	eb14 030a 	adds.w	r3, r4, sl
 8002f2e:	603b      	str	r3, [r7, #0]
 8002f30:	eb45 030b 	adc.w	r3, r5, fp
 8002f34:	607b      	str	r3, [r7, #4]
 8002f36:	f04f 0200 	mov.w	r2, #0
 8002f3a:	f04f 0300 	mov.w	r3, #0
 8002f3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f42:	4629      	mov	r1, r5
 8002f44:	028b      	lsls	r3, r1, #10
 8002f46:	4621      	mov	r1, r4
 8002f48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f4c:	4621      	mov	r1, r4
 8002f4e:	028a      	lsls	r2, r1, #10
 8002f50:	4610      	mov	r0, r2
 8002f52:	4619      	mov	r1, r3
 8002f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f56:	2200      	movs	r2, #0
 8002f58:	60bb      	str	r3, [r7, #8]
 8002f5a:	60fa      	str	r2, [r7, #12]
 8002f5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f60:	f7fd f932 	bl	80001c8 <__aeabi_uldivmod>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	4613      	mov	r3, r2
 8002f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f9c <HAL_RCC_GetSysClockFreq+0x180>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	0c1b      	lsrs	r3, r3, #16
 8002f72:	f003 0303 	and.w	r3, r3, #3
 8002f76:	3301      	adds	r3, #1
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002f7c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f84:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002f86:	e002      	b.n	8002f8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f88:	4b05      	ldr	r3, [pc, #20]	@ (8002fa0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002f8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002f8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3740      	adds	r7, #64	@ 0x40
 8002f94:	46bd      	mov	sp, r7
 8002f96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f9a:	bf00      	nop
 8002f9c:	40023800 	.word	0x40023800
 8002fa0:	00f42400 	.word	0x00f42400
 8002fa4:	017d7840 	.word	0x017d7840

08002fa8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e041      	b.n	800303e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d106      	bne.n	8002fd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f7fd fe88 	bl	8000ce4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3304      	adds	r3, #4
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	4610      	mov	r0, r2
 8002fe8:	f000 fcb2 	bl	8003950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}

08003046 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b082      	sub	sp, #8
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e041      	b.n	80030dc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800305e:	b2db      	uxtb	r3, r3
 8003060:	2b00      	cmp	r3, #0
 8003062:	d106      	bne.n	8003072 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 f839 	bl	80030e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2202      	movs	r2, #2
 8003076:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	3304      	adds	r3, #4
 8003082:	4619      	mov	r1, r3
 8003084:	4610      	mov	r0, r2
 8003086:	f000 fc63 	bl	8003950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2201      	movs	r2, #1
 80030c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2201      	movs	r2, #1
 80030ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2201      	movs	r2, #1
 80030d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3708      	adds	r7, #8
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
 8003104:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003106:	2300      	movs	r3, #0
 8003108:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d109      	bne.n	8003124 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003116:	b2db      	uxtb	r3, r3
 8003118:	2b02      	cmp	r3, #2
 800311a:	bf0c      	ite	eq
 800311c:	2301      	moveq	r3, #1
 800311e:	2300      	movne	r3, #0
 8003120:	b2db      	uxtb	r3, r3
 8003122:	e022      	b.n	800316a <HAL_TIM_PWM_Start_DMA+0x72>
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	2b04      	cmp	r3, #4
 8003128:	d109      	bne.n	800313e <HAL_TIM_PWM_Start_DMA+0x46>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	bf0c      	ite	eq
 8003136:	2301      	moveq	r3, #1
 8003138:	2300      	movne	r3, #0
 800313a:	b2db      	uxtb	r3, r3
 800313c:	e015      	b.n	800316a <HAL_TIM_PWM_Start_DMA+0x72>
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	2b08      	cmp	r3, #8
 8003142:	d109      	bne.n	8003158 <HAL_TIM_PWM_Start_DMA+0x60>
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800314a:	b2db      	uxtb	r3, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	bf0c      	ite	eq
 8003150:	2301      	moveq	r3, #1
 8003152:	2300      	movne	r3, #0
 8003154:	b2db      	uxtb	r3, r3
 8003156:	e008      	b.n	800316a <HAL_TIM_PWM_Start_DMA+0x72>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800315e:	b2db      	uxtb	r3, r3
 8003160:	2b02      	cmp	r3, #2
 8003162:	bf0c      	ite	eq
 8003164:	2301      	moveq	r3, #1
 8003166:	2300      	movne	r3, #0
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800316e:	2302      	movs	r3, #2
 8003170:	e171      	b.n	8003456 <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d109      	bne.n	800318c <HAL_TIM_PWM_Start_DMA+0x94>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800317e:	b2db      	uxtb	r3, r3
 8003180:	2b01      	cmp	r3, #1
 8003182:	bf0c      	ite	eq
 8003184:	2301      	moveq	r3, #1
 8003186:	2300      	movne	r3, #0
 8003188:	b2db      	uxtb	r3, r3
 800318a:	e022      	b.n	80031d2 <HAL_TIM_PWM_Start_DMA+0xda>
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	2b04      	cmp	r3, #4
 8003190:	d109      	bne.n	80031a6 <HAL_TIM_PWM_Start_DMA+0xae>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b01      	cmp	r3, #1
 800319c:	bf0c      	ite	eq
 800319e:	2301      	moveq	r3, #1
 80031a0:	2300      	movne	r3, #0
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	e015      	b.n	80031d2 <HAL_TIM_PWM_Start_DMA+0xda>
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	2b08      	cmp	r3, #8
 80031aa:	d109      	bne.n	80031c0 <HAL_TIM_PWM_Start_DMA+0xc8>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	bf0c      	ite	eq
 80031b8:	2301      	moveq	r3, #1
 80031ba:	2300      	movne	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	e008      	b.n	80031d2 <HAL_TIM_PWM_Start_DMA+0xda>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	bf0c      	ite	eq
 80031cc:	2301      	moveq	r3, #1
 80031ce:	2300      	movne	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d024      	beq.n	8003220 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d002      	beq.n	80031e2 <HAL_TIM_PWM_Start_DMA+0xea>
 80031dc:	887b      	ldrh	r3, [r7, #2]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d101      	bne.n	80031e6 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e137      	b.n	8003456 <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d104      	bne.n	80031f6 <HAL_TIM_PWM_Start_DMA+0xfe>
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2202      	movs	r2, #2
 80031f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031f4:	e016      	b.n	8003224 <HAL_TIM_PWM_Start_DMA+0x12c>
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	2b04      	cmp	r3, #4
 80031fa:	d104      	bne.n	8003206 <HAL_TIM_PWM_Start_DMA+0x10e>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2202      	movs	r2, #2
 8003200:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003204:	e00e      	b.n	8003224 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	2b08      	cmp	r3, #8
 800320a:	d104      	bne.n	8003216 <HAL_TIM_PWM_Start_DMA+0x11e>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2202      	movs	r2, #2
 8003210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003214:	e006      	b.n	8003224 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2202      	movs	r2, #2
 800321a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800321e:	e001      	b.n	8003224 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e118      	b.n	8003456 <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	2b0c      	cmp	r3, #12
 8003228:	f200 80ae 	bhi.w	8003388 <HAL_TIM_PWM_Start_DMA+0x290>
 800322c:	a201      	add	r2, pc, #4	@ (adr r2, 8003234 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800322e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003232:	bf00      	nop
 8003234:	08003269 	.word	0x08003269
 8003238:	08003389 	.word	0x08003389
 800323c:	08003389 	.word	0x08003389
 8003240:	08003389 	.word	0x08003389
 8003244:	080032b1 	.word	0x080032b1
 8003248:	08003389 	.word	0x08003389
 800324c:	08003389 	.word	0x08003389
 8003250:	08003389 	.word	0x08003389
 8003254:	080032f9 	.word	0x080032f9
 8003258:	08003389 	.word	0x08003389
 800325c:	08003389 	.word	0x08003389
 8003260:	08003389 	.word	0x08003389
 8003264:	08003341 	.word	0x08003341
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326c:	4a7c      	ldr	r2, [pc, #496]	@ (8003460 <HAL_TIM_PWM_Start_DMA+0x368>)
 800326e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003274:	4a7b      	ldr	r2, [pc, #492]	@ (8003464 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8003276:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327c:	4a7a      	ldr	r2, [pc, #488]	@ (8003468 <HAL_TIM_PWM_Start_DMA+0x370>)
 800327e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8003284:	6879      	ldr	r1, [r7, #4]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	3334      	adds	r3, #52	@ 0x34
 800328c:	461a      	mov	r2, r3
 800328e:	887b      	ldrh	r3, [r7, #2]
 8003290:	f7fe fdd6 	bl	8001e40 <HAL_DMA_Start_IT>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e0db      	b.n	8003456 <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68da      	ldr	r2, [r3, #12]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032ac:	60da      	str	r2, [r3, #12]
      break;
 80032ae:	e06e      	b.n	800338e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b4:	4a6a      	ldr	r2, [pc, #424]	@ (8003460 <HAL_TIM_PWM_Start_DMA+0x368>)
 80032b6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032bc:	4a69      	ldr	r2, [pc, #420]	@ (8003464 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80032be:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c4:	4a68      	ldr	r2, [pc, #416]	@ (8003468 <HAL_TIM_PWM_Start_DMA+0x370>)
 80032c6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	3338      	adds	r3, #56	@ 0x38
 80032d4:	461a      	mov	r2, r3
 80032d6:	887b      	ldrh	r3, [r7, #2]
 80032d8:	f7fe fdb2 	bl	8001e40 <HAL_DMA_Start_IT>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e0b7      	b.n	8003456 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68da      	ldr	r2, [r3, #12]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80032f4:	60da      	str	r2, [r3, #12]
      break;
 80032f6:	e04a      	b.n	800338e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032fc:	4a58      	ldr	r2, [pc, #352]	@ (8003460 <HAL_TIM_PWM_Start_DMA+0x368>)
 80032fe:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003304:	4a57      	ldr	r2, [pc, #348]	@ (8003464 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8003306:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330c:	4a56      	ldr	r2, [pc, #344]	@ (8003468 <HAL_TIM_PWM_Start_DMA+0x370>)
 800330e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	333c      	adds	r3, #60	@ 0x3c
 800331c:	461a      	mov	r2, r3
 800331e:	887b      	ldrh	r3, [r7, #2]
 8003320:	f7fe fd8e 	bl	8001e40 <HAL_DMA_Start_IT>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e093      	b.n	8003456 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68da      	ldr	r2, [r3, #12]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800333c:	60da      	str	r2, [r3, #12]
      break;
 800333e:	e026      	b.n	800338e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003344:	4a46      	ldr	r2, [pc, #280]	@ (8003460 <HAL_TIM_PWM_Start_DMA+0x368>)
 8003346:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334c:	4a45      	ldr	r2, [pc, #276]	@ (8003464 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800334e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003354:	4a44      	ldr	r2, [pc, #272]	@ (8003468 <HAL_TIM_PWM_Start_DMA+0x370>)
 8003356:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800335c:	6879      	ldr	r1, [r7, #4]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	3340      	adds	r3, #64	@ 0x40
 8003364:	461a      	mov	r2, r3
 8003366:	887b      	ldrh	r3, [r7, #2]
 8003368:	f7fe fd6a 	bl	8001e40 <HAL_DMA_Start_IT>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e06f      	b.n	8003456 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	68da      	ldr	r2, [r3, #12]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003384:	60da      	str	r2, [r3, #12]
      break;
 8003386:	e002      	b.n	800338e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	75fb      	strb	r3, [r7, #23]
      break;
 800338c:	bf00      	nop
  }

  if (status == HAL_OK)
 800338e:	7dfb      	ldrb	r3, [r7, #23]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d15f      	bne.n	8003454 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2201      	movs	r2, #1
 800339a:	68b9      	ldr	r1, [r7, #8]
 800339c:	4618      	mov	r0, r3
 800339e:	f000 fdcd 	bl	8003f3c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a31      	ldr	r2, [pc, #196]	@ (800346c <HAL_TIM_PWM_Start_DMA+0x374>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d004      	beq.n	80033b6 <HAL_TIM_PWM_Start_DMA+0x2be>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a2f      	ldr	r2, [pc, #188]	@ (8003470 <HAL_TIM_PWM_Start_DMA+0x378>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d101      	bne.n	80033ba <HAL_TIM_PWM_Start_DMA+0x2c2>
 80033b6:	2301      	movs	r3, #1
 80033b8:	e000      	b.n	80033bc <HAL_TIM_PWM_Start_DMA+0x2c4>
 80033ba:	2300      	movs	r3, #0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d007      	beq.n	80033d0 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033ce:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a25      	ldr	r2, [pc, #148]	@ (800346c <HAL_TIM_PWM_Start_DMA+0x374>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d022      	beq.n	8003420 <HAL_TIM_PWM_Start_DMA+0x328>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033e2:	d01d      	beq.n	8003420 <HAL_TIM_PWM_Start_DMA+0x328>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a22      	ldr	r2, [pc, #136]	@ (8003474 <HAL_TIM_PWM_Start_DMA+0x37c>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d018      	beq.n	8003420 <HAL_TIM_PWM_Start_DMA+0x328>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a21      	ldr	r2, [pc, #132]	@ (8003478 <HAL_TIM_PWM_Start_DMA+0x380>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d013      	beq.n	8003420 <HAL_TIM_PWM_Start_DMA+0x328>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a1f      	ldr	r2, [pc, #124]	@ (800347c <HAL_TIM_PWM_Start_DMA+0x384>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d00e      	beq.n	8003420 <HAL_TIM_PWM_Start_DMA+0x328>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a1a      	ldr	r2, [pc, #104]	@ (8003470 <HAL_TIM_PWM_Start_DMA+0x378>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d009      	beq.n	8003420 <HAL_TIM_PWM_Start_DMA+0x328>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a1b      	ldr	r2, [pc, #108]	@ (8003480 <HAL_TIM_PWM_Start_DMA+0x388>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d004      	beq.n	8003420 <HAL_TIM_PWM_Start_DMA+0x328>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a1a      	ldr	r2, [pc, #104]	@ (8003484 <HAL_TIM_PWM_Start_DMA+0x38c>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d111      	bne.n	8003444 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	2b06      	cmp	r3, #6
 8003430:	d010      	beq.n	8003454 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f042 0201 	orr.w	r2, r2, #1
 8003440:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003442:	e007      	b.n	8003454 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003454:	7dfb      	ldrb	r3, [r7, #23]
}
 8003456:	4618      	mov	r0, r3
 8003458:	3718      	adds	r7, #24
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	08003841 	.word	0x08003841
 8003464:	080038e9 	.word	0x080038e9
 8003468:	080037af 	.word	0x080037af
 800346c:	40010000 	.word	0x40010000
 8003470:	40010400 	.word	0x40010400
 8003474:	40000400 	.word	0x40000400
 8003478:	40000800 	.word	0x40000800
 800347c:	40000c00 	.word	0x40000c00
 8003480:	40014000 	.word	0x40014000
 8003484:	40001800 	.word	0x40001800

08003488 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003494:	2300      	movs	r3, #0
 8003496:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d101      	bne.n	80034a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80034a2:	2302      	movs	r3, #2
 80034a4:	e0ae      	b.n	8003604 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2201      	movs	r2, #1
 80034aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b0c      	cmp	r3, #12
 80034b2:	f200 809f 	bhi.w	80035f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80034b6:	a201      	add	r2, pc, #4	@ (adr r2, 80034bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80034b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034bc:	080034f1 	.word	0x080034f1
 80034c0:	080035f5 	.word	0x080035f5
 80034c4:	080035f5 	.word	0x080035f5
 80034c8:	080035f5 	.word	0x080035f5
 80034cc:	08003531 	.word	0x08003531
 80034d0:	080035f5 	.word	0x080035f5
 80034d4:	080035f5 	.word	0x080035f5
 80034d8:	080035f5 	.word	0x080035f5
 80034dc:	08003573 	.word	0x08003573
 80034e0:	080035f5 	.word	0x080035f5
 80034e4:	080035f5 	.word	0x080035f5
 80034e8:	080035f5 	.word	0x080035f5
 80034ec:	080035b3 	.word	0x080035b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68b9      	ldr	r1, [r7, #8]
 80034f6:	4618      	mov	r0, r3
 80034f8:	f000 fad6 	bl	8003aa8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	699a      	ldr	r2, [r3, #24]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0208 	orr.w	r2, r2, #8
 800350a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699a      	ldr	r2, [r3, #24]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0204 	bic.w	r2, r2, #4
 800351a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6999      	ldr	r1, [r3, #24]
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	691a      	ldr	r2, [r3, #16]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	619a      	str	r2, [r3, #24]
      break;
 800352e:	e064      	b.n	80035fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68b9      	ldr	r1, [r7, #8]
 8003536:	4618      	mov	r0, r3
 8003538:	f000 fb26 	bl	8003b88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	699a      	ldr	r2, [r3, #24]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800354a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	699a      	ldr	r2, [r3, #24]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800355a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6999      	ldr	r1, [r3, #24]
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	021a      	lsls	r2, r3, #8
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	619a      	str	r2, [r3, #24]
      break;
 8003570:	e043      	b.n	80035fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68b9      	ldr	r1, [r7, #8]
 8003578:	4618      	mov	r0, r3
 800357a:	f000 fb7b 	bl	8003c74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	69da      	ldr	r2, [r3, #28]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f042 0208 	orr.w	r2, r2, #8
 800358c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	69da      	ldr	r2, [r3, #28]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0204 	bic.w	r2, r2, #4
 800359c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	69d9      	ldr	r1, [r3, #28]
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	691a      	ldr	r2, [r3, #16]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	430a      	orrs	r2, r1
 80035ae:	61da      	str	r2, [r3, #28]
      break;
 80035b0:	e023      	b.n	80035fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68b9      	ldr	r1, [r7, #8]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 fbcf 	bl	8003d5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	69da      	ldr	r2, [r3, #28]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	69da      	ldr	r2, [r3, #28]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	69d9      	ldr	r1, [r3, #28]
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	691b      	ldr	r3, [r3, #16]
 80035e8:	021a      	lsls	r2, r3, #8
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	61da      	str	r2, [r3, #28]
      break;
 80035f2:	e002      	b.n	80035fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	75fb      	strb	r3, [r7, #23]
      break;
 80035f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003602:	7dfb      	ldrb	r3, [r7, #23]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003616:	2300      	movs	r3, #0
 8003618:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003620:	2b01      	cmp	r3, #1
 8003622:	d101      	bne.n	8003628 <HAL_TIM_ConfigClockSource+0x1c>
 8003624:	2302      	movs	r3, #2
 8003626:	e0b4      	b.n	8003792 <HAL_TIM_ConfigClockSource+0x186>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2202      	movs	r2, #2
 8003634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003646:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800364e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003660:	d03e      	beq.n	80036e0 <HAL_TIM_ConfigClockSource+0xd4>
 8003662:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003666:	f200 8087 	bhi.w	8003778 <HAL_TIM_ConfigClockSource+0x16c>
 800366a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800366e:	f000 8086 	beq.w	800377e <HAL_TIM_ConfigClockSource+0x172>
 8003672:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003676:	d87f      	bhi.n	8003778 <HAL_TIM_ConfigClockSource+0x16c>
 8003678:	2b70      	cmp	r3, #112	@ 0x70
 800367a:	d01a      	beq.n	80036b2 <HAL_TIM_ConfigClockSource+0xa6>
 800367c:	2b70      	cmp	r3, #112	@ 0x70
 800367e:	d87b      	bhi.n	8003778 <HAL_TIM_ConfigClockSource+0x16c>
 8003680:	2b60      	cmp	r3, #96	@ 0x60
 8003682:	d050      	beq.n	8003726 <HAL_TIM_ConfigClockSource+0x11a>
 8003684:	2b60      	cmp	r3, #96	@ 0x60
 8003686:	d877      	bhi.n	8003778 <HAL_TIM_ConfigClockSource+0x16c>
 8003688:	2b50      	cmp	r3, #80	@ 0x50
 800368a:	d03c      	beq.n	8003706 <HAL_TIM_ConfigClockSource+0xfa>
 800368c:	2b50      	cmp	r3, #80	@ 0x50
 800368e:	d873      	bhi.n	8003778 <HAL_TIM_ConfigClockSource+0x16c>
 8003690:	2b40      	cmp	r3, #64	@ 0x40
 8003692:	d058      	beq.n	8003746 <HAL_TIM_ConfigClockSource+0x13a>
 8003694:	2b40      	cmp	r3, #64	@ 0x40
 8003696:	d86f      	bhi.n	8003778 <HAL_TIM_ConfigClockSource+0x16c>
 8003698:	2b30      	cmp	r3, #48	@ 0x30
 800369a:	d064      	beq.n	8003766 <HAL_TIM_ConfigClockSource+0x15a>
 800369c:	2b30      	cmp	r3, #48	@ 0x30
 800369e:	d86b      	bhi.n	8003778 <HAL_TIM_ConfigClockSource+0x16c>
 80036a0:	2b20      	cmp	r3, #32
 80036a2:	d060      	beq.n	8003766 <HAL_TIM_ConfigClockSource+0x15a>
 80036a4:	2b20      	cmp	r3, #32
 80036a6:	d867      	bhi.n	8003778 <HAL_TIM_ConfigClockSource+0x16c>
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d05c      	beq.n	8003766 <HAL_TIM_ConfigClockSource+0x15a>
 80036ac:	2b10      	cmp	r3, #16
 80036ae:	d05a      	beq.n	8003766 <HAL_TIM_ConfigClockSource+0x15a>
 80036b0:	e062      	b.n	8003778 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036c2:	f000 fc1b 	bl	8003efc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80036d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68ba      	ldr	r2, [r7, #8]
 80036dc:	609a      	str	r2, [r3, #8]
      break;
 80036de:	e04f      	b.n	8003780 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80036f0:	f000 fc04 	bl	8003efc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	689a      	ldr	r2, [r3, #8]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003702:	609a      	str	r2, [r3, #8]
      break;
 8003704:	e03c      	b.n	8003780 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003712:	461a      	mov	r2, r3
 8003714:	f000 fb78 	bl	8003e08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2150      	movs	r1, #80	@ 0x50
 800371e:	4618      	mov	r0, r3
 8003720:	f000 fbd1 	bl	8003ec6 <TIM_ITRx_SetConfig>
      break;
 8003724:	e02c      	b.n	8003780 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003732:	461a      	mov	r2, r3
 8003734:	f000 fb97 	bl	8003e66 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2160      	movs	r1, #96	@ 0x60
 800373e:	4618      	mov	r0, r3
 8003740:	f000 fbc1 	bl	8003ec6 <TIM_ITRx_SetConfig>
      break;
 8003744:	e01c      	b.n	8003780 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003752:	461a      	mov	r2, r3
 8003754:	f000 fb58 	bl	8003e08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2140      	movs	r1, #64	@ 0x40
 800375e:	4618      	mov	r0, r3
 8003760:	f000 fbb1 	bl	8003ec6 <TIM_ITRx_SetConfig>
      break;
 8003764:	e00c      	b.n	8003780 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4619      	mov	r1, r3
 8003770:	4610      	mov	r0, r2
 8003772:	f000 fba8 	bl	8003ec6 <TIM_ITRx_SetConfig>
      break;
 8003776:	e003      	b.n	8003780 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	73fb      	strb	r3, [r7, #15]
      break;
 800377c:	e000      	b.n	8003780 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800377e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003790:	7bfb      	ldrb	r3, [r7, #15]
}
 8003792:	4618      	mov	r0, r3
 8003794:	3710      	adds	r7, #16
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800379a:	b480      	push	{r7}
 800379c:	b083      	sub	sp, #12
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80037a2:	bf00      	nop
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b084      	sub	sp, #16
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ba:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d107      	bne.n	80037d6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2201      	movs	r2, #1
 80037ca:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037d4:	e02a      	b.n	800382c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d107      	bne.n	80037f0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2202      	movs	r2, #2
 80037e4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037ee:	e01d      	b.n	800382c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d107      	bne.n	800380a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2204      	movs	r2, #4
 80037fe:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003808:	e010      	b.n	800382c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	429a      	cmp	r2, r3
 8003812:	d107      	bne.n	8003824 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2208      	movs	r2, #8
 8003818:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003822:	e003      	b.n	800382c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f7ff ffb4 	bl	800379a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	771a      	strb	r2, [r3, #28]
}
 8003838:	bf00      	nop
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800384c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	429a      	cmp	r2, r3
 8003856:	d10b      	bne.n	8003870 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2201      	movs	r2, #1
 800385c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d136      	bne.n	80038d4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800386e:	e031      	b.n	80038d4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	429a      	cmp	r2, r3
 8003878:	d10b      	bne.n	8003892 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2202      	movs	r2, #2
 800387e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	69db      	ldr	r3, [r3, #28]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d125      	bne.n	80038d4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003890:	e020      	b.n	80038d4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	429a      	cmp	r2, r3
 800389a:	d10b      	bne.n	80038b4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2204      	movs	r2, #4
 80038a0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	69db      	ldr	r3, [r3, #28]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d114      	bne.n	80038d4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038b2:	e00f      	b.n	80038d4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d10a      	bne.n	80038d4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2208      	movs	r2, #8
 80038c2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	69db      	ldr	r3, [r3, #28]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d103      	bne.n	80038d4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	f7fc fe07 	bl	80004e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	771a      	strb	r2, [r3, #28]
}
 80038e0:	bf00      	nop
 80038e2:	3710      	adds	r7, #16
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b084      	sub	sp, #16
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d103      	bne.n	8003908 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2201      	movs	r2, #1
 8003904:	771a      	strb	r2, [r3, #28]
 8003906:	e019      	b.n	800393c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	429a      	cmp	r2, r3
 8003910:	d103      	bne.n	800391a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2202      	movs	r2, #2
 8003916:	771a      	strb	r2, [r3, #28]
 8003918:	e010      	b.n	800393c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	429a      	cmp	r2, r3
 8003922:	d103      	bne.n	800392c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2204      	movs	r2, #4
 8003928:	771a      	strb	r2, [r3, #28]
 800392a:	e007      	b.n	800393c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	429a      	cmp	r2, r3
 8003934:	d102      	bne.n	800393c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2208      	movs	r2, #8
 800393a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f7fc fdbb 	bl	80004b8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	771a      	strb	r2, [r3, #28]
}
 8003948:	bf00      	nop
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003950:	b480      	push	{r7}
 8003952:	b085      	sub	sp, #20
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4a46      	ldr	r2, [pc, #280]	@ (8003a7c <TIM_Base_SetConfig+0x12c>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d013      	beq.n	8003990 <TIM_Base_SetConfig+0x40>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800396e:	d00f      	beq.n	8003990 <TIM_Base_SetConfig+0x40>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a43      	ldr	r2, [pc, #268]	@ (8003a80 <TIM_Base_SetConfig+0x130>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d00b      	beq.n	8003990 <TIM_Base_SetConfig+0x40>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a42      	ldr	r2, [pc, #264]	@ (8003a84 <TIM_Base_SetConfig+0x134>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d007      	beq.n	8003990 <TIM_Base_SetConfig+0x40>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a41      	ldr	r2, [pc, #260]	@ (8003a88 <TIM_Base_SetConfig+0x138>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d003      	beq.n	8003990 <TIM_Base_SetConfig+0x40>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a40      	ldr	r2, [pc, #256]	@ (8003a8c <TIM_Base_SetConfig+0x13c>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d108      	bne.n	80039a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003996:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	4313      	orrs	r3, r2
 80039a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a35      	ldr	r2, [pc, #212]	@ (8003a7c <TIM_Base_SetConfig+0x12c>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d02b      	beq.n	8003a02 <TIM_Base_SetConfig+0xb2>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039b0:	d027      	beq.n	8003a02 <TIM_Base_SetConfig+0xb2>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a32      	ldr	r2, [pc, #200]	@ (8003a80 <TIM_Base_SetConfig+0x130>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d023      	beq.n	8003a02 <TIM_Base_SetConfig+0xb2>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a31      	ldr	r2, [pc, #196]	@ (8003a84 <TIM_Base_SetConfig+0x134>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d01f      	beq.n	8003a02 <TIM_Base_SetConfig+0xb2>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a30      	ldr	r2, [pc, #192]	@ (8003a88 <TIM_Base_SetConfig+0x138>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d01b      	beq.n	8003a02 <TIM_Base_SetConfig+0xb2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a2f      	ldr	r2, [pc, #188]	@ (8003a8c <TIM_Base_SetConfig+0x13c>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d017      	beq.n	8003a02 <TIM_Base_SetConfig+0xb2>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a2e      	ldr	r2, [pc, #184]	@ (8003a90 <TIM_Base_SetConfig+0x140>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d013      	beq.n	8003a02 <TIM_Base_SetConfig+0xb2>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a2d      	ldr	r2, [pc, #180]	@ (8003a94 <TIM_Base_SetConfig+0x144>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d00f      	beq.n	8003a02 <TIM_Base_SetConfig+0xb2>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a2c      	ldr	r2, [pc, #176]	@ (8003a98 <TIM_Base_SetConfig+0x148>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d00b      	beq.n	8003a02 <TIM_Base_SetConfig+0xb2>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a2b      	ldr	r2, [pc, #172]	@ (8003a9c <TIM_Base_SetConfig+0x14c>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d007      	beq.n	8003a02 <TIM_Base_SetConfig+0xb2>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a2a      	ldr	r2, [pc, #168]	@ (8003aa0 <TIM_Base_SetConfig+0x150>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d003      	beq.n	8003a02 <TIM_Base_SetConfig+0xb2>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a29      	ldr	r2, [pc, #164]	@ (8003aa4 <TIM_Base_SetConfig+0x154>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d108      	bne.n	8003a14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	689a      	ldr	r2, [r3, #8]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a10      	ldr	r2, [pc, #64]	@ (8003a7c <TIM_Base_SetConfig+0x12c>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d003      	beq.n	8003a48 <TIM_Base_SetConfig+0xf8>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a12      	ldr	r2, [pc, #72]	@ (8003a8c <TIM_Base_SetConfig+0x13c>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d103      	bne.n	8003a50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	691a      	ldr	r2, [r3, #16]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d105      	bne.n	8003a6e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	691b      	ldr	r3, [r3, #16]
 8003a66:	f023 0201 	bic.w	r2, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	611a      	str	r2, [r3, #16]
  }
}
 8003a6e:	bf00      	nop
 8003a70:	3714      	adds	r7, #20
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	40010000 	.word	0x40010000
 8003a80:	40000400 	.word	0x40000400
 8003a84:	40000800 	.word	0x40000800
 8003a88:	40000c00 	.word	0x40000c00
 8003a8c:	40010400 	.word	0x40010400
 8003a90:	40014000 	.word	0x40014000
 8003a94:	40014400 	.word	0x40014400
 8003a98:	40014800 	.word	0x40014800
 8003a9c:	40001800 	.word	0x40001800
 8003aa0:	40001c00 	.word	0x40001c00
 8003aa4:	40002000 	.word	0x40002000

08003aa8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b087      	sub	sp, #28
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a1b      	ldr	r3, [r3, #32]
 8003ab6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	f023 0201 	bic.w	r2, r3, #1
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f023 0303 	bic.w	r3, r3, #3
 8003ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f023 0302 	bic.w	r3, r3, #2
 8003af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	4a20      	ldr	r2, [pc, #128]	@ (8003b80 <TIM_OC1_SetConfig+0xd8>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d003      	beq.n	8003b0c <TIM_OC1_SetConfig+0x64>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4a1f      	ldr	r2, [pc, #124]	@ (8003b84 <TIM_OC1_SetConfig+0xdc>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d10c      	bne.n	8003b26 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	f023 0308 	bic.w	r3, r3, #8
 8003b12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	697a      	ldr	r2, [r7, #20]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	f023 0304 	bic.w	r3, r3, #4
 8003b24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a15      	ldr	r2, [pc, #84]	@ (8003b80 <TIM_OC1_SetConfig+0xd8>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d003      	beq.n	8003b36 <TIM_OC1_SetConfig+0x8e>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a14      	ldr	r2, [pc, #80]	@ (8003b84 <TIM_OC1_SetConfig+0xdc>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d111      	bne.n	8003b5a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	693a      	ldr	r2, [r7, #16]
 8003b5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	685a      	ldr	r2, [r3, #4]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	697a      	ldr	r2, [r7, #20]
 8003b72:	621a      	str	r2, [r3, #32]
}
 8003b74:	bf00      	nop
 8003b76:	371c      	adds	r7, #28
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr
 8003b80:	40010000 	.word	0x40010000
 8003b84:	40010400 	.word	0x40010400

08003b88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b087      	sub	sp, #28
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a1b      	ldr	r3, [r3, #32]
 8003b96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	f023 0210 	bic.w	r2, r3, #16
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	021b      	lsls	r3, r3, #8
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	f023 0320 	bic.w	r3, r3, #32
 8003bd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	011b      	lsls	r3, r3, #4
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a22      	ldr	r2, [pc, #136]	@ (8003c6c <TIM_OC2_SetConfig+0xe4>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d003      	beq.n	8003bf0 <TIM_OC2_SetConfig+0x68>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a21      	ldr	r2, [pc, #132]	@ (8003c70 <TIM_OC2_SetConfig+0xe8>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d10d      	bne.n	8003c0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	011b      	lsls	r3, r3, #4
 8003bfe:	697a      	ldr	r2, [r7, #20]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a17      	ldr	r2, [pc, #92]	@ (8003c6c <TIM_OC2_SetConfig+0xe4>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d003      	beq.n	8003c1c <TIM_OC2_SetConfig+0x94>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a16      	ldr	r2, [pc, #88]	@ (8003c70 <TIM_OC2_SetConfig+0xe8>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d113      	bne.n	8003c44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	695b      	ldr	r3, [r3, #20]
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68fa      	ldr	r2, [r7, #12]
 8003c4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	621a      	str	r2, [r3, #32]
}
 8003c5e:	bf00      	nop
 8003c60:	371c      	adds	r7, #28
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	40010000 	.word	0x40010000
 8003c70:	40010400 	.word	0x40010400

08003c74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b087      	sub	sp, #28
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f023 0303 	bic.w	r3, r3, #3
 8003caa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003cbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	021b      	lsls	r3, r3, #8
 8003cc4:	697a      	ldr	r2, [r7, #20]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a21      	ldr	r2, [pc, #132]	@ (8003d54 <TIM_OC3_SetConfig+0xe0>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d003      	beq.n	8003cda <TIM_OC3_SetConfig+0x66>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a20      	ldr	r2, [pc, #128]	@ (8003d58 <TIM_OC3_SetConfig+0xe4>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d10d      	bne.n	8003cf6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ce0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	021b      	lsls	r3, r3, #8
 8003ce8:	697a      	ldr	r2, [r7, #20]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003cf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a16      	ldr	r2, [pc, #88]	@ (8003d54 <TIM_OC3_SetConfig+0xe0>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d003      	beq.n	8003d06 <TIM_OC3_SetConfig+0x92>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a15      	ldr	r2, [pc, #84]	@ (8003d58 <TIM_OC3_SetConfig+0xe4>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d113      	bne.n	8003d2e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	011b      	lsls	r3, r3, #4
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	011b      	lsls	r3, r3, #4
 8003d28:	693a      	ldr	r2, [r7, #16]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	693a      	ldr	r2, [r7, #16]
 8003d32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68fa      	ldr	r2, [r7, #12]
 8003d38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685a      	ldr	r2, [r3, #4]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	697a      	ldr	r2, [r7, #20]
 8003d46:	621a      	str	r2, [r3, #32]
}
 8003d48:	bf00      	nop
 8003d4a:	371c      	adds	r7, #28
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	40010000 	.word	0x40010000
 8003d58:	40010400 	.word	0x40010400

08003d5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b087      	sub	sp, #28
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a1b      	ldr	r3, [r3, #32]
 8003d6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a1b      	ldr	r3, [r3, #32]
 8003d70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	021b      	lsls	r3, r3, #8
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003da6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	031b      	lsls	r3, r3, #12
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	4a12      	ldr	r2, [pc, #72]	@ (8003e00 <TIM_OC4_SetConfig+0xa4>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d003      	beq.n	8003dc4 <TIM_OC4_SetConfig+0x68>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	4a11      	ldr	r2, [pc, #68]	@ (8003e04 <TIM_OC4_SetConfig+0xa8>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d109      	bne.n	8003dd8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003dca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	695b      	ldr	r3, [r3, #20]
 8003dd0:	019b      	lsls	r3, r3, #6
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	697a      	ldr	r2, [r7, #20]
 8003ddc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685a      	ldr	r2, [r3, #4]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	693a      	ldr	r2, [r7, #16]
 8003df0:	621a      	str	r2, [r3, #32]
}
 8003df2:	bf00      	nop
 8003df4:	371c      	adds	r7, #28
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop
 8003e00:	40010000 	.word	0x40010000
 8003e04:	40010400 	.word	0x40010400

08003e08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b087      	sub	sp, #28
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6a1b      	ldr	r3, [r3, #32]
 8003e1e:	f023 0201 	bic.w	r2, r3, #1
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	011b      	lsls	r3, r3, #4
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	f023 030a 	bic.w	r3, r3, #10
 8003e44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	621a      	str	r2, [r3, #32]
}
 8003e5a:	bf00      	nop
 8003e5c:	371c      	adds	r7, #28
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b087      	sub	sp, #28
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	60f8      	str	r0, [r7, #12]
 8003e6e:	60b9      	str	r1, [r7, #8]
 8003e70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6a1b      	ldr	r3, [r3, #32]
 8003e76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6a1b      	ldr	r3, [r3, #32]
 8003e7c:	f023 0210 	bic.w	r2, r3, #16
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	031b      	lsls	r3, r3, #12
 8003e96:	693a      	ldr	r2, [r7, #16]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ea2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	011b      	lsls	r3, r3, #4
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	693a      	ldr	r2, [r7, #16]
 8003eb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	621a      	str	r2, [r3, #32]
}
 8003eba:	bf00      	nop
 8003ebc:	371c      	adds	r7, #28
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr

08003ec6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b085      	sub	sp, #20
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
 8003ece:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003edc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	f043 0307 	orr.w	r3, r3, #7
 8003ee8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	68fa      	ldr	r2, [r7, #12]
 8003eee:	609a      	str	r2, [r3, #8]
}
 8003ef0:	bf00      	nop
 8003ef2:	3714      	adds	r7, #20
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b087      	sub	sp, #28
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
 8003f08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	021a      	lsls	r2, r3, #8
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	697a      	ldr	r2, [r7, #20]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	697a      	ldr	r2, [r7, #20]
 8003f2e:	609a      	str	r2, [r3, #8]
}
 8003f30:	bf00      	nop
 8003f32:	371c      	adds	r7, #28
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b087      	sub	sp, #28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	f003 031f 	and.w	r3, r3, #31
 8003f4e:	2201      	movs	r2, #1
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6a1a      	ldr	r2, [r3, #32]
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	43db      	mvns	r3, r3
 8003f5e:	401a      	ands	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6a1a      	ldr	r2, [r3, #32]
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	f003 031f 	and.w	r3, r3, #31
 8003f6e:	6879      	ldr	r1, [r7, #4]
 8003f70:	fa01 f303 	lsl.w	r3, r1, r3
 8003f74:	431a      	orrs	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	621a      	str	r2, [r3, #32]
}
 8003f7a:	bf00      	nop
 8003f7c:	371c      	adds	r7, #28
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
	...

08003f88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b085      	sub	sp, #20
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d101      	bne.n	8003fa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f9c:	2302      	movs	r3, #2
 8003f9e:	e05a      	b.n	8004056 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a21      	ldr	r2, [pc, #132]	@ (8004064 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d022      	beq.n	800402a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fec:	d01d      	beq.n	800402a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a1d      	ldr	r2, [pc, #116]	@ (8004068 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d018      	beq.n	800402a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800406c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d013      	beq.n	800402a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a1a      	ldr	r2, [pc, #104]	@ (8004070 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d00e      	beq.n	800402a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a18      	ldr	r2, [pc, #96]	@ (8004074 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d009      	beq.n	800402a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a17      	ldr	r2, [pc, #92]	@ (8004078 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d004      	beq.n	800402a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a15      	ldr	r2, [pc, #84]	@ (800407c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d10c      	bne.n	8004044 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004030:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	68ba      	ldr	r2, [r7, #8]
 8004038:	4313      	orrs	r3, r2
 800403a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3714      	adds	r7, #20
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	40010000 	.word	0x40010000
 8004068:	40000400 	.word	0x40000400
 800406c:	40000800 	.word	0x40000800
 8004070:	40000c00 	.word	0x40000c00
 8004074:	40010400 	.word	0x40010400
 8004078:	40014000 	.word	0x40014000
 800407c:	40001800 	.word	0x40001800

08004080 <ws2812_update_buffer>:
/*
 * Update next 24 bits in the dma buffer - assume dma_buffer_pointer is pointing
 * to the buffer that is safe to update.  The dma_buffer_pointer and the call to
 * this function is handled by the dma callbacks.
 */
inline void ws2812_update_buffer(ws2812_handleTypeDef *ws2812, uint16_t *dma_buffer_pointer) {
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]

    // A simple state machine - we're either resetting (two buffers worth of zeros),
    // idle (just winging out zero buffers) or
    // we are transmitting data for the "current" led.

    ++ws2812->dma_cbs;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800408e:	1c5a      	adds	r2, r3, #1
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	679a      	str	r2, [r3, #120]	@ 0x78

    if (ws2812->led_state == LED_RES) { // Latch state - 10 or more full buffers of zeros
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800409a:	2b00      	cmp	r3, #0
 800409c:	d135      	bne.n	800410a <ws2812_update_buffer+0x8a>

        // This one is simple - we got a bunch of zeros of the right size - just throw
        // that into the buffer.  Twice will do (two half buffers).
        if (ws2812->zero_halves < 2) {
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d80c      	bhi.n	80040c2 <ws2812_update_buffer+0x42>
            memset(dma_buffer_pointer, 0, 2 * BUFFER_SIZE); // Fill the buffer with zeros
 80040a8:	2230      	movs	r2, #48	@ 0x30
 80040aa:	2100      	movs	r1, #0
 80040ac:	6838      	ldr	r0, [r7, #0]
 80040ae:	f001 ffb1 	bl	8006014 <memset>
            ws2812->zero_halves++; // We only need to update two half buffers
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80040b8:	3301      	adds	r3, #1
 80040ba:	b2da      	uxtb	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        }

        ws2812->res_cnt++;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80040c8:	3301      	adds	r3, #1
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

        if (ws2812->res_cnt >= LED_RESET_CYCLES) { // done enough reset cycles - move to next state
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80040d8:	2b09      	cmp	r3, #9
 80040da:	d972      	bls.n	80041c2 <ws2812_update_buffer+0x142>
            ws2812->led_cnt = 0;	// prepare to send data
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
            if (ws2812->is_dirty) {
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d008      	beq.n	8004100 <ws2812_update_buffer+0x80>
                ws2812->is_dirty = false;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
                ws2812->led_state = LED_DAT;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2202      	movs	r2, #2
 80040fa:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

#ifdef BUFF_GPIO_Port
	HAL_GPIO_WritePin(BUFF_GPIO_Port, BUFF_Pin, GPIO_PIN_RESET);
#endif

}
 80040fe:	e060      	b.n	80041c2 <ws2812_update_buffer+0x142>
                ws2812->led_state = LED_IDL;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
}
 8004108:	e05b      	b.n	80041c2 <ws2812_update_buffer+0x142>
    } else if (ws2812->led_state == LED_IDL) { // idle state
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8004110:	2b01      	cmp	r3, #1
 8004112:	d10d      	bne.n	8004130 <ws2812_update_buffer+0xb0>
        if (ws2812->is_dirty) { // we do nothing here except waiting for a dirty flag
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 800411a:	2b00      	cmp	r3, #0
 800411c:	d051      	beq.n	80041c2 <ws2812_update_buffer+0x142>
            ws2812->is_dirty = false;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
            ws2812->led_state = LED_DAT; // when dirty - start processing data
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2202      	movs	r2, #2
 800412a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
}
 800412e:	e048      	b.n	80041c2 <ws2812_update_buffer+0x142>
        ++ws2812->dat_cbs;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004134:	1c5a      	adds	r2, r3, #1
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	67da      	str	r2, [r3, #124]	@ 0x7c
        uint8_t *led = (uint8_t*) &ws2812->led[3 * ws2812->led_cnt];
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8004144:	4619      	mov	r1, r3
 8004146:	460b      	mov	r3, r1
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	440b      	add	r3, r1
 800414c:	4413      	add	r3, r2
 800414e:	60bb      	str	r3, [r7, #8]
        for (uint8_t c = 0; c < 3; c++) { // Deal with the 3 color leds in one led package
 8004150:	2300      	movs	r3, #0
 8004152:	73fb      	strb	r3, [r7, #15]
 8004154:	e011      	b.n	800417a <ws2812_update_buffer+0xfa>
            memcpy(dma_buffer_pointer, color_value[led[c]], 16); // Lookup the actual buffer data
 8004156:	7bfb      	ldrb	r3, [r7, #15]
 8004158:	68ba      	ldr	r2, [r7, #8]
 800415a:	4413      	add	r3, r2
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	011b      	lsls	r3, r3, #4
 8004160:	4a1a      	ldr	r2, [pc, #104]	@ (80041cc <ws2812_update_buffer+0x14c>)
 8004162:	4413      	add	r3, r2
 8004164:	2210      	movs	r2, #16
 8004166:	4619      	mov	r1, r3
 8004168:	6838      	ldr	r0, [r7, #0]
 800416a:	f001 ff97 	bl	800609c <memcpy>
            dma_buffer_pointer += 8; // next 8 bytes
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	3310      	adds	r3, #16
 8004172:	603b      	str	r3, [r7, #0]
        for (uint8_t c = 0; c < 3; c++) { // Deal with the 3 color leds in one led package
 8004174:	7bfb      	ldrb	r3, [r7, #15]
 8004176:	3301      	adds	r3, #1
 8004178:	73fb      	strb	r3, [r7, #15]
 800417a:	7bfb      	ldrb	r3, [r7, #15]
 800417c:	2b02      	cmp	r3, #2
 800417e:	d9ea      	bls.n	8004156 <ws2812_update_buffer+0xd6>
        ws2812->led_cnt++; // Next led
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8004186:	3301      	adds	r3, #1
 8004188:	b2da      	uxtb	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
        if (ws2812->led_cnt >= ws2812->leds) { // reached top
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8004196:	461a      	mov	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800419e:	429a      	cmp	r2, r3
 80041a0:	d30f      	bcc.n	80041c2 <ws2812_update_buffer+0x142>
            ws2812->led_cnt = 0; // back to first
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
            ws2812->zero_halves = 0;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
            ws2812->res_cnt = 0;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
            ws2812->led_state = LED_RES;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
}
 80041c2:	bf00      	nop
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	0800612c 	.word	0x0800612c

080041d0 <zeroLedValues>:

ws2812_resultTypeDef zeroLedValues(ws2812_handleTypeDef *ws2812) {
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
    ws2812_resultTypeDef res = WS2812_Ok;
 80041d8:	2300      	movs	r3, #0
 80041da:	73fb      	strb	r3, [r7, #15]
    memset(ws2812->led, 0, ws2812->leds * 3); // Zero it all
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80041e6:	461a      	mov	r2, r3
 80041e8:	4613      	mov	r3, r2
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	4413      	add	r3, r2
 80041ee:	461a      	mov	r2, r3
 80041f0:	2100      	movs	r1, #0
 80041f2:	f001 ff0f 	bl	8006014 <memset>
    ws2812->is_dirty = true; // Mark buffer dirty
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
    return res;
 80041fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004200:	4618      	mov	r0, r3
 8004202:	3710      	adds	r7, #16
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <setLedValues>:
    return res;
}

// Just throw values into led_value array - the dma interrupt will
// handle updating the dma buffer when needed
ws2812_resultTypeDef setLedValues(ws2812_handleTypeDef *ws2812, uint16_t led, uint8_t r, uint8_t g, uint8_t b) {
 8004208:	b480      	push	{r7}
 800420a:	b085      	sub	sp, #20
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	4608      	mov	r0, r1
 8004212:	4611      	mov	r1, r2
 8004214:	461a      	mov	r2, r3
 8004216:	4603      	mov	r3, r0
 8004218:	807b      	strh	r3, [r7, #2]
 800421a:	460b      	mov	r3, r1
 800421c:	707b      	strb	r3, [r7, #1]
 800421e:	4613      	mov	r3, r2
 8004220:	703b      	strb	r3, [r7, #0]
    ws2812_resultTypeDef res = WS2812_Ok;
 8004222:	2300      	movs	r3, #0
 8004224:	73fb      	strb	r3, [r7, #15]
    if (led < ws2812->leds) {
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800422c:	887a      	ldrh	r2, [r7, #2]
 800422e:	429a      	cmp	r2, r3
 8004230:	d221      	bcs.n	8004276 <setLedValues+0x6e>
        ws2812->led[3 * led + RL] = r;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8004236:	887a      	ldrh	r2, [r7, #2]
 8004238:	4613      	mov	r3, r2
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	4413      	add	r3, r2
 800423e:	3301      	adds	r3, #1
 8004240:	440b      	add	r3, r1
 8004242:	787a      	ldrb	r2, [r7, #1]
 8004244:	701a      	strb	r2, [r3, #0]
        ws2812->led[3 * led + GL] = g;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800424a:	887a      	ldrh	r2, [r7, #2]
 800424c:	4613      	mov	r3, r2
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	4413      	add	r3, r2
 8004252:	440b      	add	r3, r1
 8004254:	783a      	ldrb	r2, [r7, #0]
 8004256:	701a      	strb	r2, [r3, #0]
        ws2812->led[3 * led + BL] = b;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800425c:	887a      	ldrh	r2, [r7, #2]
 800425e:	4613      	mov	r3, r2
 8004260:	005b      	lsls	r3, r3, #1
 8004262:	4413      	add	r3, r2
 8004264:	3302      	adds	r3, #2
 8004266:	440b      	add	r3, r1
 8004268:	7e3a      	ldrb	r2, [r7, #24]
 800426a:	701a      	strb	r2, [r3, #0]
        ws2812->is_dirty = true; // Mark buffer dirty
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
 8004274:	e001      	b.n	800427a <setLedValues+0x72>
    } else {
        res = WS2812_Err;
 8004276:	2301      	movs	r3, #1
 8004278:	73fb      	strb	r3, [r7, #15]
    }
    return res;
 800427a:	7bfb      	ldrb	r3, [r7, #15]
}
 800427c:	4618      	mov	r0, r3
 800427e:	3714      	adds	r7, #20
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <ws2812_init>:

ws2812_resultTypeDef ws2812_init(ws2812_handleTypeDef *ws2812, TIM_HandleTypeDef *timer, uint32_t channel, uint16_t leds) {
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
 8004294:	807b      	strh	r3, [r7, #2]

    ws2812_resultTypeDef res = WS2812_Ok;
 8004296:	2300      	movs	r3, #0
 8004298:	75fb      	strb	r3, [r7, #23]

    // Store timer handle for later
    ws2812->timer = timer;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	68ba      	ldr	r2, [r7, #8]
 800429e:	601a      	str	r2, [r3, #0]

    // Store channel
    ws2812->channel = channel;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	605a      	str	r2, [r3, #4]

    ws2812->leds = leds;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	887a      	ldrh	r2, [r7, #2]
 80042aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

    ws2812->led_state = LED_RES;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
    ws2812->is_dirty = 0;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
    ws2812->zero_halves = 2;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2202      	movs	r2, #2
 80042c2:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

    ws2812->led = malloc(leds * 3);
 80042c6:	887a      	ldrh	r2, [r7, #2]
 80042c8:	4613      	mov	r3, r2
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	4413      	add	r3, r2
 80042ce:	4618      	mov	r0, r3
 80042d0:	f001 fdea 	bl	8005ea8 <malloc>
 80042d4:	4603      	mov	r3, r0
 80042d6:	461a      	mov	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (ws2812->led != NULL) { // Memory for led values
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d012      	beq.n	800430a <ws2812_init+0x82>

        memset(ws2812->led, 0, leds * 3); // Zero it all
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80042e8:	887a      	ldrh	r2, [r7, #2]
 80042ea:	4613      	mov	r3, r2
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	4413      	add	r3, r2
 80042f0:	461a      	mov	r2, r3
 80042f2:	2100      	movs	r1, #0
 80042f4:	f001 fe8e 	bl	8006014 <memset>

        // Start DMA to feed the PWM with values
        // At this point the buffer should be empty - all zeros
        HAL_TIM_PWM_Start_DMA(timer, channel, (uint32_t*) ws2812->dma_buffer, BUFFER_SIZE * 2);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f103 0208 	add.w	r2, r3, #8
 80042fe:	2330      	movs	r3, #48	@ 0x30
 8004300:	6879      	ldr	r1, [r7, #4]
 8004302:	68b8      	ldr	r0, [r7, #8]
 8004304:	f7fe fef8 	bl	80030f8 <HAL_TIM_PWM_Start_DMA>
 8004308:	e001      	b.n	800430e <ws2812_init+0x86>

    } else {
        res = WS2812_Mem;
 800430a:	2302      	movs	r3, #2
 800430c:	75fb      	strb	r3, [r7, #23]
    }

    return res;
 800430e:	7dfb      	ldrb	r3, [r7, #23]

}
 8004310:	4618      	mov	r0, r3
 8004312:	3718      	adds	r7, #24
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <ws2812_demos_set>:
    { 90,   0,  25},
	{100,   0,   0},
	{100,   0,   0},
};

void ws2812_demos_set(ws2812_handleTypeDef *ws2812, uint8_t demo) {
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	460b      	mov	r3, r1
 8004322:	70fb      	strb	r3, [r7, #3]
    active_demo = demo;
 8004324:	4a04      	ldr	r2, [pc, #16]	@ (8004338 <ws2812_demos_set+0x20>)
 8004326:	78fb      	ldrb	r3, [r7, #3]
 8004328:	7013      	strb	r3, [r2, #0]
}
 800432a:	bf00      	nop
 800432c:	370c      	adds	r7, #12
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	20001618 	.word	0x20001618

0800433c <ws2812_demos_tick>:

void ws2812_demos_tick(ws2812_handleTypeDef *ws2812, uint16_t p1, uint8_t speed) {
 800433c:	b5b0      	push	{r4, r5, r7, lr}
 800433e:	b08e      	sub	sp, #56	@ 0x38
 8004340:	af02      	add	r7, sp, #8
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	460b      	mov	r3, r1
 8004346:	817b      	strh	r3, [r7, #10]
 8004348:	4613      	mov	r3, r2
 800434a:	727b      	strb	r3, [r7, #9]
    static uint32_t next_led = led_interval;
    static uint32_t next_color = led_interval;
    static uint16_t smoothed_p1 = 0;
    static int display_led = 0;
    static uint8_t fade = 1;
    uint32_t now = uwTick;
 800434c:	4b9d      	ldr	r3, [pc, #628]	@ (80045c4 <ws2812_demos_tick+0x288>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	61bb      	str	r3, [r7, #24]

    switch (active_demo) {
 8004352:	4b9d      	ldr	r3, [pc, #628]	@ (80045c8 <ws2812_demos_tick+0x28c>)
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	3b01      	subs	r3, #1
 8004358:	2b06      	cmp	r3, #6
 800435a:	f200 83f4 	bhi.w	8004b46 <ws2812_demos_tick+0x80a>
 800435e:	a201      	add	r2, pc, #4	@ (adr r2, 8004364 <ws2812_demos_tick+0x28>)
 8004360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004364:	08004381 	.word	0x08004381
 8004368:	0800442d 	.word	0x0800442d
 800436c:	0800454d 	.word	0x0800454d
 8004370:	0800473d 	.word	0x0800473d
 8004374:	08004861 	.word	0x08004861
 8004378:	080049af 	.word	0x080049af
 800437c:	08004b31 	.word	0x08004b31
    case WS2812_DEMO_LINE:
        if (now >= next_led) {
 8004380:	4b92      	ldr	r3, [pc, #584]	@ (80045cc <ws2812_demos_tick+0x290>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	69ba      	ldr	r2, [r7, #24]
 8004386:	429a      	cmp	r2, r3
 8004388:	f0c0 83d4 	bcc.w	8004b34 <ws2812_demos_tick+0x7f8>
            //zeroLedValues(ws2812);
            setLedValues(ws2812, line_led, led_line_colors[line_color][0], led_line_colors[line_color][1], led_line_colors[line_color][2]);
 800438c:	4b90      	ldr	r3, [pc, #576]	@ (80045d0 <ws2812_demos_tick+0x294>)
 800438e:	8819      	ldrh	r1, [r3, #0]
 8004390:	4b90      	ldr	r3, [pc, #576]	@ (80045d4 <ws2812_demos_tick+0x298>)
 8004392:	881b      	ldrh	r3, [r3, #0]
 8004394:	4618      	mov	r0, r3
 8004396:	4a90      	ldr	r2, [pc, #576]	@ (80045d8 <ws2812_demos_tick+0x29c>)
 8004398:	4603      	mov	r3, r0
 800439a:	005b      	lsls	r3, r3, #1
 800439c:	4403      	add	r3, r0
 800439e:	4413      	add	r3, r2
 80043a0:	781a      	ldrb	r2, [r3, #0]
 80043a2:	4b8c      	ldr	r3, [pc, #560]	@ (80045d4 <ws2812_demos_tick+0x298>)
 80043a4:	881b      	ldrh	r3, [r3, #0]
 80043a6:	461c      	mov	r4, r3
 80043a8:	488b      	ldr	r0, [pc, #556]	@ (80045d8 <ws2812_demos_tick+0x29c>)
 80043aa:	4623      	mov	r3, r4
 80043ac:	005b      	lsls	r3, r3, #1
 80043ae:	4423      	add	r3, r4
 80043b0:	4403      	add	r3, r0
 80043b2:	3301      	adds	r3, #1
 80043b4:	7818      	ldrb	r0, [r3, #0]
 80043b6:	4b87      	ldr	r3, [pc, #540]	@ (80045d4 <ws2812_demos_tick+0x298>)
 80043b8:	881b      	ldrh	r3, [r3, #0]
 80043ba:	461d      	mov	r5, r3
 80043bc:	4c86      	ldr	r4, [pc, #536]	@ (80045d8 <ws2812_demos_tick+0x29c>)
 80043be:	462b      	mov	r3, r5
 80043c0:	005b      	lsls	r3, r3, #1
 80043c2:	442b      	add	r3, r5
 80043c4:	4423      	add	r3, r4
 80043c6:	3302      	adds	r3, #2
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	9300      	str	r3, [sp, #0]
 80043cc:	4603      	mov	r3, r0
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f7ff ff1a 	bl	8004208 <setLedValues>
            ++line_led;
 80043d4:	4b7e      	ldr	r3, [pc, #504]	@ (80045d0 <ws2812_demos_tick+0x294>)
 80043d6:	881b      	ldrh	r3, [r3, #0]
 80043d8:	3301      	adds	r3, #1
 80043da:	b29a      	uxth	r2, r3
 80043dc:	4b7c      	ldr	r3, [pc, #496]	@ (80045d0 <ws2812_demos_tick+0x294>)
 80043de:	801a      	strh	r2, [r3, #0]
            ++line_count;
 80043e0:	4b7e      	ldr	r3, [pc, #504]	@ (80045dc <ws2812_demos_tick+0x2a0>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	3301      	adds	r3, #1
 80043e6:	4a7d      	ldr	r2, [pc, #500]	@ (80045dc <ws2812_demos_tick+0x2a0>)
 80043e8:	6013      	str	r3, [r2, #0]
            if (line_count % 64 == 0)
 80043ea:	4b7c      	ldr	r3, [pc, #496]	@ (80045dc <ws2812_demos_tick+0x2a0>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d105      	bne.n	8004402 <ws2812_demos_tick+0xc6>
                ++line_color;
 80043f6:	4b77      	ldr	r3, [pc, #476]	@ (80045d4 <ws2812_demos_tick+0x298>)
 80043f8:	881b      	ldrh	r3, [r3, #0]
 80043fa:	3301      	adds	r3, #1
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	4b75      	ldr	r3, [pc, #468]	@ (80045d4 <ws2812_demos_tick+0x298>)
 8004400:	801a      	strh	r2, [r3, #0]
            if (line_color >= sizeof(led_line_colors) / sizeof(led_line_colors[0]))
 8004402:	4b74      	ldr	r3, [pc, #464]	@ (80045d4 <ws2812_demos_tick+0x298>)
 8004404:	881b      	ldrh	r3, [r3, #0]
 8004406:	2b06      	cmp	r3, #6
 8004408:	d902      	bls.n	8004410 <ws2812_demos_tick+0xd4>
                line_color = 0;
 800440a:	4b72      	ldr	r3, [pc, #456]	@ (80045d4 <ws2812_demos_tick+0x298>)
 800440c:	2200      	movs	r2, #0
 800440e:	801a      	strh	r2, [r3, #0]
            if (line_led >= LEDS)
 8004410:	4b6f      	ldr	r3, [pc, #444]	@ (80045d0 <ws2812_demos_tick+0x294>)
 8004412:	881b      	ldrh	r3, [r3, #0]
 8004414:	2b8b      	cmp	r3, #139	@ 0x8b
 8004416:	d902      	bls.n	800441e <ws2812_demos_tick+0xe2>
                line_led = 0;
 8004418:	4b6d      	ldr	r3, [pc, #436]	@ (80045d0 <ws2812_demos_tick+0x294>)
 800441a:	2200      	movs	r2, #0
 800441c:	801a      	strh	r2, [r3, #0]

            next_led = now + led_interval;
 800441e:	4b70      	ldr	r3, [pc, #448]	@ (80045e0 <ws2812_demos_tick+0x2a4>)
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	4413      	add	r3, r2
 8004426:	4a69      	ldr	r2, [pc, #420]	@ (80045cc <ws2812_demos_tick+0x290>)
 8004428:	6013      	str	r3, [r2, #0]
        }
        break;
 800442a:	e383      	b.n	8004b34 <ws2812_demos_tick+0x7f8>
    case 2:
    	if (now >= next_led)
 800442c:	4b67      	ldr	r3, [pc, #412]	@ (80045cc <ws2812_demos_tick+0x290>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	69ba      	ldr	r2, [r7, #24]
 8004432:	429a      	cmp	r2, r3
 8004434:	f0c0 8380 	bcc.w	8004b38 <ws2812_demos_tick+0x7fc>
    	{
    		setLedValues(ws2812, line_led,
 8004438:	4b65      	ldr	r3, [pc, #404]	@ (80045d0 <ws2812_demos_tick+0x294>)
 800443a:	8819      	ldrh	r1, [r3, #0]
    				BRIGHTNESS_ADJUST*rainbow_colors[line_color][0],
 800443c:	4b65      	ldr	r3, [pc, #404]	@ (80045d4 <ws2812_demos_tick+0x298>)
 800443e:	881b      	ldrh	r3, [r3, #0]
 8004440:	4618      	mov	r0, r3
 8004442:	4a68      	ldr	r2, [pc, #416]	@ (80045e4 <ws2812_demos_tick+0x2a8>)
 8004444:	4603      	mov	r3, r0
 8004446:	005b      	lsls	r3, r3, #1
 8004448:	4403      	add	r3, r0
 800444a:	4413      	add	r3, r2
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	ee07 3a90 	vmov	s15, r3
 8004452:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004456:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 800445a:	ee67 7a87 	vmul.f32	s15, s15, s14
    		setLedValues(ws2812, line_led,
 800445e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004462:	edc7 7a01 	vstr	s15, [r7, #4]
 8004466:	793b      	ldrb	r3, [r7, #4]
 8004468:	b2da      	uxtb	r2, r3
					BRIGHTNESS_ADJUST*rainbow_colors[line_color][1],
 800446a:	4b5a      	ldr	r3, [pc, #360]	@ (80045d4 <ws2812_demos_tick+0x298>)
 800446c:	881b      	ldrh	r3, [r3, #0]
 800446e:	461c      	mov	r4, r3
 8004470:	485c      	ldr	r0, [pc, #368]	@ (80045e4 <ws2812_demos_tick+0x2a8>)
 8004472:	4623      	mov	r3, r4
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	4423      	add	r3, r4
 8004478:	4403      	add	r3, r0
 800447a:	3301      	adds	r3, #1
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	ee07 3a90 	vmov	s15, r3
 8004482:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004486:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 800448a:	ee67 7a87 	vmul.f32	s15, s15, s14
    		setLedValues(ws2812, line_led,
 800448e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004492:	edc7 7a01 	vstr	s15, [r7, #4]
 8004496:	793b      	ldrb	r3, [r7, #4]
 8004498:	b2d8      	uxtb	r0, r3
					BRIGHTNESS_ADJUST*rainbow_colors[line_color][2]);
 800449a:	4b4e      	ldr	r3, [pc, #312]	@ (80045d4 <ws2812_demos_tick+0x298>)
 800449c:	881b      	ldrh	r3, [r3, #0]
 800449e:	461d      	mov	r5, r3
 80044a0:	4c50      	ldr	r4, [pc, #320]	@ (80045e4 <ws2812_demos_tick+0x2a8>)
 80044a2:	462b      	mov	r3, r5
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	442b      	add	r3, r5
 80044a8:	4423      	add	r3, r4
 80044aa:	3302      	adds	r3, #2
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	ee07 3a90 	vmov	s15, r3
 80044b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044b6:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80044ba:	ee67 7a87 	vmul.f32	s15, s15, s14
    		setLedValues(ws2812, line_led,
 80044be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044c2:	edc7 7a01 	vstr	s15, [r7, #4]
 80044c6:	793b      	ldrb	r3, [r7, #4]
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	4603      	mov	r3, r0
 80044ce:	68f8      	ldr	r0, [r7, #12]
 80044d0:	f7ff fe9a 	bl	8004208 <setLedValues>
    		setLedValues(ws2812, line_led-8,
 80044d4:	4b3e      	ldr	r3, [pc, #248]	@ (80045d0 <ws2812_demos_tick+0x294>)
 80044d6:	881b      	ldrh	r3, [r3, #0]
 80044d8:	3b08      	subs	r3, #8
 80044da:	b299      	uxth	r1, r3
 80044dc:	2300      	movs	r3, #0
 80044de:	9300      	str	r3, [sp, #0]
 80044e0:	2300      	movs	r3, #0
 80044e2:	2200      	movs	r2, #0
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	f7ff fe8f 	bl	8004208 <setLedValues>
    		    				0,
    							0,
    							0);
    		++line_led;
 80044ea:	4b39      	ldr	r3, [pc, #228]	@ (80045d0 <ws2812_demos_tick+0x294>)
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	3301      	adds	r3, #1
 80044f0:	b29a      	uxth	r2, r3
 80044f2:	4b37      	ldr	r3, [pc, #220]	@ (80045d0 <ws2812_demos_tick+0x294>)
 80044f4:	801a      	strh	r2, [r3, #0]
    		++line_count;
 80044f6:	4b39      	ldr	r3, [pc, #228]	@ (80045dc <ws2812_demos_tick+0x2a0>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	3301      	adds	r3, #1
 80044fc:	4a37      	ldr	r2, [pc, #220]	@ (80045dc <ws2812_demos_tick+0x2a0>)
 80044fe:	6013      	str	r3, [r2, #0]
			if (line_count % 2 == 0)
 8004500:	4b36      	ldr	r3, [pc, #216]	@ (80045dc <ws2812_demos_tick+0x2a0>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	2b00      	cmp	r3, #0
 800450a:	d105      	bne.n	8004518 <ws2812_demos_tick+0x1dc>
				++line_color;
 800450c:	4b31      	ldr	r3, [pc, #196]	@ (80045d4 <ws2812_demos_tick+0x298>)
 800450e:	881b      	ldrh	r3, [r3, #0]
 8004510:	3301      	adds	r3, #1
 8004512:	b29a      	uxth	r2, r3
 8004514:	4b2f      	ldr	r3, [pc, #188]	@ (80045d4 <ws2812_demos_tick+0x298>)
 8004516:	801a      	strh	r2, [r3, #0]
			if (line_color >= sizeof(rainbow_colors) / sizeof(rainbow_colors[0]))
 8004518:	4b2e      	ldr	r3, [pc, #184]	@ (80045d4 <ws2812_demos_tick+0x298>)
 800451a:	881b      	ldrh	r3, [r3, #0]
 800451c:	2b1f      	cmp	r3, #31
 800451e:	d902      	bls.n	8004526 <ws2812_demos_tick+0x1ea>
				line_color = 0;
 8004520:	4b2c      	ldr	r3, [pc, #176]	@ (80045d4 <ws2812_demos_tick+0x298>)
 8004522:	2200      	movs	r2, #0
 8004524:	801a      	strh	r2, [r3, #0]
    		if (line_led >= LEDS)
 8004526:	4b2a      	ldr	r3, [pc, #168]	@ (80045d0 <ws2812_demos_tick+0x294>)
 8004528:	881b      	ldrh	r3, [r3, #0]
 800452a:	2b8b      	cmp	r3, #139	@ 0x8b
 800452c:	d902      	bls.n	8004534 <ws2812_demos_tick+0x1f8>
    			line_led = 0;
 800452e:	4b28      	ldr	r3, [pc, #160]	@ (80045d0 <ws2812_demos_tick+0x294>)
 8004530:	2200      	movs	r2, #0
 8004532:	801a      	strh	r2, [r3, #0]
    		next_led = now + led_interval*(1 + speed);
 8004534:	7a7b      	ldrb	r3, [r7, #9]
 8004536:	3301      	adds	r3, #1
 8004538:	461a      	mov	r2, r3
 800453a:	4b29      	ldr	r3, [pc, #164]	@ (80045e0 <ws2812_demos_tick+0x2a4>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	fb03 f202 	mul.w	r2, r3, r2
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	4413      	add	r3, r2
 8004546:	4a21      	ldr	r2, [pc, #132]	@ (80045cc <ws2812_demos_tick+0x290>)
 8004548:	6013      	str	r3, [r2, #0]
    	}
        break;
 800454a:	e2f5      	b.n	8004b38 <ws2812_demos_tick+0x7fc>
    case 3: {
        smoothed_p1 = p1;
 800454c:	4a26      	ldr	r2, [pc, #152]	@ (80045e8 <ws2812_demos_tick+0x2ac>)
 800454e:	897b      	ldrh	r3, [r7, #10]
 8004550:	8013      	strh	r3, [r2, #0]
        int temp = ((smoothed_p1 - MINSOUND < 0)? 0:smoothed_p1 - MINSOUND);
 8004552:	4b25      	ldr	r3, [pc, #148]	@ (80045e8 <ws2812_demos_tick+0x2ac>)
 8004554:	881b      	ldrh	r3, [r3, #0]
 8004556:	ee07 3a90 	vmov	s15, r3
 800455a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800455e:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80045ec <ws2812_demos_tick+0x2b0>
 8004562:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004566:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800456a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800456e:	d501      	bpl.n	8004574 <ws2812_demos_tick+0x238>
 8004570:	2300      	movs	r3, #0
 8004572:	e00d      	b.n	8004590 <ws2812_demos_tick+0x254>
 8004574:	4b1c      	ldr	r3, [pc, #112]	@ (80045e8 <ws2812_demos_tick+0x2ac>)
 8004576:	881b      	ldrh	r3, [r3, #0]
 8004578:	ee07 3a90 	vmov	s15, r3
 800457c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004580:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80045ec <ws2812_demos_tick+0x2b0>
 8004584:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800458c:	ee17 3a90 	vmov	r3, s15
 8004590:	617b      	str	r3, [r7, #20]
        int target_led = temp / 14;
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	4a16      	ldr	r2, [pc, #88]	@ (80045f0 <ws2812_demos_tick+0x2b4>)
 8004596:	fb82 1203 	smull	r1, r2, r2, r3
 800459a:	441a      	add	r2, r3
 800459c:	10d2      	asrs	r2, r2, #3
 800459e:	17db      	asrs	r3, r3, #31
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (target_led > LEDS) target_led = LEDS;
 80045a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045a6:	2b8c      	cmp	r3, #140	@ 0x8c
 80045a8:	dd01      	ble.n	80045ae <ws2812_demos_tick+0x272>
 80045aa:	238c      	movs	r3, #140	@ 0x8c
 80045ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if (display_led < target_led)
 80045ae:	4b11      	ldr	r3, [pc, #68]	@ (80045f4 <ws2812_demos_tick+0x2b8>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045b4:	429a      	cmp	r2, r3
 80045b6:	dd1f      	ble.n	80045f8 <ws2812_demos_tick+0x2bc>
            display_led += 2;
 80045b8:	4b0e      	ldr	r3, [pc, #56]	@ (80045f4 <ws2812_demos_tick+0x2b8>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	3302      	adds	r3, #2
 80045be:	4a0d      	ldr	r2, [pc, #52]	@ (80045f4 <ws2812_demos_tick+0x2b8>)
 80045c0:	6013      	str	r3, [r2, #0]
 80045c2:	e023      	b.n	800460c <ws2812_demos_tick+0x2d0>
 80045c4:	20001614 	.word	0x20001614
 80045c8:	20001618 	.word	0x20001618
 80045cc:	2000000c 	.word	0x2000000c
 80045d0:	2000161a 	.word	0x2000161a
 80045d4:	2000161c 	.word	0x2000161c
 80045d8:	0800712c 	.word	0x0800712c
 80045dc:	20001620 	.word	0x20001620
 80045e0:	080071d4 	.word	0x080071d4
 80045e4:	08007144 	.word	0x08007144
 80045e8:	20001624 	.word	0x20001624
 80045ec:	4502a000 	.word	0x4502a000
 80045f0:	92492493 	.word	0x92492493
 80045f4:	20001628 	.word	0x20001628
        else if (display_led > target_led)
 80045f8:	4b9b      	ldr	r3, [pc, #620]	@ (8004868 <ws2812_demos_tick+0x52c>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045fe:	429a      	cmp	r2, r3
 8004600:	da04      	bge.n	800460c <ws2812_demos_tick+0x2d0>
            display_led -= 2;
 8004602:	4b99      	ldr	r3, [pc, #612]	@ (8004868 <ws2812_demos_tick+0x52c>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	3b02      	subs	r3, #2
 8004608:	4a97      	ldr	r2, [pc, #604]	@ (8004868 <ws2812_demos_tick+0x52c>)
 800460a:	6013      	str	r3, [r2, #0]
        uint8_t pick = display_led/2;
 800460c:	4b96      	ldr	r3, [pc, #600]	@ (8004868 <ws2812_demos_tick+0x52c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	0fda      	lsrs	r2, r3, #31
 8004612:	4413      	add	r3, r2
 8004614:	105b      	asrs	r3, r3, #1
 8004616:	74fb      	strb	r3, [r7, #19]
        pick = ((pick >= 16)? 15 : pick);
 8004618:	7cfb      	ldrb	r3, [r7, #19]
 800461a:	2b0f      	cmp	r3, #15
 800461c:	bf28      	it	cs
 800461e:	230f      	movcs	r3, #15
 8004620:	74fb      	strb	r3, [r7, #19]
            for (int i = 0; i < LEDS; i++) {
 8004622:	2300      	movs	r3, #0
 8004624:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004626:	e080      	b.n	800472a <ws2812_demos_tick+0x3ee>
                if (i < display_led) {
 8004628:	4b8f      	ldr	r3, [pc, #572]	@ (8004868 <ws2812_demos_tick+0x52c>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800462e:	429a      	cmp	r2, r3
 8004630:	da5b      	bge.n	80046ea <ws2812_demos_tick+0x3ae>
                    ws2812->led[3 * i + RL] = BRIGHTNESS_ADJUST*blue_to_red[pick][0];
 8004632:	7cfa      	ldrb	r2, [r7, #19]
 8004634:	498d      	ldr	r1, [pc, #564]	@ (800486c <ws2812_demos_tick+0x530>)
 8004636:	4613      	mov	r3, r2
 8004638:	005b      	lsls	r3, r3, #1
 800463a:	4413      	add	r3, r2
 800463c:	440b      	add	r3, r1
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	ee07 3a90 	vmov	s15, r3
 8004644:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004648:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 800464c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8004654:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004656:	4613      	mov	r3, r2
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	4413      	add	r3, r2
 800465c:	3301      	adds	r3, #1
 800465e:	440b      	add	r3, r1
 8004660:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004664:	edc7 7a01 	vstr	s15, [r7, #4]
 8004668:	793a      	ldrb	r2, [r7, #4]
 800466a:	b2d2      	uxtb	r2, r2
 800466c:	701a      	strb	r2, [r3, #0]
                    ws2812->led[3 * i + GL] = BRIGHTNESS_ADJUST*blue_to_red[pick][1];
 800466e:	7cfa      	ldrb	r2, [r7, #19]
 8004670:	497e      	ldr	r1, [pc, #504]	@ (800486c <ws2812_demos_tick+0x530>)
 8004672:	4613      	mov	r3, r2
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	4413      	add	r3, r2
 8004678:	440b      	add	r3, r1
 800467a:	3301      	adds	r3, #1
 800467c:	781b      	ldrb	r3, [r3, #0]
 800467e:	ee07 3a90 	vmov	s15, r3
 8004682:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004686:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 800468a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8004692:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004694:	4613      	mov	r3, r2
 8004696:	005b      	lsls	r3, r3, #1
 8004698:	4413      	add	r3, r2
 800469a:	440b      	add	r3, r1
 800469c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046a0:	edc7 7a01 	vstr	s15, [r7, #4]
 80046a4:	793a      	ldrb	r2, [r7, #4]
 80046a6:	b2d2      	uxtb	r2, r2
 80046a8:	701a      	strb	r2, [r3, #0]
                    ws2812->led[3 * i + BL] = BRIGHTNESS_ADJUST*blue_to_red[pick][2];
 80046aa:	7cfa      	ldrb	r2, [r7, #19]
 80046ac:	496f      	ldr	r1, [pc, #444]	@ (800486c <ws2812_demos_tick+0x530>)
 80046ae:	4613      	mov	r3, r2
 80046b0:	005b      	lsls	r3, r3, #1
 80046b2:	4413      	add	r3, r2
 80046b4:	440b      	add	r3, r1
 80046b6:	3302      	adds	r3, #2
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	ee07 3a90 	vmov	s15, r3
 80046be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80046c2:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80046c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80046ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046d0:	4613      	mov	r3, r2
 80046d2:	005b      	lsls	r3, r3, #1
 80046d4:	4413      	add	r3, r2
 80046d6:	3302      	adds	r3, #2
 80046d8:	440b      	add	r3, r1
 80046da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046de:	edc7 7a01 	vstr	s15, [r7, #4]
 80046e2:	793a      	ldrb	r2, [r7, #4]
 80046e4:	b2d2      	uxtb	r2, r2
 80046e6:	701a      	strb	r2, [r3, #0]
 80046e8:	e01c      	b.n	8004724 <ws2812_demos_tick+0x3e8>
                } else {
                    ws2812->led[3 * i + RL] = 0;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80046ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046f0:	4613      	mov	r3, r2
 80046f2:	005b      	lsls	r3, r3, #1
 80046f4:	4413      	add	r3, r2
 80046f6:	3301      	adds	r3, #1
 80046f8:	440b      	add	r3, r1
 80046fa:	2200      	movs	r2, #0
 80046fc:	701a      	strb	r2, [r3, #0]
                    ws2812->led[3 * i + GL] = 0;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8004702:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004704:	4613      	mov	r3, r2
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	4413      	add	r3, r2
 800470a:	440b      	add	r3, r1
 800470c:	2200      	movs	r2, #0
 800470e:	701a      	strb	r2, [r3, #0]
                    ws2812->led[3 * i + BL] = 0;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8004714:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004716:	4613      	mov	r3, r2
 8004718:	005b      	lsls	r3, r3, #1
 800471a:	4413      	add	r3, r2
 800471c:	3302      	adds	r3, #2
 800471e:	440b      	add	r3, r1
 8004720:	2200      	movs	r2, #0
 8004722:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < LEDS; i++) {
 8004724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004726:	3301      	adds	r3, #1
 8004728:	62bb      	str	r3, [r7, #40]	@ 0x28
 800472a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800472c:	2b8b      	cmp	r3, #139	@ 0x8b
 800472e:	f77f af7b 	ble.w	8004628 <ws2812_demos_tick+0x2ec>
                }
            }

            ws2812->is_dirty = true;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
        break;
 800473a:	e204      	b.n	8004b46 <ws2812_demos_tick+0x80a>
    }
    case 4:
    {
    	for (int i = 0; i < LEDS; i++)
 800473c:	2300      	movs	r3, #0
 800473e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004740:	e063      	b.n	800480a <ws2812_demos_tick+0x4ce>
    	{
    		ws2812->led[3 * i + RL] = BRIGHTNESS_ADJUST*rainbow_colors[line_color][0];
 8004742:	4b4b      	ldr	r3, [pc, #300]	@ (8004870 <ws2812_demos_tick+0x534>)
 8004744:	881b      	ldrh	r3, [r3, #0]
 8004746:	4619      	mov	r1, r3
 8004748:	4a4a      	ldr	r2, [pc, #296]	@ (8004874 <ws2812_demos_tick+0x538>)
 800474a:	460b      	mov	r3, r1
 800474c:	005b      	lsls	r3, r3, #1
 800474e:	440b      	add	r3, r1
 8004750:	4413      	add	r3, r2
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	ee07 3a90 	vmov	s15, r3
 8004758:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800475c:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 8004760:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8004768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800476a:	4613      	mov	r3, r2
 800476c:	005b      	lsls	r3, r3, #1
 800476e:	4413      	add	r3, r2
 8004770:	3301      	adds	r3, #1
 8004772:	440b      	add	r3, r1
 8004774:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004778:	edc7 7a01 	vstr	s15, [r7, #4]
 800477c:	793a      	ldrb	r2, [r7, #4]
 800477e:	b2d2      	uxtb	r2, r2
 8004780:	701a      	strb	r2, [r3, #0]
			ws2812->led[3 * i + GL] = BRIGHTNESS_ADJUST*rainbow_colors[line_color][1];
 8004782:	4b3b      	ldr	r3, [pc, #236]	@ (8004870 <ws2812_demos_tick+0x534>)
 8004784:	881b      	ldrh	r3, [r3, #0]
 8004786:	4619      	mov	r1, r3
 8004788:	4a3a      	ldr	r2, [pc, #232]	@ (8004874 <ws2812_demos_tick+0x538>)
 800478a:	460b      	mov	r3, r1
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	440b      	add	r3, r1
 8004790:	4413      	add	r3, r2
 8004792:	3301      	adds	r3, #1
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	ee07 3a90 	vmov	s15, r3
 800479a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800479e:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80047a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80047aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ac:	4613      	mov	r3, r2
 80047ae:	005b      	lsls	r3, r3, #1
 80047b0:	4413      	add	r3, r2
 80047b2:	440b      	add	r3, r1
 80047b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047b8:	edc7 7a01 	vstr	s15, [r7, #4]
 80047bc:	793a      	ldrb	r2, [r7, #4]
 80047be:	b2d2      	uxtb	r2, r2
 80047c0:	701a      	strb	r2, [r3, #0]
			ws2812->led[3 * i + BL] = BRIGHTNESS_ADJUST*rainbow_colors[line_color][2];
 80047c2:	4b2b      	ldr	r3, [pc, #172]	@ (8004870 <ws2812_demos_tick+0x534>)
 80047c4:	881b      	ldrh	r3, [r3, #0]
 80047c6:	4619      	mov	r1, r3
 80047c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004874 <ws2812_demos_tick+0x538>)
 80047ca:	460b      	mov	r3, r1
 80047cc:	005b      	lsls	r3, r3, #1
 80047ce:	440b      	add	r3, r1
 80047d0:	4413      	add	r3, r2
 80047d2:	3302      	adds	r3, #2
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	ee07 3a90 	vmov	s15, r3
 80047da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047de:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80047e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80047ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ec:	4613      	mov	r3, r2
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	4413      	add	r3, r2
 80047f2:	3302      	adds	r3, #2
 80047f4:	440b      	add	r3, r1
 80047f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047fa:	edc7 7a01 	vstr	s15, [r7, #4]
 80047fe:	793a      	ldrb	r2, [r7, #4]
 8004800:	b2d2      	uxtb	r2, r2
 8004802:	701a      	strb	r2, [r3, #0]
    	for (int i = 0; i < LEDS; i++)
 8004804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004806:	3301      	adds	r3, #1
 8004808:	627b      	str	r3, [r7, #36]	@ 0x24
 800480a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480c:	2b8b      	cmp	r3, #139	@ 0x8b
 800480e:	dd98      	ble.n	8004742 <ws2812_demos_tick+0x406>
    	}
    	if (now > next_color)
 8004810:	4b19      	ldr	r3, [pc, #100]	@ (8004878 <ws2812_demos_tick+0x53c>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	69ba      	ldr	r2, [r7, #24]
 8004816:	429a      	cmp	r2, r3
 8004818:	d919      	bls.n	800484e <ws2812_demos_tick+0x512>
    	{
    		ws2812->is_dirty = true;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
    		line_color++;
 8004822:	4b13      	ldr	r3, [pc, #76]	@ (8004870 <ws2812_demos_tick+0x534>)
 8004824:	881b      	ldrh	r3, [r3, #0]
 8004826:	3301      	adds	r3, #1
 8004828:	b29a      	uxth	r2, r3
 800482a:	4b11      	ldr	r3, [pc, #68]	@ (8004870 <ws2812_demos_tick+0x534>)
 800482c:	801a      	strh	r2, [r3, #0]
    		next_color = now + led_interval*10*(1+speed);
 800482e:	7a7b      	ldrb	r3, [r7, #9]
 8004830:	3301      	adds	r3, #1
 8004832:	461a      	mov	r2, r3
 8004834:	4b11      	ldr	r3, [pc, #68]	@ (800487c <ws2812_demos_tick+0x540>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	fb03 f202 	mul.w	r2, r3, r2
 800483c:	4613      	mov	r3, r2
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	4413      	add	r3, r2
 8004842:	005b      	lsls	r3, r3, #1
 8004844:	461a      	mov	r2, r3
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	4413      	add	r3, r2
 800484a:	4a0b      	ldr	r2, [pc, #44]	@ (8004878 <ws2812_demos_tick+0x53c>)
 800484c:	6013      	str	r3, [r2, #0]
    	}
    	if (line_color >= sizeof(rainbow_colors) / sizeof(rainbow_colors[0]))
 800484e:	4b08      	ldr	r3, [pc, #32]	@ (8004870 <ws2812_demos_tick+0x534>)
 8004850:	881b      	ldrh	r3, [r3, #0]
 8004852:	2b1f      	cmp	r3, #31
 8004854:	f240 8172 	bls.w	8004b3c <ws2812_demos_tick+0x800>
    		line_color = 0;
 8004858:	4b05      	ldr	r3, [pc, #20]	@ (8004870 <ws2812_demos_tick+0x534>)
 800485a:	2200      	movs	r2, #0
 800485c:	801a      	strh	r2, [r3, #0]
    	break;
 800485e:	e16d      	b.n	8004b3c <ws2812_demos_tick+0x800>
    }
    case 5:
    {
    	for (int i = 0; i < LEDS; i++)
 8004860:	2300      	movs	r3, #0
 8004862:	623b      	str	r3, [r7, #32]
 8004864:	e07c      	b.n	8004960 <ws2812_demos_tick+0x624>
 8004866:	bf00      	nop
 8004868:	20001628 	.word	0x20001628
 800486c:	080071a4 	.word	0x080071a4
 8004870:	2000161c 	.word	0x2000161c
 8004874:	08007144 	.word	0x08007144
 8004878:	20000010 	.word	0x20000010
 800487c:	080071d4 	.word	0x080071d4
		{
			ws2812->led[3 * i + RL] = BRIGHTNESS_ADJUST*rainbow_colors[(line_color+i)%(sizeof(rainbow_colors) / sizeof(rainbow_colors[0]))][0];
 8004880:	4bb3      	ldr	r3, [pc, #716]	@ (8004b50 <ws2812_demos_tick+0x814>)
 8004882:	881b      	ldrh	r3, [r3, #0]
 8004884:	461a      	mov	r2, r3
 8004886:	6a3b      	ldr	r3, [r7, #32]
 8004888:	4413      	add	r3, r2
 800488a:	f003 021f 	and.w	r2, r3, #31
 800488e:	49b1      	ldr	r1, [pc, #708]	@ (8004b54 <ws2812_demos_tick+0x818>)
 8004890:	4613      	mov	r3, r2
 8004892:	005b      	lsls	r3, r3, #1
 8004894:	4413      	add	r3, r2
 8004896:	440b      	add	r3, r1
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	ee07 3a90 	vmov	s15, r3
 800489e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048a2:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80048a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80048ae:	6a3a      	ldr	r2, [r7, #32]
 80048b0:	4613      	mov	r3, r2
 80048b2:	005b      	lsls	r3, r3, #1
 80048b4:	4413      	add	r3, r2
 80048b6:	3301      	adds	r3, #1
 80048b8:	440b      	add	r3, r1
 80048ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048be:	edc7 7a01 	vstr	s15, [r7, #4]
 80048c2:	793a      	ldrb	r2, [r7, #4]
 80048c4:	b2d2      	uxtb	r2, r2
 80048c6:	701a      	strb	r2, [r3, #0]
			ws2812->led[3 * i + GL] = BRIGHTNESS_ADJUST*rainbow_colors[(line_color+i)%(sizeof(rainbow_colors) / sizeof(rainbow_colors[0]))][1];
 80048c8:	4ba1      	ldr	r3, [pc, #644]	@ (8004b50 <ws2812_demos_tick+0x814>)
 80048ca:	881b      	ldrh	r3, [r3, #0]
 80048cc:	461a      	mov	r2, r3
 80048ce:	6a3b      	ldr	r3, [r7, #32]
 80048d0:	4413      	add	r3, r2
 80048d2:	f003 021f 	and.w	r2, r3, #31
 80048d6:	499f      	ldr	r1, [pc, #636]	@ (8004b54 <ws2812_demos_tick+0x818>)
 80048d8:	4613      	mov	r3, r2
 80048da:	005b      	lsls	r3, r3, #1
 80048dc:	4413      	add	r3, r2
 80048de:	440b      	add	r3, r1
 80048e0:	3301      	adds	r3, #1
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	ee07 3a90 	vmov	s15, r3
 80048e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048ec:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80048f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80048f8:	6a3a      	ldr	r2, [r7, #32]
 80048fa:	4613      	mov	r3, r2
 80048fc:	005b      	lsls	r3, r3, #1
 80048fe:	4413      	add	r3, r2
 8004900:	440b      	add	r3, r1
 8004902:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004906:	edc7 7a01 	vstr	s15, [r7, #4]
 800490a:	793a      	ldrb	r2, [r7, #4]
 800490c:	b2d2      	uxtb	r2, r2
 800490e:	701a      	strb	r2, [r3, #0]
			ws2812->led[3 * i + BL] = BRIGHTNESS_ADJUST*rainbow_colors[(line_color+i)%(sizeof(rainbow_colors) / sizeof(rainbow_colors[0]))][2];
 8004910:	4b8f      	ldr	r3, [pc, #572]	@ (8004b50 <ws2812_demos_tick+0x814>)
 8004912:	881b      	ldrh	r3, [r3, #0]
 8004914:	461a      	mov	r2, r3
 8004916:	6a3b      	ldr	r3, [r7, #32]
 8004918:	4413      	add	r3, r2
 800491a:	f003 021f 	and.w	r2, r3, #31
 800491e:	498d      	ldr	r1, [pc, #564]	@ (8004b54 <ws2812_demos_tick+0x818>)
 8004920:	4613      	mov	r3, r2
 8004922:	005b      	lsls	r3, r3, #1
 8004924:	4413      	add	r3, r2
 8004926:	440b      	add	r3, r1
 8004928:	3302      	adds	r3, #2
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	ee07 3a90 	vmov	s15, r3
 8004930:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004934:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 8004938:	ee67 7a87 	vmul.f32	s15, s15, s14
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8004940:	6a3a      	ldr	r2, [r7, #32]
 8004942:	4613      	mov	r3, r2
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	4413      	add	r3, r2
 8004948:	3302      	adds	r3, #2
 800494a:	440b      	add	r3, r1
 800494c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004950:	edc7 7a01 	vstr	s15, [r7, #4]
 8004954:	793a      	ldrb	r2, [r7, #4]
 8004956:	b2d2      	uxtb	r2, r2
 8004958:	701a      	strb	r2, [r3, #0]
    	for (int i = 0; i < LEDS; i++)
 800495a:	6a3b      	ldr	r3, [r7, #32]
 800495c:	3301      	adds	r3, #1
 800495e:	623b      	str	r3, [r7, #32]
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	2b8b      	cmp	r3, #139	@ 0x8b
 8004964:	dd8c      	ble.n	8004880 <ws2812_demos_tick+0x544>
		}
		if (now > next_led)
 8004966:	4b7c      	ldr	r3, [pc, #496]	@ (8004b58 <ws2812_demos_tick+0x81c>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	69ba      	ldr	r2, [r7, #24]
 800496c:	429a      	cmp	r2, r3
 800496e:	d915      	bls.n	800499c <ws2812_demos_tick+0x660>
		{
			ws2812->is_dirty = true;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
			line_color++;
 8004978:	4b75      	ldr	r3, [pc, #468]	@ (8004b50 <ws2812_demos_tick+0x814>)
 800497a:	881b      	ldrh	r3, [r3, #0]
 800497c:	3301      	adds	r3, #1
 800497e:	b29a      	uxth	r2, r3
 8004980:	4b73      	ldr	r3, [pc, #460]	@ (8004b50 <ws2812_demos_tick+0x814>)
 8004982:	801a      	strh	r2, [r3, #0]
			next_led = now + led_interval*2*(1+speed);
 8004984:	7a7b      	ldrb	r3, [r7, #9]
 8004986:	3301      	adds	r3, #1
 8004988:	461a      	mov	r2, r3
 800498a:	4b74      	ldr	r3, [pc, #464]	@ (8004b5c <ws2812_demos_tick+0x820>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	fb02 f303 	mul.w	r3, r2, r3
 8004992:	005a      	lsls	r2, r3, #1
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	4413      	add	r3, r2
 8004998:	4a6f      	ldr	r2, [pc, #444]	@ (8004b58 <ws2812_demos_tick+0x81c>)
 800499a:	6013      	str	r3, [r2, #0]
		}
		if (line_color >= sizeof(rainbow_colors) / sizeof(rainbow_colors[0]))
 800499c:	4b6c      	ldr	r3, [pc, #432]	@ (8004b50 <ws2812_demos_tick+0x814>)
 800499e:	881b      	ldrh	r3, [r3, #0]
 80049a0:	2b1f      	cmp	r3, #31
 80049a2:	f240 80cd 	bls.w	8004b40 <ws2812_demos_tick+0x804>
			line_color = 0;
 80049a6:	4b6a      	ldr	r3, [pc, #424]	@ (8004b50 <ws2812_demos_tick+0x814>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	801a      	strh	r2, [r3, #0]
		break;
 80049ac:	e0c8      	b.n	8004b40 <ws2812_demos_tick+0x804>
    }
    case 6:
    {
    	if (now > line_count)
 80049ae:	4b6c      	ldr	r3, [pc, #432]	@ (8004b60 <ws2812_demos_tick+0x824>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	69ba      	ldr	r2, [r7, #24]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d914      	bls.n	80049e2 <ws2812_demos_tick+0x6a6>
    	{
    		line_count = now + 20*(speed+1);
 80049b8:	7a7b      	ldrb	r3, [r7, #9]
 80049ba:	1c5a      	adds	r2, r3, #1
 80049bc:	4613      	mov	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	4413      	add	r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	461a      	mov	r2, r3
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	4413      	add	r3, r2
 80049ca:	4a65      	ldr	r2, [pc, #404]	@ (8004b60 <ws2812_demos_tick+0x824>)
 80049cc:	6013      	str	r3, [r2, #0]
    		fade = !fade;
 80049ce:	4b65      	ldr	r3, [pc, #404]	@ (8004b64 <ws2812_demos_tick+0x828>)
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	bf0c      	ite	eq
 80049d6:	2301      	moveq	r3, #1
 80049d8:	2300      	movne	r3, #0
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	461a      	mov	r2, r3
 80049de:	4b61      	ldr	r3, [pc, #388]	@ (8004b64 <ws2812_demos_tick+0x828>)
 80049e0:	701a      	strb	r2, [r3, #0]
    	}
    	for (int i = 0; i < LEDS; i++)
 80049e2:	2300      	movs	r3, #0
 80049e4:	61fb      	str	r3, [r7, #28]
 80049e6:	e07b      	b.n	8004ae0 <ws2812_demos_tick+0x7a4>
		{
    		ws2812->led[3 * i + RL] = BRIGHTNESS_ADJUST*fade*rainbow_colors[line_color][0];
 80049e8:	4b5e      	ldr	r3, [pc, #376]	@ (8004b64 <ws2812_demos_tick+0x828>)
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	ee07 3a90 	vmov	s15, r3
 80049f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049f4:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80049f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80049fc:	4b54      	ldr	r3, [pc, #336]	@ (8004b50 <ws2812_demos_tick+0x814>)
 80049fe:	881b      	ldrh	r3, [r3, #0]
 8004a00:	4619      	mov	r1, r3
 8004a02:	4a54      	ldr	r2, [pc, #336]	@ (8004b54 <ws2812_demos_tick+0x818>)
 8004a04:	460b      	mov	r3, r1
 8004a06:	005b      	lsls	r3, r3, #1
 8004a08:	440b      	add	r3, r1
 8004a0a:	4413      	add	r3, r2
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	ee07 3a90 	vmov	s15, r3
 8004a12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8004a1e:	69fa      	ldr	r2, [r7, #28]
 8004a20:	4613      	mov	r3, r2
 8004a22:	005b      	lsls	r3, r3, #1
 8004a24:	4413      	add	r3, r2
 8004a26:	3301      	adds	r3, #1
 8004a28:	440b      	add	r3, r1
 8004a2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a2e:	edc7 7a01 	vstr	s15, [r7, #4]
 8004a32:	793a      	ldrb	r2, [r7, #4]
 8004a34:	b2d2      	uxtb	r2, r2
 8004a36:	701a      	strb	r2, [r3, #0]
			ws2812->led[3 * i + GL] = BRIGHTNESS_ADJUST*fade*rainbow_colors[line_color][1];
 8004a38:	4b4a      	ldr	r3, [pc, #296]	@ (8004b64 <ws2812_demos_tick+0x828>)
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	ee07 3a90 	vmov	s15, r3
 8004a40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a44:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 8004a48:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004a4c:	4b40      	ldr	r3, [pc, #256]	@ (8004b50 <ws2812_demos_tick+0x814>)
 8004a4e:	881b      	ldrh	r3, [r3, #0]
 8004a50:	4619      	mov	r1, r3
 8004a52:	4a40      	ldr	r2, [pc, #256]	@ (8004b54 <ws2812_demos_tick+0x818>)
 8004a54:	460b      	mov	r3, r1
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	440b      	add	r3, r1
 8004a5a:	4413      	add	r3, r2
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	ee07 3a90 	vmov	s15, r3
 8004a64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8004a70:	69fa      	ldr	r2, [r7, #28]
 8004a72:	4613      	mov	r3, r2
 8004a74:	005b      	lsls	r3, r3, #1
 8004a76:	4413      	add	r3, r2
 8004a78:	440b      	add	r3, r1
 8004a7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a7e:	edc7 7a01 	vstr	s15, [r7, #4]
 8004a82:	793a      	ldrb	r2, [r7, #4]
 8004a84:	b2d2      	uxtb	r2, r2
 8004a86:	701a      	strb	r2, [r3, #0]
			ws2812->led[3 * i + BL] = BRIGHTNESS_ADJUST*fade*rainbow_colors[line_color][2];
 8004a88:	4b36      	ldr	r3, [pc, #216]	@ (8004b64 <ws2812_demos_tick+0x828>)
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	ee07 3a90 	vmov	s15, r3
 8004a90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a94:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 8004a98:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004a9c:	4b2c      	ldr	r3, [pc, #176]	@ (8004b50 <ws2812_demos_tick+0x814>)
 8004a9e:	881b      	ldrh	r3, [r3, #0]
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	4a2c      	ldr	r2, [pc, #176]	@ (8004b54 <ws2812_demos_tick+0x818>)
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	005b      	lsls	r3, r3, #1
 8004aa8:	440b      	add	r3, r1
 8004aaa:	4413      	add	r3, r2
 8004aac:	3302      	adds	r3, #2
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	ee07 3a90 	vmov	s15, r3
 8004ab4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ab8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8004ac0:	69fa      	ldr	r2, [r7, #28]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	4413      	add	r3, r2
 8004ac8:	3302      	adds	r3, #2
 8004aca:	440b      	add	r3, r1
 8004acc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ad0:	edc7 7a01 	vstr	s15, [r7, #4]
 8004ad4:	793a      	ldrb	r2, [r7, #4]
 8004ad6:	b2d2      	uxtb	r2, r2
 8004ad8:	701a      	strb	r2, [r3, #0]
    	for (int i = 0; i < LEDS; i++)
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	3301      	adds	r3, #1
 8004ade:	61fb      	str	r3, [r7, #28]
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	2b8b      	cmp	r3, #139	@ 0x8b
 8004ae4:	dd80      	ble.n	80049e8 <ws2812_demos_tick+0x6ac>
		}
		if (now > next_led && !fade)
 8004ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8004b58 <ws2812_demos_tick+0x81c>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	69ba      	ldr	r2, [r7, #24]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d913      	bls.n	8004b18 <ws2812_demos_tick+0x7dc>
 8004af0:	4b1c      	ldr	r3, [pc, #112]	@ (8004b64 <ws2812_demos_tick+0x828>)
 8004af2:	781b      	ldrb	r3, [r3, #0]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10f      	bne.n	8004b18 <ws2812_demos_tick+0x7dc>
		{
			line_color++;
 8004af8:	4b15      	ldr	r3, [pc, #84]	@ (8004b50 <ws2812_demos_tick+0x814>)
 8004afa:	881b      	ldrh	r3, [r3, #0]
 8004afc:	3301      	adds	r3, #1
 8004afe:	b29a      	uxth	r2, r3
 8004b00:	4b13      	ldr	r3, [pc, #76]	@ (8004b50 <ws2812_demos_tick+0x814>)
 8004b02:	801a      	strh	r2, [r3, #0]
			next_led = now + led_interval*15;
 8004b04:	4b15      	ldr	r3, [pc, #84]	@ (8004b5c <ws2812_demos_tick+0x820>)
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	1a9a      	subs	r2, r3, r2
 8004b0e:	69bb      	ldr	r3, [r7, #24]
 8004b10:	4413      	add	r3, r2
 8004b12:	4a11      	ldr	r2, [pc, #68]	@ (8004b58 <ws2812_demos_tick+0x81c>)
 8004b14:	6013      	str	r3, [r2, #0]
 8004b16:	e003      	b.n	8004b20 <ws2812_demos_tick+0x7e4>
		}
		else
			ws2812->is_dirty = true;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
		if (line_color >= sizeof(rainbow_colors) / sizeof(rainbow_colors[0]))
 8004b20:	4b0b      	ldr	r3, [pc, #44]	@ (8004b50 <ws2812_demos_tick+0x814>)
 8004b22:	881b      	ldrh	r3, [r3, #0]
 8004b24:	2b1f      	cmp	r3, #31
 8004b26:	d90d      	bls.n	8004b44 <ws2812_demos_tick+0x808>
			line_color = 0;
 8004b28:	4b09      	ldr	r3, [pc, #36]	@ (8004b50 <ws2812_demos_tick+0x814>)
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	801a      	strh	r2, [r3, #0]
		break;
 8004b2e:	e009      	b.n	8004b44 <ws2812_demos_tick+0x808>
    }
    case 7:
    {

        break;
 8004b30:	bf00      	nop
 8004b32:	e008      	b.n	8004b46 <ws2812_demos_tick+0x80a>
        break;
 8004b34:	bf00      	nop
 8004b36:	e006      	b.n	8004b46 <ws2812_demos_tick+0x80a>
        break;
 8004b38:	bf00      	nop
 8004b3a:	e004      	b.n	8004b46 <ws2812_demos_tick+0x80a>
    	break;
 8004b3c:	bf00      	nop
 8004b3e:	e002      	b.n	8004b46 <ws2812_demos_tick+0x80a>
		break;
 8004b40:	bf00      	nop
 8004b42:	e000      	b.n	8004b46 <ws2812_demos_tick+0x80a>
		break;
 8004b44:	bf00      	nop
    }
    default:
        // De nothing really
    }
}
 8004b46:	bf00      	nop
 8004b48:	3730      	adds	r7, #48	@ 0x30
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bdb0      	pop	{r4, r5, r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	2000161c 	.word	0x2000161c
 8004b54:	08007144 	.word	0x08007144
 8004b58:	2000000c 	.word	0x2000000c
 8004b5c:	080071d4 	.word	0x080071d4
 8004b60:	20001620 	.word	0x20001620
 8004b64:	20000014 	.word	0x20000014

08004b68 <arm_rfft_32_fast_init_f32>:
 8004b68:	b150      	cbz	r0, 8004b80 <arm_rfft_32_fast_init_f32+0x18>
 8004b6a:	b510      	push	{r4, lr}
 8004b6c:	2110      	movs	r1, #16
 8004b6e:	4604      	mov	r4, r0
 8004b70:	f000 fe7c 	bl	800586c <arm_cfft_init_f32>
 8004b74:	b918      	cbnz	r0, 8004b7e <arm_rfft_32_fast_init_f32+0x16>
 8004b76:	4b04      	ldr	r3, [pc, #16]	@ (8004b88 <arm_rfft_32_fast_init_f32+0x20>)
 8004b78:	6163      	str	r3, [r4, #20]
 8004b7a:	2220      	movs	r2, #32
 8004b7c:	8222      	strh	r2, [r4, #16]
 8004b7e:	bd10      	pop	{r4, pc}
 8004b80:	f04f 30ff 	mov.w	r0, #4294967295
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	0801fc30 	.word	0x0801fc30

08004b8c <arm_rfft_64_fast_init_f32>:
 8004b8c:	b150      	cbz	r0, 8004ba4 <arm_rfft_64_fast_init_f32+0x18>
 8004b8e:	b510      	push	{r4, lr}
 8004b90:	2120      	movs	r1, #32
 8004b92:	4604      	mov	r4, r0
 8004b94:	f000 fe6a 	bl	800586c <arm_cfft_init_f32>
 8004b98:	b918      	cbnz	r0, 8004ba2 <arm_rfft_64_fast_init_f32+0x16>
 8004b9a:	4b04      	ldr	r3, [pc, #16]	@ (8004bac <arm_rfft_64_fast_init_f32+0x20>)
 8004b9c:	6163      	str	r3, [r4, #20]
 8004b9e:	2240      	movs	r2, #64	@ 0x40
 8004ba0:	8222      	strh	r2, [r4, #16]
 8004ba2:	bd10      	pop	{r4, pc}
 8004ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	080244b0 	.word	0x080244b0

08004bb0 <arm_rfft_128_fast_init_f32>:
 8004bb0:	b150      	cbz	r0, 8004bc8 <arm_rfft_128_fast_init_f32+0x18>
 8004bb2:	b510      	push	{r4, lr}
 8004bb4:	2140      	movs	r1, #64	@ 0x40
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	f000 fe58 	bl	800586c <arm_cfft_init_f32>
 8004bbc:	b918      	cbnz	r0, 8004bc6 <arm_rfft_128_fast_init_f32+0x16>
 8004bbe:	4b04      	ldr	r3, [pc, #16]	@ (8004bd0 <arm_rfft_128_fast_init_f32+0x20>)
 8004bc0:	6163      	str	r3, [r4, #20]
 8004bc2:	2280      	movs	r2, #128	@ 0x80
 8004bc4:	8222      	strh	r2, [r4, #16]
 8004bc6:	bd10      	pop	{r4, pc}
 8004bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	0801d630 	.word	0x0801d630

08004bd4 <arm_rfft_256_fast_init_f32>:
 8004bd4:	b158      	cbz	r0, 8004bee <arm_rfft_256_fast_init_f32+0x1a>
 8004bd6:	b510      	push	{r4, lr}
 8004bd8:	2180      	movs	r1, #128	@ 0x80
 8004bda:	4604      	mov	r4, r0
 8004bdc:	f000 fe46 	bl	800586c <arm_cfft_init_f32>
 8004be0:	b920      	cbnz	r0, 8004bec <arm_rfft_256_fast_init_f32+0x18>
 8004be2:	4b04      	ldr	r3, [pc, #16]	@ (8004bf4 <arm_rfft_256_fast_init_f32+0x20>)
 8004be4:	6163      	str	r3, [r4, #20]
 8004be6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004bea:	8222      	strh	r2, [r4, #16]
 8004bec:	bd10      	pop	{r4, pc}
 8004bee:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf2:	4770      	bx	lr
 8004bf4:	0801f830 	.word	0x0801f830

08004bf8 <arm_rfft_512_fast_init_f32>:
 8004bf8:	b160      	cbz	r0, 8004c14 <arm_rfft_512_fast_init_f32+0x1c>
 8004bfa:	b510      	push	{r4, lr}
 8004bfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004c00:	4604      	mov	r4, r0
 8004c02:	f000 fe33 	bl	800586c <arm_cfft_init_f32>
 8004c06:	b920      	cbnz	r0, 8004c12 <arm_rfft_512_fast_init_f32+0x1a>
 8004c08:	4b04      	ldr	r3, [pc, #16]	@ (8004c1c <arm_rfft_512_fast_init_f32+0x24>)
 8004c0a:	6163      	str	r3, [r4, #20]
 8004c0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c10:	8222      	strh	r2, [r4, #16]
 8004c12:	bd10      	pop	{r4, pc}
 8004c14:	f04f 30ff 	mov.w	r0, #4294967295
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	08023cb0 	.word	0x08023cb0

08004c20 <arm_rfft_1024_fast_init_f32>:
 8004c20:	b160      	cbz	r0, 8004c3c <arm_rfft_1024_fast_init_f32+0x1c>
 8004c22:	b510      	push	{r4, lr}
 8004c24:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004c28:	4604      	mov	r4, r0
 8004c2a:	f000 fe1f 	bl	800586c <arm_cfft_init_f32>
 8004c2e:	b920      	cbnz	r0, 8004c3a <arm_rfft_1024_fast_init_f32+0x1a>
 8004c30:	4b04      	ldr	r3, [pc, #16]	@ (8004c44 <arm_rfft_1024_fast_init_f32+0x24>)
 8004c32:	6163      	str	r3, [r4, #20]
 8004c34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c38:	8222      	strh	r2, [r4, #16]
 8004c3a:	bd10      	pop	{r4, pc}
 8004c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop
 8004c44:	0801c630 	.word	0x0801c630

08004c48 <arm_rfft_2048_fast_init_f32>:
 8004c48:	b160      	cbz	r0, 8004c64 <arm_rfft_2048_fast_init_f32+0x1c>
 8004c4a:	b510      	push	{r4, lr}
 8004c4c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004c50:	4604      	mov	r4, r0
 8004c52:	f000 fe0b 	bl	800586c <arm_cfft_init_f32>
 8004c56:	b920      	cbnz	r0, 8004c62 <arm_rfft_2048_fast_init_f32+0x1a>
 8004c58:	4b04      	ldr	r3, [pc, #16]	@ (8004c6c <arm_rfft_2048_fast_init_f32+0x24>)
 8004c5a:	6163      	str	r3, [r4, #20]
 8004c5c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c60:	8222      	strh	r2, [r4, #16]
 8004c62:	bd10      	pop	{r4, pc}
 8004c64:	f04f 30ff 	mov.w	r0, #4294967295
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	0801d830 	.word	0x0801d830

08004c70 <arm_rfft_4096_fast_init_f32>:
 8004c70:	b160      	cbz	r0, 8004c8c <arm_rfft_4096_fast_init_f32+0x1c>
 8004c72:	b510      	push	{r4, lr}
 8004c74:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004c78:	4604      	mov	r4, r0
 8004c7a:	f000 fdf7 	bl	800586c <arm_cfft_init_f32>
 8004c7e:	b920      	cbnz	r0, 8004c8a <arm_rfft_4096_fast_init_f32+0x1a>
 8004c80:	4b04      	ldr	r3, [pc, #16]	@ (8004c94 <arm_rfft_4096_fast_init_f32+0x24>)
 8004c82:	6163      	str	r3, [r4, #20]
 8004c84:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004c88:	8222      	strh	r2, [r4, #16]
 8004c8a:	bd10      	pop	{r4, pc}
 8004c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	0801fcb0 	.word	0x0801fcb0

08004c98 <arm_rfft_fast_init_f32>:
 8004c98:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8004c9c:	d024      	beq.n	8004ce8 <arm_rfft_fast_init_f32+0x50>
 8004c9e:	d807      	bhi.n	8004cb0 <arm_rfft_fast_init_f32+0x18>
 8004ca0:	2980      	cmp	r1, #128	@ 0x80
 8004ca2:	d01c      	beq.n	8004cde <arm_rfft_fast_init_f32+0x46>
 8004ca4:	d90c      	bls.n	8004cc0 <arm_rfft_fast_init_f32+0x28>
 8004ca6:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8004caa:	d11a      	bne.n	8004ce2 <arm_rfft_fast_init_f32+0x4a>
 8004cac:	4b0f      	ldr	r3, [pc, #60]	@ (8004cec <arm_rfft_fast_init_f32+0x54>)
 8004cae:	4718      	bx	r3
 8004cb0:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8004cb4:	d011      	beq.n	8004cda <arm_rfft_fast_init_f32+0x42>
 8004cb6:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8004cba:	d107      	bne.n	8004ccc <arm_rfft_fast_init_f32+0x34>
 8004cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8004cf0 <arm_rfft_fast_init_f32+0x58>)
 8004cbe:	4718      	bx	r3
 8004cc0:	2920      	cmp	r1, #32
 8004cc2:	d008      	beq.n	8004cd6 <arm_rfft_fast_init_f32+0x3e>
 8004cc4:	2940      	cmp	r1, #64	@ 0x40
 8004cc6:	d10c      	bne.n	8004ce2 <arm_rfft_fast_init_f32+0x4a>
 8004cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8004cf4 <arm_rfft_fast_init_f32+0x5c>)
 8004cca:	e7f0      	b.n	8004cae <arm_rfft_fast_init_f32+0x16>
 8004ccc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004cd0:	d107      	bne.n	8004ce2 <arm_rfft_fast_init_f32+0x4a>
 8004cd2:	4b09      	ldr	r3, [pc, #36]	@ (8004cf8 <arm_rfft_fast_init_f32+0x60>)
 8004cd4:	e7eb      	b.n	8004cae <arm_rfft_fast_init_f32+0x16>
 8004cd6:	4b09      	ldr	r3, [pc, #36]	@ (8004cfc <arm_rfft_fast_init_f32+0x64>)
 8004cd8:	e7e9      	b.n	8004cae <arm_rfft_fast_init_f32+0x16>
 8004cda:	4b09      	ldr	r3, [pc, #36]	@ (8004d00 <arm_rfft_fast_init_f32+0x68>)
 8004cdc:	e7e7      	b.n	8004cae <arm_rfft_fast_init_f32+0x16>
 8004cde:	4b09      	ldr	r3, [pc, #36]	@ (8004d04 <arm_rfft_fast_init_f32+0x6c>)
 8004ce0:	e7e5      	b.n	8004cae <arm_rfft_fast_init_f32+0x16>
 8004ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ce6:	4770      	bx	lr
 8004ce8:	4b07      	ldr	r3, [pc, #28]	@ (8004d08 <arm_rfft_fast_init_f32+0x70>)
 8004cea:	e7e0      	b.n	8004cae <arm_rfft_fast_init_f32+0x16>
 8004cec:	08004bd5 	.word	0x08004bd5
 8004cf0:	08004c71 	.word	0x08004c71
 8004cf4:	08004b8d 	.word	0x08004b8d
 8004cf8:	08004c21 	.word	0x08004c21
 8004cfc:	08004b69 	.word	0x08004b69
 8004d00:	08004c49 	.word	0x08004c49
 8004d04:	08004bb1 	.word	0x08004bb1
 8004d08:	08004bf9 	.word	0x08004bf9

08004d0c <stage_rfft_f32>:
 8004d0c:	b410      	push	{r4}
 8004d0e:	edd1 7a00 	vldr	s15, [r1]
 8004d12:	ed91 7a01 	vldr	s14, [r1, #4]
 8004d16:	8804      	ldrh	r4, [r0, #0]
 8004d18:	6940      	ldr	r0, [r0, #20]
 8004d1a:	ee37 7a07 	vadd.f32	s14, s14, s14
 8004d1e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004d22:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8004d26:	ee77 6a87 	vadd.f32	s13, s15, s14
 8004d2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004d2e:	3c01      	subs	r4, #1
 8004d30:	ee26 7a84 	vmul.f32	s14, s13, s8
 8004d34:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004d38:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8004d3c:	ed82 7a00 	vstr	s14, [r2]
 8004d40:	edc2 7a01 	vstr	s15, [r2, #4]
 8004d44:	3010      	adds	r0, #16
 8004d46:	3210      	adds	r2, #16
 8004d48:	3b08      	subs	r3, #8
 8004d4a:	3110      	adds	r1, #16
 8004d4c:	ed11 5a02 	vldr	s10, [r1, #-8]
 8004d50:	ed93 7a02 	vldr	s14, [r3, #8]
 8004d54:	ed50 6a02 	vldr	s13, [r0, #-8]
 8004d58:	edd3 4a03 	vldr	s9, [r3, #12]
 8004d5c:	ed51 7a01 	vldr	s15, [r1, #-4]
 8004d60:	ed10 6a01 	vldr	s12, [r0, #-4]
 8004d64:	ee77 5a45 	vsub.f32	s11, s14, s10
 8004d68:	ee37 7a05 	vadd.f32	s14, s14, s10
 8004d6c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8004d70:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8004d74:	ee66 5a25 	vmul.f32	s11, s12, s11
 8004d78:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8004d7c:	ee37 7a23 	vadd.f32	s14, s14, s7
 8004d80:	ee66 6a85 	vmul.f32	s13, s13, s10
 8004d84:	ee26 6a05 	vmul.f32	s12, s12, s10
 8004d88:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004d8c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004d90:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004d94:	ee27 7a04 	vmul.f32	s14, s14, s8
 8004d98:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004d9c:	3c01      	subs	r4, #1
 8004d9e:	ed02 7a02 	vstr	s14, [r2, #-8]
 8004da2:	ed42 7a01 	vstr	s15, [r2, #-4]
 8004da6:	f1a3 0308 	sub.w	r3, r3, #8
 8004daa:	f101 0108 	add.w	r1, r1, #8
 8004dae:	f100 0008 	add.w	r0, r0, #8
 8004db2:	f102 0208 	add.w	r2, r2, #8
 8004db6:	d1c9      	bne.n	8004d4c <stage_rfft_f32+0x40>
 8004db8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop

08004dc0 <merge_rfft_f32>:
 8004dc0:	b410      	push	{r4}
 8004dc2:	edd1 7a00 	vldr	s15, [r1]
 8004dc6:	edd1 6a01 	vldr	s13, [r1, #4]
 8004dca:	8804      	ldrh	r4, [r0, #0]
 8004dcc:	6940      	ldr	r0, [r0, #20]
 8004dce:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004dd2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004dd6:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8004dda:	ee27 7a04 	vmul.f32	s14, s14, s8
 8004dde:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004de2:	3c01      	subs	r4, #1
 8004de4:	ed82 7a00 	vstr	s14, [r2]
 8004de8:	edc2 7a01 	vstr	s15, [r2, #4]
 8004dec:	b3dc      	cbz	r4, 8004e66 <merge_rfft_f32+0xa6>
 8004dee:	00e3      	lsls	r3, r4, #3
 8004df0:	3b08      	subs	r3, #8
 8004df2:	440b      	add	r3, r1
 8004df4:	3010      	adds	r0, #16
 8004df6:	3210      	adds	r2, #16
 8004df8:	3110      	adds	r1, #16
 8004dfa:	ed11 5a02 	vldr	s10, [r1, #-8]
 8004dfe:	ed93 7a02 	vldr	s14, [r3, #8]
 8004e02:	ed50 6a02 	vldr	s13, [r0, #-8]
 8004e06:	edd3 4a03 	vldr	s9, [r3, #12]
 8004e0a:	ed51 7a01 	vldr	s15, [r1, #-4]
 8004e0e:	ed10 6a01 	vldr	s12, [r0, #-4]
 8004e12:	ee75 5a47 	vsub.f32	s11, s10, s14
 8004e16:	ee37 7a05 	vadd.f32	s14, s14, s10
 8004e1a:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8004e1e:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8004e22:	ee66 5a25 	vmul.f32	s11, s12, s11
 8004e26:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8004e2a:	ee37 7a63 	vsub.f32	s14, s14, s7
 8004e2e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8004e32:	ee26 6a05 	vmul.f32	s12, s12, s10
 8004e36:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004e3a:	ee37 7a46 	vsub.f32	s14, s14, s12
 8004e3e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004e42:	ee27 7a04 	vmul.f32	s14, s14, s8
 8004e46:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004e4a:	3c01      	subs	r4, #1
 8004e4c:	ed02 7a02 	vstr	s14, [r2, #-8]
 8004e50:	ed42 7a01 	vstr	s15, [r2, #-4]
 8004e54:	f1a3 0308 	sub.w	r3, r3, #8
 8004e58:	f101 0108 	add.w	r1, r1, #8
 8004e5c:	f100 0008 	add.w	r0, r0, #8
 8004e60:	f102 0208 	add.w	r2, r2, #8
 8004e64:	d1c9      	bne.n	8004dfa <merge_rfft_f32+0x3a>
 8004e66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <arm_rfft_fast_f32>:
 8004e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e70:	461c      	mov	r4, r3
 8004e72:	4605      	mov	r5, r0
 8004e74:	4616      	mov	r6, r2
 8004e76:	b14b      	cbz	r3, 8004e8c <arm_rfft_fast_f32+0x20>
 8004e78:	f7ff ffa2 	bl	8004dc0 <merge_rfft_f32>
 8004e7c:	4622      	mov	r2, r4
 8004e7e:	4631      	mov	r1, r6
 8004e80:	4628      	mov	r0, r5
 8004e82:	2301      	movs	r3, #1
 8004e84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e88:	f000 bb34 	b.w	80054f4 <arm_cfft_f32>
 8004e8c:	460f      	mov	r7, r1
 8004e8e:	461a      	mov	r2, r3
 8004e90:	2301      	movs	r3, #1
 8004e92:	f000 fb2f 	bl	80054f4 <arm_cfft_f32>
 8004e96:	4632      	mov	r2, r6
 8004e98:	4639      	mov	r1, r7
 8004e9a:	4628      	mov	r0, r5
 8004e9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ea0:	f7ff bf34 	b.w	8004d0c <stage_rfft_f32>

08004ea4 <arm_cfft_radix8by2_f32>:
 8004ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ea8:	ed2d 8b08 	vpush	{d8-d11}
 8004eac:	f8b0 c000 	ldrh.w	ip, [r0]
 8004eb0:	6842      	ldr	r2, [r0, #4]
 8004eb2:	4607      	mov	r7, r0
 8004eb4:	4608      	mov	r0, r1
 8004eb6:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8004eba:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8004ebe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	f000 80b0 	beq.w	8005028 <arm_cfft_radix8by2_f32+0x184>
 8004ec8:	008c      	lsls	r4, r1, #2
 8004eca:	3410      	adds	r4, #16
 8004ecc:	f100 0310 	add.w	r3, r0, #16
 8004ed0:	1906      	adds	r6, r0, r4
 8004ed2:	3210      	adds	r2, #16
 8004ed4:	4444      	add	r4, r8
 8004ed6:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8004eda:	f108 0510 	add.w	r5, r8, #16
 8004ede:	ed15 2a04 	vldr	s4, [r5, #-16]
 8004ee2:	ed55 2a03 	vldr	s5, [r5, #-12]
 8004ee6:	ed54 4a04 	vldr	s9, [r4, #-16]
 8004eea:	ed14 4a03 	vldr	s8, [r4, #-12]
 8004eee:	ed14 6a02 	vldr	s12, [r4, #-8]
 8004ef2:	ed54 5a01 	vldr	s11, [r4, #-4]
 8004ef6:	ed53 3a04 	vldr	s7, [r3, #-16]
 8004efa:	ed15 0a02 	vldr	s0, [r5, #-8]
 8004efe:	ed55 0a01 	vldr	s1, [r5, #-4]
 8004f02:	ed56 6a04 	vldr	s13, [r6, #-16]
 8004f06:	ed16 3a03 	vldr	s6, [r6, #-12]
 8004f0a:	ed13 7a03 	vldr	s14, [r3, #-12]
 8004f0e:	ed13 5a02 	vldr	s10, [r3, #-8]
 8004f12:	ed53 7a01 	vldr	s15, [r3, #-4]
 8004f16:	ed16 1a02 	vldr	s2, [r6, #-8]
 8004f1a:	ed56 1a01 	vldr	s3, [r6, #-4]
 8004f1e:	ee73 ba82 	vadd.f32	s23, s7, s4
 8004f22:	ee37 ba22 	vadd.f32	s22, s14, s5
 8004f26:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8004f2a:	ee33 9a04 	vadd.f32	s18, s6, s8
 8004f2e:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8004f32:	ee75 aa00 	vadd.f32	s21, s10, s0
 8004f36:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8004f3a:	ee71 8a06 	vadd.f32	s17, s2, s12
 8004f3e:	ed43 ba04 	vstr	s23, [r3, #-16]
 8004f42:	ed03 ba03 	vstr	s22, [r3, #-12]
 8004f46:	ed43 aa02 	vstr	s21, [r3, #-8]
 8004f4a:	ed03 aa01 	vstr	s20, [r3, #-4]
 8004f4e:	ed06 8a01 	vstr	s16, [r6, #-4]
 8004f52:	ed46 9a04 	vstr	s19, [r6, #-16]
 8004f56:	ed06 9a03 	vstr	s18, [r6, #-12]
 8004f5a:	ed46 8a02 	vstr	s17, [r6, #-8]
 8004f5e:	ee37 7a62 	vsub.f32	s14, s14, s5
 8004f62:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8004f66:	ee34 4a43 	vsub.f32	s8, s8, s6
 8004f6a:	ed52 6a03 	vldr	s13, [r2, #-12]
 8004f6e:	ed12 3a04 	vldr	s6, [r2, #-16]
 8004f72:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8004f76:	ee27 8a26 	vmul.f32	s16, s14, s13
 8004f7a:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8004f7e:	ee23 2a83 	vmul.f32	s4, s7, s6
 8004f82:	ee64 4a83 	vmul.f32	s9, s9, s6
 8004f86:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8004f8a:	ee27 7a03 	vmul.f32	s14, s14, s6
 8004f8e:	ee64 6a26 	vmul.f32	s13, s8, s13
 8004f92:	ee24 4a03 	vmul.f32	s8, s8, s6
 8004f96:	ee37 7a63 	vsub.f32	s14, s14, s7
 8004f9a:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8004f9e:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8004fa2:	ee32 3a08 	vadd.f32	s6, s4, s16
 8004fa6:	ed05 7a03 	vstr	s14, [r5, #-12]
 8004faa:	ed05 3a04 	vstr	s6, [r5, #-16]
 8004fae:	ed04 4a04 	vstr	s8, [r4, #-16]
 8004fb2:	ed44 6a03 	vstr	s13, [r4, #-12]
 8004fb6:	ed12 7a01 	vldr	s14, [r2, #-4]
 8004fba:	ee76 6a41 	vsub.f32	s13, s12, s2
 8004fbe:	ee35 5a40 	vsub.f32	s10, s10, s0
 8004fc2:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8004fc6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004fca:	ed52 5a02 	vldr	s11, [r2, #-8]
 8004fce:	ee67 3a87 	vmul.f32	s7, s15, s14
 8004fd2:	ee66 4a87 	vmul.f32	s9, s13, s14
 8004fd6:	ee25 4a25 	vmul.f32	s8, s10, s11
 8004fda:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004fde:	ee25 5a07 	vmul.f32	s10, s10, s14
 8004fe2:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8004fe6:	ee26 7a07 	vmul.f32	s14, s12, s14
 8004fea:	ee26 6a25 	vmul.f32	s12, s12, s11
 8004fee:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8004ff2:	ee74 5a23 	vadd.f32	s11, s8, s7
 8004ff6:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8004ffa:	ee37 7a26 	vadd.f32	s14, s14, s13
 8004ffe:	3310      	adds	r3, #16
 8005000:	4563      	cmp	r3, ip
 8005002:	ed45 5a02 	vstr	s11, [r5, #-8]
 8005006:	f106 0610 	add.w	r6, r6, #16
 800500a:	ed45 7a01 	vstr	s15, [r5, #-4]
 800500e:	f102 0210 	add.w	r2, r2, #16
 8005012:	ed04 6a02 	vstr	s12, [r4, #-8]
 8005016:	ed04 7a01 	vstr	s14, [r4, #-4]
 800501a:	f105 0510 	add.w	r5, r5, #16
 800501e:	f104 0410 	add.w	r4, r4, #16
 8005022:	f47f af5c 	bne.w	8004ede <arm_cfft_radix8by2_f32+0x3a>
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	b289      	uxth	r1, r1
 800502a:	2302      	movs	r3, #2
 800502c:	9101      	str	r1, [sp, #4]
 800502e:	f000 fc6f 	bl	8005910 <arm_radix8_butterfly_f32>
 8005032:	9901      	ldr	r1, [sp, #4]
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	4640      	mov	r0, r8
 8005038:	2302      	movs	r3, #2
 800503a:	b002      	add	sp, #8
 800503c:	ecbd 8b08 	vpop	{d8-d11}
 8005040:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005044:	f000 bc64 	b.w	8005910 <arm_radix8_butterfly_f32>

08005048 <arm_cfft_radix8by4_f32>:
 8005048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800504c:	ed2d 8b0a 	vpush	{d8-d12}
 8005050:	8803      	ldrh	r3, [r0, #0]
 8005052:	6842      	ldr	r2, [r0, #4]
 8005054:	b08d      	sub	sp, #52	@ 0x34
 8005056:	085b      	lsrs	r3, r3, #1
 8005058:	900a      	str	r0, [sp, #40]	@ 0x28
 800505a:	4608      	mov	r0, r1
 800505c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005060:	edd1 5a00 	vldr	s11, [r1]
 8005064:	edd0 7a00 	vldr	s15, [r0]
 8005068:	edd1 3a01 	vldr	s7, [r1, #4]
 800506c:	ed90 5a01 	vldr	s10, [r0, #4]
 8005070:	9108      	str	r1, [sp, #32]
 8005072:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8005076:	ed96 7a00 	vldr	s14, [r6]
 800507a:	ed96 4a01 	vldr	s8, [r6, #4]
 800507e:	9607      	str	r6, [sp, #28]
 8005080:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8005084:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 8005088:	edd8 4a00 	vldr	s9, [r8]
 800508c:	ed98 3a01 	vldr	s6, [r8, #4]
 8005090:	ee77 6a06 	vadd.f32	s13, s14, s12
 8005094:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005098:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800509c:	4604      	mov	r4, r0
 800509e:	edc0 6a00 	vstr	s13, [r0]
 80050a2:	edd6 5a01 	vldr	s11, [r6, #4]
 80050a6:	edd8 2a01 	vldr	s5, [r8, #4]
 80050aa:	ee75 6a23 	vadd.f32	s13, s10, s7
 80050ae:	ee35 5a63 	vsub.f32	s10, s10, s7
 80050b2:	ee36 6a47 	vsub.f32	s12, s12, s14
 80050b6:	ee74 3a27 	vadd.f32	s7, s8, s15
 80050ba:	ee76 5aa5 	vadd.f32	s11, s13, s11
 80050be:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80050c2:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80050c6:	3408      	adds	r4, #8
 80050c8:	ee35 4a47 	vsub.f32	s8, s10, s14
 80050cc:	460d      	mov	r5, r1
 80050ce:	ee37 7a05 	vadd.f32	s14, s14, s10
 80050d2:	4637      	mov	r7, r6
 80050d4:	9402      	str	r4, [sp, #8]
 80050d6:	3708      	adds	r7, #8
 80050d8:	460c      	mov	r4, r1
 80050da:	3508      	adds	r5, #8
 80050dc:	0859      	lsrs	r1, r3, #1
 80050de:	9109      	str	r1, [sp, #36]	@ 0x24
 80050e0:	9706      	str	r7, [sp, #24]
 80050e2:	9505      	str	r5, [sp, #20]
 80050e4:	f102 0708 	add.w	r7, r2, #8
 80050e8:	ee36 6a64 	vsub.f32	s12, s12, s9
 80050ec:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80050f0:	ee75 5aa2 	vadd.f32	s11, s11, s5
 80050f4:	ee73 3ac3 	vsub.f32	s7, s7, s6
 80050f8:	ee77 7a83 	vadd.f32	s15, s15, s6
 80050fc:	ee34 5a24 	vadd.f32	s10, s8, s9
 8005100:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005104:	3902      	subs	r1, #2
 8005106:	4645      	mov	r5, r8
 8005108:	9701      	str	r7, [sp, #4]
 800510a:	f102 0c18 	add.w	ip, r2, #24
 800510e:	f102 0710 	add.w	r7, r2, #16
 8005112:	3508      	adds	r5, #8
 8005114:	0849      	lsrs	r1, r1, #1
 8005116:	edc0 5a01 	vstr	s11, [r0, #4]
 800511a:	9703      	str	r7, [sp, #12]
 800511c:	edc6 3a00 	vstr	s7, [r6]
 8005120:	ed86 5a01 	vstr	s10, [r6, #4]
 8005124:	f8cd c000 	str.w	ip, [sp]
 8005128:	ed84 6a00 	vstr	s12, [r4]
 800512c:	edc4 6a01 	vstr	s13, [r4, #4]
 8005130:	9504      	str	r5, [sp, #16]
 8005132:	edc8 7a00 	vstr	s15, [r8]
 8005136:	ed88 7a01 	vstr	s14, [r8, #4]
 800513a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800513c:	f000 8138 	beq.w	80053b0 <arm_cfft_radix8by4_f32+0x368>
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	3b0c      	subs	r3, #12
 8005144:	f1a6 0c0c 	sub.w	ip, r6, #12
 8005148:	f106 0510 	add.w	r5, r6, #16
 800514c:	4626      	mov	r6, r4
 800514e:	46bb      	mov	fp, r7
 8005150:	f102 0a20 	add.w	sl, r2, #32
 8005154:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 8005158:	f106 0710 	add.w	r7, r6, #16
 800515c:	4443      	add	r3, r8
 800515e:	f100 0e10 	add.w	lr, r0, #16
 8005162:	3c0c      	subs	r4, #12
 8005164:	f1a8 060c 	sub.w	r6, r8, #12
 8005168:	f108 0210 	add.w	r2, r8, #16
 800516c:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8005170:	ed57 5a02 	vldr	s11, [r7, #-8]
 8005174:	ed55 7a02 	vldr	s15, [r5, #-8]
 8005178:	ed52 1a02 	vldr	s3, [r2, #-8]
 800517c:	ed57 6a01 	vldr	s13, [r7, #-4]
 8005180:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8005184:	ed12 1a01 	vldr	s2, [r2, #-4]
 8005188:	ed15 8a01 	vldr	s16, [r5, #-4]
 800518c:	ee35 4a25 	vadd.f32	s8, s10, s11
 8005190:	ee30 6a26 	vadd.f32	s12, s0, s13
 8005194:	ee37 7a84 	vadd.f32	s14, s15, s8
 8005198:	ee30 0a66 	vsub.f32	s0, s0, s13
 800519c:	ee37 7a21 	vadd.f32	s14, s14, s3
 80051a0:	ee75 5a65 	vsub.f32	s11, s10, s11
 80051a4:	ed0e 7a02 	vstr	s14, [lr, #-8]
 80051a8:	ed15 7a01 	vldr	s14, [r5, #-4]
 80051ac:	ed52 6a01 	vldr	s13, [r2, #-4]
 80051b0:	ee36 7a07 	vadd.f32	s14, s12, s14
 80051b4:	ee78 aa25 	vadd.f32	s21, s16, s11
 80051b8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80051bc:	ee70 3a67 	vsub.f32	s7, s0, s15
 80051c0:	ed0e 7a01 	vstr	s14, [lr, #-4]
 80051c4:	ed96 7a02 	vldr	s14, [r6, #8]
 80051c8:	ed9c 2a02 	vldr	s4, [ip, #8]
 80051cc:	ed94 ba02 	vldr	s22, [r4, #8]
 80051d0:	edd3 9a02 	vldr	s19, [r3, #8]
 80051d4:	edd6 2a01 	vldr	s5, [r6, #4]
 80051d8:	ed9c 9a01 	vldr	s18, [ip, #4]
 80051dc:	ed93 5a01 	vldr	s10, [r3, #4]
 80051e0:	edd4 0a01 	vldr	s1, [r4, #4]
 80051e4:	ee72 6a07 	vadd.f32	s13, s4, s14
 80051e8:	ee32 2a47 	vsub.f32	s4, s4, s14
 80051ec:	ee7b 8a26 	vadd.f32	s17, s22, s13
 80051f0:	ee79 4a22 	vadd.f32	s9, s18, s5
 80051f4:	ee38 7aa9 	vadd.f32	s14, s17, s19
 80051f8:	ee79 2a62 	vsub.f32	s5, s18, s5
 80051fc:	ed8c 7a02 	vstr	s14, [ip, #8]
 8005200:	ed94 7a01 	vldr	s14, [r4, #4]
 8005204:	edd3 8a01 	vldr	s17, [r3, #4]
 8005208:	ee34 7a87 	vadd.f32	s14, s9, s14
 800520c:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8005210:	ee37 7a28 	vadd.f32	s14, s14, s17
 8005214:	ee32 9a60 	vsub.f32	s18, s4, s1
 8005218:	ed8c 7a01 	vstr	s14, [ip, #4]
 800521c:	ed1b 7a01 	vldr	s14, [fp, #-4]
 8005220:	ed1b aa02 	vldr	s20, [fp, #-8]
 8005224:	ee73 8a22 	vadd.f32	s17, s6, s5
 8005228:	ee39 9a05 	vadd.f32	s18, s18, s10
 800522c:	ee7a aac1 	vsub.f32	s21, s21, s2
 8005230:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8005234:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8005238:	ee69 ba07 	vmul.f32	s23, s18, s14
 800523c:	ee6a aa87 	vmul.f32	s21, s21, s14
 8005240:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8005244:	ee63 ca87 	vmul.f32	s25, s7, s14
 8005248:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800524c:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8005250:	ee68 8a87 	vmul.f32	s17, s17, s14
 8005254:	ee73 3aea 	vsub.f32	s7, s7, s21
 8005258:	ee78 8a89 	vadd.f32	s17, s17, s18
 800525c:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8005260:	ee3b aaca 	vsub.f32	s20, s23, s20
 8005264:	ee34 4a67 	vsub.f32	s8, s8, s15
 8005268:	ee76 6acb 	vsub.f32	s13, s13, s22
 800526c:	ee36 6a48 	vsub.f32	s12, s12, s16
 8005270:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8005274:	ed05 7a02 	vstr	s14, [r5, #-8]
 8005278:	ed45 3a01 	vstr	s7, [r5, #-4]
 800527c:	edc4 8a01 	vstr	s17, [r4, #4]
 8005280:	ed84 aa02 	vstr	s20, [r4, #8]
 8005284:	ed5a 3a04 	vldr	s7, [sl, #-16]
 8005288:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800528c:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8005290:	ed5a 6a03 	vldr	s13, [sl, #-12]
 8005294:	ee34 4a61 	vsub.f32	s8, s8, s3
 8005298:	ee36 6a41 	vsub.f32	s12, s12, s2
 800529c:	ee67 8a63 	vnmul.f32	s17, s14, s7
 80052a0:	ee66 9a26 	vmul.f32	s19, s12, s13
 80052a4:	ee24 9a23 	vmul.f32	s18, s8, s7
 80052a8:	ee26 6a23 	vmul.f32	s12, s12, s7
 80052ac:	ee24 4a26 	vmul.f32	s8, s8, s13
 80052b0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80052b4:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80052b8:	ee64 4aa3 	vmul.f32	s9, s9, s7
 80052bc:	ee36 6a44 	vsub.f32	s12, s12, s8
 80052c0:	ee37 7a64 	vsub.f32	s14, s14, s9
 80052c4:	ee38 4ae6 	vsub.f32	s8, s17, s13
 80052c8:	ee79 3a29 	vadd.f32	s7, s18, s19
 80052cc:	ee75 6a60 	vsub.f32	s13, s10, s1
 80052d0:	ee75 5ac8 	vsub.f32	s11, s11, s16
 80052d4:	ee77 7a80 	vadd.f32	s15, s15, s0
 80052d8:	ed47 3a02 	vstr	s7, [r7, #-8]
 80052dc:	ed07 6a01 	vstr	s12, [r7, #-4]
 80052e0:	ed86 7a01 	vstr	s14, [r6, #4]
 80052e4:	ed86 4a02 	vstr	s8, [r6, #8]
 80052e8:	ee35 6a81 	vadd.f32	s12, s11, s2
 80052ec:	ee36 7ac2 	vsub.f32	s14, s13, s4
 80052f0:	ed59 5a06 	vldr	s11, [r9, #-24]	@ 0xffffffe8
 80052f4:	ed59 6a05 	vldr	s13, [r9, #-20]	@ 0xffffffec
 80052f8:	ee33 3a62 	vsub.f32	s6, s6, s5
 80052fc:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8005300:	ee67 2a26 	vmul.f32	s5, s14, s13
 8005304:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8005308:	ee26 5a25 	vmul.f32	s10, s12, s11
 800530c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005310:	ee26 6a26 	vmul.f32	s12, s12, s13
 8005314:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005318:	ee63 6a26 	vmul.f32	s13, s6, s13
 800531c:	ee23 3a25 	vmul.f32	s6, s6, s11
 8005320:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005324:	ee75 5a24 	vadd.f32	s11, s10, s9
 8005328:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800532c:	ee36 7a87 	vadd.f32	s14, s13, s14
 8005330:	3901      	subs	r1, #1
 8005332:	ed42 5a02 	vstr	s11, [r2, #-8]
 8005336:	ed42 7a01 	vstr	s15, [r2, #-4]
 800533a:	f10e 0e08 	add.w	lr, lr, #8
 800533e:	ed83 3a02 	vstr	s6, [r3, #8]
 8005342:	ed83 7a01 	vstr	s14, [r3, #4]
 8005346:	f1ac 0c08 	sub.w	ip, ip, #8
 800534a:	f10b 0b08 	add.w	fp, fp, #8
 800534e:	f105 0508 	add.w	r5, r5, #8
 8005352:	f1a4 0408 	sub.w	r4, r4, #8
 8005356:	f10a 0a10 	add.w	sl, sl, #16
 800535a:	f107 0708 	add.w	r7, r7, #8
 800535e:	f1a6 0608 	sub.w	r6, r6, #8
 8005362:	f109 0918 	add.w	r9, r9, #24
 8005366:	f102 0208 	add.w	r2, r2, #8
 800536a:	f1a3 0308 	sub.w	r3, r3, #8
 800536e:	f47f aefd 	bne.w	800516c <arm_cfft_radix8by4_f32+0x124>
 8005372:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005374:	9902      	ldr	r1, [sp, #8]
 8005376:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800537a:	9102      	str	r1, [sp, #8]
 800537c:	9901      	ldr	r1, [sp, #4]
 800537e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005382:	9101      	str	r1, [sp, #4]
 8005384:	9906      	ldr	r1, [sp, #24]
 8005386:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800538a:	9106      	str	r1, [sp, #24]
 800538c:	9903      	ldr	r1, [sp, #12]
 800538e:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 8005392:	9103      	str	r1, [sp, #12]
 8005394:	9905      	ldr	r1, [sp, #20]
 8005396:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800539a:	9105      	str	r1, [sp, #20]
 800539c:	9904      	ldr	r1, [sp, #16]
 800539e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80053a2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80053a6:	9204      	str	r2, [sp, #16]
 80053a8:	9a00      	ldr	r2, [sp, #0]
 80053aa:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80053ae:	9300      	str	r3, [sp, #0]
 80053b0:	9902      	ldr	r1, [sp, #8]
 80053b2:	9d05      	ldr	r5, [sp, #20]
 80053b4:	ed91 4a00 	vldr	s8, [r1]
 80053b8:	edd5 6a00 	vldr	s13, [r5]
 80053bc:	9b06      	ldr	r3, [sp, #24]
 80053be:	9c04      	ldr	r4, [sp, #16]
 80053c0:	edd3 7a00 	vldr	s15, [r3]
 80053c4:	ed94 3a00 	vldr	s6, [r4]
 80053c8:	edd5 4a01 	vldr	s9, [r5, #4]
 80053cc:	edd1 3a01 	vldr	s7, [r1, #4]
 80053d0:	ed94 2a01 	vldr	s4, [r4, #4]
 80053d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80053d8:	9a01      	ldr	r2, [sp, #4]
 80053da:	ee34 6a26 	vadd.f32	s12, s8, s13
 80053de:	ee73 5aa4 	vadd.f32	s11, s7, s9
 80053e2:	ee37 5a86 	vadd.f32	s10, s15, s12
 80053e6:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80053ea:	ee35 5a03 	vadd.f32	s10, s10, s6
 80053ee:	ee74 6a66 	vsub.f32	s13, s8, s13
 80053f2:	ed81 5a00 	vstr	s10, [r1]
 80053f6:	ed93 5a01 	vldr	s10, [r3, #4]
 80053fa:	edd4 4a01 	vldr	s9, [r4, #4]
 80053fe:	ee35 5a85 	vadd.f32	s10, s11, s10
 8005402:	ee37 4a26 	vadd.f32	s8, s14, s13
 8005406:	ee35 5a24 	vadd.f32	s10, s10, s9
 800540a:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800540e:	ed81 5a01 	vstr	s10, [r1, #4]
 8005412:	edd2 1a00 	vldr	s3, [r2]
 8005416:	edd2 2a01 	vldr	s5, [r2, #4]
 800541a:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 800541e:	ee34 5a83 	vadd.f32	s10, s9, s6
 8005422:	ee34 4a42 	vsub.f32	s8, s8, s4
 8005426:	ee36 6a67 	vsub.f32	s12, s12, s15
 800542a:	ee64 4a21 	vmul.f32	s9, s8, s3
 800542e:	ee24 4a22 	vmul.f32	s8, s8, s5
 8005432:	ee65 2a22 	vmul.f32	s5, s10, s5
 8005436:	ee25 5a21 	vmul.f32	s10, s10, s3
 800543a:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800543e:	ee35 5a44 	vsub.f32	s10, s10, s8
 8005442:	edc3 2a00 	vstr	s5, [r3]
 8005446:	ed83 5a01 	vstr	s10, [r3, #4]
 800544a:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800544e:	9b03      	ldr	r3, [sp, #12]
 8005450:	ee36 6a43 	vsub.f32	s12, s12, s6
 8005454:	ed93 4a01 	vldr	s8, [r3, #4]
 8005458:	ed93 5a00 	vldr	s10, [r3]
 800545c:	9b00      	ldr	r3, [sp, #0]
 800545e:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8005462:	ee66 4a05 	vmul.f32	s9, s12, s10
 8005466:	ee25 5a85 	vmul.f32	s10, s11, s10
 800546a:	ee26 6a04 	vmul.f32	s12, s12, s8
 800546e:	ee65 5a84 	vmul.f32	s11, s11, s8
 8005472:	ee35 6a46 	vsub.f32	s12, s10, s12
 8005476:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800547a:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800547e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005482:	ed85 6a01 	vstr	s12, [r5, #4]
 8005486:	edc5 5a00 	vstr	s11, [r5]
 800548a:	edd3 5a01 	vldr	s11, [r3, #4]
 800548e:	edd3 6a00 	vldr	s13, [r3]
 8005492:	ee37 7a02 	vadd.f32	s14, s14, s4
 8005496:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800549a:	ee27 6a26 	vmul.f32	s12, s14, s13
 800549e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80054a2:	ee27 7a25 	vmul.f32	s14, s14, s11
 80054a6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80054aa:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80054ae:	ee76 7a27 	vadd.f32	s15, s12, s15
 80054b2:	ed84 7a01 	vstr	s14, [r4, #4]
 80054b6:	edc4 7a00 	vstr	s15, [r4]
 80054ba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80054bc:	9100      	str	r1, [sp, #0]
 80054be:	6862      	ldr	r2, [r4, #4]
 80054c0:	2304      	movs	r3, #4
 80054c2:	f000 fa25 	bl	8005910 <arm_radix8_butterfly_f32>
 80054c6:	9807      	ldr	r0, [sp, #28]
 80054c8:	9900      	ldr	r1, [sp, #0]
 80054ca:	6862      	ldr	r2, [r4, #4]
 80054cc:	2304      	movs	r3, #4
 80054ce:	f000 fa1f 	bl	8005910 <arm_radix8_butterfly_f32>
 80054d2:	9808      	ldr	r0, [sp, #32]
 80054d4:	9900      	ldr	r1, [sp, #0]
 80054d6:	6862      	ldr	r2, [r4, #4]
 80054d8:	2304      	movs	r3, #4
 80054da:	f000 fa19 	bl	8005910 <arm_radix8_butterfly_f32>
 80054de:	9900      	ldr	r1, [sp, #0]
 80054e0:	6862      	ldr	r2, [r4, #4]
 80054e2:	4640      	mov	r0, r8
 80054e4:	2304      	movs	r3, #4
 80054e6:	b00d      	add	sp, #52	@ 0x34
 80054e8:	ecbd 8b0a 	vpop	{d8-d12}
 80054ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054f0:	f000 ba0e 	b.w	8005910 <arm_radix8_butterfly_f32>

080054f4 <arm_cfft_f32>:
 80054f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054f8:	2a01      	cmp	r2, #1
 80054fa:	8805      	ldrh	r5, [r0, #0]
 80054fc:	4607      	mov	r7, r0
 80054fe:	4690      	mov	r8, r2
 8005500:	460c      	mov	r4, r1
 8005502:	4699      	mov	r9, r3
 8005504:	d05c      	beq.n	80055c0 <arm_cfft_f32+0xcc>
 8005506:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800550a:	d054      	beq.n	80055b6 <arm_cfft_f32+0xc2>
 800550c:	d810      	bhi.n	8005530 <arm_cfft_f32+0x3c>
 800550e:	2d40      	cmp	r5, #64	@ 0x40
 8005510:	d015      	beq.n	800553e <arm_cfft_f32+0x4a>
 8005512:	d94c      	bls.n	80055ae <arm_cfft_f32+0xba>
 8005514:	2d80      	cmp	r5, #128	@ 0x80
 8005516:	d103      	bne.n	8005520 <arm_cfft_f32+0x2c>
 8005518:	4621      	mov	r1, r4
 800551a:	4638      	mov	r0, r7
 800551c:	f7ff fcc2 	bl	8004ea4 <arm_cfft_radix8by2_f32>
 8005520:	f1b9 0f00 	cmp.w	r9, #0
 8005524:	d114      	bne.n	8005550 <arm_cfft_f32+0x5c>
 8005526:	f1b8 0f01 	cmp.w	r8, #1
 800552a:	d019      	beq.n	8005560 <arm_cfft_f32+0x6c>
 800552c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005530:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8005534:	d03f      	beq.n	80055b6 <arm_cfft_f32+0xc2>
 8005536:	d933      	bls.n	80055a0 <arm_cfft_f32+0xac>
 8005538:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800553c:	d1f0      	bne.n	8005520 <arm_cfft_f32+0x2c>
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	2301      	movs	r3, #1
 8005542:	4629      	mov	r1, r5
 8005544:	4620      	mov	r0, r4
 8005546:	f000 f9e3 	bl	8005910 <arm_radix8_butterfly_f32>
 800554a:	f1b9 0f00 	cmp.w	r9, #0
 800554e:	d0ea      	beq.n	8005526 <arm_cfft_f32+0x32>
 8005550:	68ba      	ldr	r2, [r7, #8]
 8005552:	89b9      	ldrh	r1, [r7, #12]
 8005554:	4620      	mov	r0, r4
 8005556:	f000 f845 	bl	80055e4 <arm_bitreversal_32>
 800555a:	f1b8 0f01 	cmp.w	r8, #1
 800555e:	d1e5      	bne.n	800552c <arm_cfft_f32+0x38>
 8005560:	ee07 5a90 	vmov	s15, r5
 8005564:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005568:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800556c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005570:	2d00      	cmp	r5, #0
 8005572:	d0db      	beq.n	800552c <arm_cfft_f32+0x38>
 8005574:	f104 0108 	add.w	r1, r4, #8
 8005578:	2300      	movs	r3, #0
 800557a:	3301      	adds	r3, #1
 800557c:	429d      	cmp	r5, r3
 800557e:	f101 0108 	add.w	r1, r1, #8
 8005582:	ed11 7a04 	vldr	s14, [r1, #-16]
 8005586:	ed51 7a03 	vldr	s15, [r1, #-12]
 800558a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800558e:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005592:	ed01 7a04 	vstr	s14, [r1, #-16]
 8005596:	ed41 7a03 	vstr	s15, [r1, #-12]
 800559a:	d1ee      	bne.n	800557a <arm_cfft_f32+0x86>
 800559c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055a0:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 80055a4:	d0cb      	beq.n	800553e <arm_cfft_f32+0x4a>
 80055a6:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80055aa:	d0b5      	beq.n	8005518 <arm_cfft_f32+0x24>
 80055ac:	e7b8      	b.n	8005520 <arm_cfft_f32+0x2c>
 80055ae:	2d10      	cmp	r5, #16
 80055b0:	d0b2      	beq.n	8005518 <arm_cfft_f32+0x24>
 80055b2:	2d20      	cmp	r5, #32
 80055b4:	d1b4      	bne.n	8005520 <arm_cfft_f32+0x2c>
 80055b6:	4621      	mov	r1, r4
 80055b8:	4638      	mov	r0, r7
 80055ba:	f7ff fd45 	bl	8005048 <arm_cfft_radix8by4_f32>
 80055be:	e7af      	b.n	8005520 <arm_cfft_f32+0x2c>
 80055c0:	b16d      	cbz	r5, 80055de <arm_cfft_f32+0xea>
 80055c2:	310c      	adds	r1, #12
 80055c4:	2600      	movs	r6, #0
 80055c6:	ed51 7a02 	vldr	s15, [r1, #-8]
 80055ca:	3601      	adds	r6, #1
 80055cc:	eef1 7a67 	vneg.f32	s15, s15
 80055d0:	42b5      	cmp	r5, r6
 80055d2:	ed41 7a02 	vstr	s15, [r1, #-8]
 80055d6:	f101 0108 	add.w	r1, r1, #8
 80055da:	d1f4      	bne.n	80055c6 <arm_cfft_f32+0xd2>
 80055dc:	e793      	b.n	8005506 <arm_cfft_f32+0x12>
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d0a4      	beq.n	800552c <arm_cfft_f32+0x38>
 80055e2:	e7b5      	b.n	8005550 <arm_cfft_f32+0x5c>

080055e4 <arm_bitreversal_32>:
 80055e4:	b1e9      	cbz	r1, 8005622 <arm_bitreversal_32+0x3e>
 80055e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055e8:	2500      	movs	r5, #0
 80055ea:	f102 0e02 	add.w	lr, r2, #2
 80055ee:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 80055f2:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 80055f6:	08a4      	lsrs	r4, r4, #2
 80055f8:	089b      	lsrs	r3, r3, #2
 80055fa:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 80055fe:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8005602:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8005606:	00a6      	lsls	r6, r4, #2
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800560e:	3304      	adds	r3, #4
 8005610:	1d34      	adds	r4, r6, #4
 8005612:	3502      	adds	r5, #2
 8005614:	58c6      	ldr	r6, [r0, r3]
 8005616:	5907      	ldr	r7, [r0, r4]
 8005618:	50c7      	str	r7, [r0, r3]
 800561a:	428d      	cmp	r5, r1
 800561c:	5106      	str	r6, [r0, r4]
 800561e:	d3e6      	bcc.n	80055ee <arm_bitreversal_32+0xa>
 8005620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005622:	4770      	bx	lr

08005624 <arm_cmplx_mag_f32>:
 8005624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005628:	ed2d 8b02 	vpush	{d8}
 800562c:	0897      	lsrs	r7, r2, #2
 800562e:	b084      	sub	sp, #16
 8005630:	d077      	beq.n	8005722 <arm_cmplx_mag_f32+0xfe>
 8005632:	f04f 0800 	mov.w	r8, #0
 8005636:	f100 0420 	add.w	r4, r0, #32
 800563a:	f101 0510 	add.w	r5, r1, #16
 800563e:	463e      	mov	r6, r7
 8005640:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 8005644:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 8005648:	ee20 0a00 	vmul.f32	s0, s0, s0
 800564c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005650:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005654:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800565c:	f2c0 80c5 	blt.w	80057ea <arm_cmplx_mag_f32+0x1c6>
 8005660:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005668:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800566c:	f100 80cb 	bmi.w	8005806 <arm_cmplx_mag_f32+0x1e2>
 8005670:	ed05 8a04 	vstr	s16, [r5, #-16]
 8005674:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 8005678:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800567c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005680:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005684:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005688:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800568c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005690:	f2c0 80a8 	blt.w	80057e4 <arm_cmplx_mag_f32+0x1c0>
 8005694:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800569c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80056a0:	f100 80a8 	bmi.w	80057f4 <arm_cmplx_mag_f32+0x1d0>
 80056a4:	ed05 8a03 	vstr	s16, [r5, #-12]
 80056a8:	ed14 0a04 	vldr	s0, [r4, #-16]
 80056ac:	ed54 7a03 	vldr	s15, [r4, #-12]
 80056b0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80056b4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80056b8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80056bc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80056c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056c4:	f2c0 808b 	blt.w	80057de <arm_cmplx_mag_f32+0x1ba>
 80056c8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80056cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056d0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80056d4:	f100 80a9 	bmi.w	800582a <arm_cmplx_mag_f32+0x206>
 80056d8:	ed05 8a02 	vstr	s16, [r5, #-8]
 80056dc:	ed14 0a02 	vldr	s0, [r4, #-8]
 80056e0:	ed54 7a01 	vldr	s15, [r4, #-4]
 80056e4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80056e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80056ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 80056f0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80056f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056f8:	db6e      	blt.n	80057d8 <arm_cmplx_mag_f32+0x1b4>
 80056fa:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80056fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005702:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005706:	f100 8087 	bmi.w	8005818 <arm_cmplx_mag_f32+0x1f4>
 800570a:	ed05 8a01 	vstr	s16, [r5, #-4]
 800570e:	3e01      	subs	r6, #1
 8005710:	f104 0420 	add.w	r4, r4, #32
 8005714:	f105 0510 	add.w	r5, r5, #16
 8005718:	d192      	bne.n	8005640 <arm_cmplx_mag_f32+0x1c>
 800571a:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800571e:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8005722:	f012 0203 	ands.w	r2, r2, #3
 8005726:	d052      	beq.n	80057ce <arm_cmplx_mag_f32+0x1aa>
 8005728:	ed90 0a00 	vldr	s0, [r0]
 800572c:	edd0 7a01 	vldr	s15, [r0, #4]
 8005730:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005734:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005738:	2300      	movs	r3, #0
 800573a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800573e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005746:	bfb8      	it	lt
 8005748:	600b      	strlt	r3, [r1, #0]
 800574a:	db08      	blt.n	800575e <arm_cmplx_mag_f32+0x13a>
 800574c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005754:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005758:	d479      	bmi.n	800584e <arm_cmplx_mag_f32+0x22a>
 800575a:	ed81 8a00 	vstr	s16, [r1]
 800575e:	3a01      	subs	r2, #1
 8005760:	d035      	beq.n	80057ce <arm_cmplx_mag_f32+0x1aa>
 8005762:	ed90 0a02 	vldr	s0, [r0, #8]
 8005766:	edd0 7a03 	vldr	s15, [r0, #12]
 800576a:	ee20 0a00 	vmul.f32	s0, s0, s0
 800576e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005772:	2300      	movs	r3, #0
 8005774:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005778:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800577c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005780:	bfb8      	it	lt
 8005782:	604b      	strlt	r3, [r1, #4]
 8005784:	db08      	blt.n	8005798 <arm_cmplx_mag_f32+0x174>
 8005786:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800578a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800578e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005792:	d453      	bmi.n	800583c <arm_cmplx_mag_f32+0x218>
 8005794:	ed81 8a01 	vstr	s16, [r1, #4]
 8005798:	2a01      	cmp	r2, #1
 800579a:	d018      	beq.n	80057ce <arm_cmplx_mag_f32+0x1aa>
 800579c:	ed90 0a04 	vldr	s0, [r0, #16]
 80057a0:	edd0 7a05 	vldr	s15, [r0, #20]
 80057a4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80057a8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80057ac:	2300      	movs	r3, #0
 80057ae:	ee30 0a27 	vadd.f32	s0, s0, s15
 80057b2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80057b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057ba:	db19      	blt.n	80057f0 <arm_cmplx_mag_f32+0x1cc>
 80057bc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80057c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057c4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80057c8:	d44a      	bmi.n	8005860 <arm_cmplx_mag_f32+0x23c>
 80057ca:	ed81 8a02 	vstr	s16, [r1, #8]
 80057ce:	b004      	add	sp, #16
 80057d0:	ecbd 8b02 	vpop	{d8}
 80057d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057d8:	f845 8c04 	str.w	r8, [r5, #-4]
 80057dc:	e797      	b.n	800570e <arm_cmplx_mag_f32+0xea>
 80057de:	f845 8c08 	str.w	r8, [r5, #-8]
 80057e2:	e77b      	b.n	80056dc <arm_cmplx_mag_f32+0xb8>
 80057e4:	f845 8c0c 	str.w	r8, [r5, #-12]
 80057e8:	e75e      	b.n	80056a8 <arm_cmplx_mag_f32+0x84>
 80057ea:	f845 8c10 	str.w	r8, [r5, #-16]
 80057ee:	e741      	b.n	8005674 <arm_cmplx_mag_f32+0x50>
 80057f0:	608b      	str	r3, [r1, #8]
 80057f2:	e7ec      	b.n	80057ce <arm_cmplx_mag_f32+0x1aa>
 80057f4:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80057f8:	9001      	str	r0, [sp, #4]
 80057fa:	f000 fc5d 	bl	80060b8 <sqrtf>
 80057fe:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005802:	9801      	ldr	r0, [sp, #4]
 8005804:	e74e      	b.n	80056a4 <arm_cmplx_mag_f32+0x80>
 8005806:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800580a:	9001      	str	r0, [sp, #4]
 800580c:	f000 fc54 	bl	80060b8 <sqrtf>
 8005810:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005814:	9801      	ldr	r0, [sp, #4]
 8005816:	e72b      	b.n	8005670 <arm_cmplx_mag_f32+0x4c>
 8005818:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800581c:	9001      	str	r0, [sp, #4]
 800581e:	f000 fc4b 	bl	80060b8 <sqrtf>
 8005822:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005826:	9801      	ldr	r0, [sp, #4]
 8005828:	e76f      	b.n	800570a <arm_cmplx_mag_f32+0xe6>
 800582a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800582e:	9001      	str	r0, [sp, #4]
 8005830:	f000 fc42 	bl	80060b8 <sqrtf>
 8005834:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005838:	9801      	ldr	r0, [sp, #4]
 800583a:	e74d      	b.n	80056d8 <arm_cmplx_mag_f32+0xb4>
 800583c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005840:	9201      	str	r2, [sp, #4]
 8005842:	f000 fc39 	bl	80060b8 <sqrtf>
 8005846:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800584a:	9903      	ldr	r1, [sp, #12]
 800584c:	e7a2      	b.n	8005794 <arm_cmplx_mag_f32+0x170>
 800584e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005852:	9201      	str	r2, [sp, #4]
 8005854:	f000 fc30 	bl	80060b8 <sqrtf>
 8005858:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800585c:	9903      	ldr	r1, [sp, #12]
 800585e:	e77c      	b.n	800575a <arm_cmplx_mag_f32+0x136>
 8005860:	9101      	str	r1, [sp, #4]
 8005862:	f000 fc29 	bl	80060b8 <sqrtf>
 8005866:	9901      	ldr	r1, [sp, #4]
 8005868:	e7af      	b.n	80057ca <arm_cmplx_mag_f32+0x1a6>
 800586a:	bf00      	nop

0800586c <arm_cfft_init_f32>:
 800586c:	4603      	mov	r3, r0
 800586e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005872:	f04f 0000 	mov.w	r0, #0
 8005876:	b410      	push	{r4}
 8005878:	8019      	strh	r1, [r3, #0]
 800587a:	6058      	str	r0, [r3, #4]
 800587c:	d033      	beq.n	80058e6 <arm_cfft_init_f32+0x7a>
 800587e:	d918      	bls.n	80058b2 <arm_cfft_init_f32+0x46>
 8005880:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8005884:	d027      	beq.n	80058d6 <arm_cfft_init_f32+0x6a>
 8005886:	d90c      	bls.n	80058a2 <arm_cfft_init_f32+0x36>
 8005888:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800588c:	d11e      	bne.n	80058cc <arm_cfft_init_f32+0x60>
 800588e:	4a17      	ldr	r2, [pc, #92]	@ (80058ec <arm_cfft_init_f32+0x80>)
 8005890:	8994      	ldrh	r4, [r2, #12]
 8005892:	819c      	strh	r4, [r3, #12]
 8005894:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8005898:	e9c3 2101 	strd	r2, r1, [r3, #4]
 800589c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80058a6:	d018      	beq.n	80058da <arm_cfft_init_f32+0x6e>
 80058a8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80058ac:	d10e      	bne.n	80058cc <arm_cfft_init_f32+0x60>
 80058ae:	4a10      	ldr	r2, [pc, #64]	@ (80058f0 <arm_cfft_init_f32+0x84>)
 80058b0:	e7ee      	b.n	8005890 <arm_cfft_init_f32+0x24>
 80058b2:	2940      	cmp	r1, #64	@ 0x40
 80058b4:	d013      	beq.n	80058de <arm_cfft_init_f32+0x72>
 80058b6:	d903      	bls.n	80058c0 <arm_cfft_init_f32+0x54>
 80058b8:	2980      	cmp	r1, #128	@ 0x80
 80058ba:	d107      	bne.n	80058cc <arm_cfft_init_f32+0x60>
 80058bc:	4a0d      	ldr	r2, [pc, #52]	@ (80058f4 <arm_cfft_init_f32+0x88>)
 80058be:	e7e7      	b.n	8005890 <arm_cfft_init_f32+0x24>
 80058c0:	2910      	cmp	r1, #16
 80058c2:	d00e      	beq.n	80058e2 <arm_cfft_init_f32+0x76>
 80058c4:	2920      	cmp	r1, #32
 80058c6:	d101      	bne.n	80058cc <arm_cfft_init_f32+0x60>
 80058c8:	4a0b      	ldr	r2, [pc, #44]	@ (80058f8 <arm_cfft_init_f32+0x8c>)
 80058ca:	e7e1      	b.n	8005890 <arm_cfft_init_f32+0x24>
 80058cc:	f04f 30ff 	mov.w	r0, #4294967295
 80058d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058d4:	4770      	bx	lr
 80058d6:	4a09      	ldr	r2, [pc, #36]	@ (80058fc <arm_cfft_init_f32+0x90>)
 80058d8:	e7da      	b.n	8005890 <arm_cfft_init_f32+0x24>
 80058da:	4a09      	ldr	r2, [pc, #36]	@ (8005900 <arm_cfft_init_f32+0x94>)
 80058dc:	e7d8      	b.n	8005890 <arm_cfft_init_f32+0x24>
 80058de:	4a09      	ldr	r2, [pc, #36]	@ (8005904 <arm_cfft_init_f32+0x98>)
 80058e0:	e7d6      	b.n	8005890 <arm_cfft_init_f32+0x24>
 80058e2:	4a09      	ldr	r2, [pc, #36]	@ (8005908 <arm_cfft_init_f32+0x9c>)
 80058e4:	e7d4      	b.n	8005890 <arm_cfft_init_f32+0x24>
 80058e6:	4a09      	ldr	r2, [pc, #36]	@ (800590c <arm_cfft_init_f32+0xa0>)
 80058e8:	e7d2      	b.n	8005890 <arm_cfft_init_f32+0x24>
 80058ea:	bf00      	nop
 80058ec:	08024610 	.word	0x08024610
 80058f0:	080245b0 	.word	0x080245b0
 80058f4:	080245c0 	.word	0x080245c0
 80058f8:	08024600 	.word	0x08024600
 80058fc:	080245e0 	.word	0x080245e0
 8005900:	08024620 	.word	0x08024620
 8005904:	08024630 	.word	0x08024630
 8005908:	080245d0 	.word	0x080245d0
 800590c:	080245f0 	.word	0x080245f0

08005910 <arm_radix8_butterfly_f32>:
 8005910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005914:	ed2d 8b10 	vpush	{d8-d15}
 8005918:	b093      	sub	sp, #76	@ 0x4c
 800591a:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 800591e:	4603      	mov	r3, r0
 8005920:	3304      	adds	r3, #4
 8005922:	ed9f bac0 	vldr	s22, [pc, #768]	@ 8005c24 <arm_radix8_butterfly_f32+0x314>
 8005926:	9010      	str	r0, [sp, #64]	@ 0x40
 8005928:	468b      	mov	fp, r1
 800592a:	9311      	str	r3, [sp, #68]	@ 0x44
 800592c:	4689      	mov	r9, r1
 800592e:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8005930:	ea4f 05db 	mov.w	r5, fp, lsr #3
 8005934:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 8005938:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 800593c:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 8005940:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 8005944:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 8005948:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 800594c:	9100      	str	r1, [sp, #0]
 800594e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8005952:	f108 0004 	add.w	r0, r8, #4
 8005956:	f10e 0104 	add.w	r1, lr, #4
 800595a:	462e      	mov	r6, r5
 800595c:	4420      	add	r0, r4
 800595e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005962:	4421      	add	r1, r4
 8005964:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 8005968:	960d      	str	r6, [sp, #52]	@ 0x34
 800596a:	9402      	str	r4, [sp, #8]
 800596c:	012c      	lsls	r4, r5, #4
 800596e:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 8005972:	9403      	str	r4, [sp, #12]
 8005974:	00ec      	lsls	r4, r5, #3
 8005976:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8005978:	9404      	str	r4, [sp, #16]
 800597a:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 800597e:	9405      	str	r4, [sp, #20]
 8005980:	016c      	lsls	r4, r5, #5
 8005982:	9401      	str	r4, [sp, #4]
 8005984:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8005986:	9c00      	ldr	r4, [sp, #0]
 8005988:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 800598c:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8005990:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8005994:	f04f 0c00 	mov.w	ip, #0
 8005998:	edd6 6a00 	vldr	s13, [r6]
 800599c:	edd7 1a00 	vldr	s3, [r7]
 80059a0:	ed15 aa01 	vldr	s20, [r5, #-4]
 80059a4:	edd2 5a00 	vldr	s11, [r2]
 80059a8:	ed51 9a01 	vldr	s19, [r1, #-4]
 80059ac:	ed94 6a00 	vldr	s12, [r4]
 80059b0:	ed50 7a01 	vldr	s15, [r0, #-4]
 80059b4:	ed93 3a00 	vldr	s6, [r3]
 80059b8:	ee39 0a86 	vadd.f32	s0, s19, s12
 80059bc:	ee33 2a21 	vadd.f32	s4, s6, s3
 80059c0:	ee37 5aa6 	vadd.f32	s10, s15, s13
 80059c4:	ee7a 4a25 	vadd.f32	s9, s20, s11
 80059c8:	ee35 7a02 	vadd.f32	s14, s10, s4
 80059cc:	ee34 4a80 	vadd.f32	s8, s9, s0
 80059d0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80059d4:	ee74 6a07 	vadd.f32	s13, s8, s14
 80059d8:	ee34 4a47 	vsub.f32	s8, s8, s14
 80059dc:	ed45 6a01 	vstr	s13, [r5, #-4]
 80059e0:	ed82 4a00 	vstr	s8, [r2]
 80059e4:	edd0 6a00 	vldr	s13, [r0]
 80059e8:	ed96 9a01 	vldr	s18, [r6, #4]
 80059ec:	edd3 2a01 	vldr	s5, [r3, #4]
 80059f0:	edd7 8a01 	vldr	s17, [r7, #4]
 80059f4:	edd5 0a00 	vldr	s1, [r5]
 80059f8:	edd2 3a01 	vldr	s7, [r2, #4]
 80059fc:	ed94 8a01 	vldr	s16, [r4, #4]
 8005a00:	ed91 7a00 	vldr	s14, [r1]
 8005a04:	ee33 3a61 	vsub.f32	s6, s6, s3
 8005a08:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8005a0c:	ee72 aae8 	vsub.f32	s21, s5, s17
 8005a10:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8005a14:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8005a18:	ee77 7a83 	vadd.f32	s15, s15, s6
 8005a1c:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8005a20:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8005a24:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8005a28:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8005a2c:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8005a30:	ee77 0a08 	vadd.f32	s1, s14, s16
 8005a34:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8005a38:	ee37 7a48 	vsub.f32	s14, s14, s16
 8005a3c:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8005a40:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8005a44:	ee76 6a89 	vadd.f32	s13, s13, s18
 8005a48:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8005a4c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8005a50:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8005a54:	ee35 5a42 	vsub.f32	s10, s10, s4
 8005a58:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8005a5c:	ee33 2a20 	vadd.f32	s4, s6, s1
 8005a60:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8005a64:	ee33 3a60 	vsub.f32	s6, s6, s1
 8005a68:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8005a6c:	ee77 0a01 	vadd.f32	s1, s14, s2
 8005a70:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8005a74:	ee37 7a41 	vsub.f32	s14, s14, s2
 8005a78:	ee73 1a84 	vadd.f32	s3, s7, s8
 8005a7c:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8005a80:	ee76 3a27 	vadd.f32	s7, s12, s15
 8005a84:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005a88:	ee32 8a00 	vadd.f32	s16, s4, s0
 8005a8c:	ee33 1a45 	vsub.f32	s2, s6, s10
 8005a90:	ee32 2a40 	vsub.f32	s4, s4, s0
 8005a94:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005a98:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8005a9c:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8005aa0:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8005aa4:	ee34 6a67 	vsub.f32	s12, s8, s15
 8005aa8:	ee75 4a87 	vadd.f32	s9, s11, s14
 8005aac:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8005ab0:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8005ab4:	ee77 7a84 	vadd.f32	s15, s15, s8
 8005ab8:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8005abc:	44dc      	add	ip, fp
 8005abe:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8005ac2:	45e1      	cmp	r9, ip
 8005ac4:	ed85 8a00 	vstr	s16, [r5]
 8005ac8:	ed82 2a01 	vstr	s4, [r2, #4]
 8005acc:	4455      	add	r5, sl
 8005ace:	ed01 0a01 	vstr	s0, [r1, #-4]
 8005ad2:	4452      	add	r2, sl
 8005ad4:	edc4 6a00 	vstr	s13, [r4]
 8005ad8:	ed81 1a00 	vstr	s2, [r1]
 8005adc:	ed84 5a01 	vstr	s10, [r4, #4]
 8005ae0:	4451      	add	r1, sl
 8005ae2:	ed00 3a01 	vstr	s6, [r0, #-4]
 8005ae6:	4454      	add	r4, sl
 8005ae8:	edc7 2a00 	vstr	s5, [r7]
 8005aec:	edc6 4a00 	vstr	s9, [r6]
 8005af0:	ed83 7a00 	vstr	s14, [r3]
 8005af4:	edc0 5a00 	vstr	s11, [r0]
 8005af8:	edc7 3a01 	vstr	s7, [r7, #4]
 8005afc:	4450      	add	r0, sl
 8005afe:	ed86 6a01 	vstr	s12, [r6, #4]
 8005b02:	4457      	add	r7, sl
 8005b04:	edc3 7a01 	vstr	s15, [r3, #4]
 8005b08:	4456      	add	r6, sl
 8005b0a:	4453      	add	r3, sl
 8005b0c:	f63f af44 	bhi.w	8005998 <arm_radix8_butterfly_f32+0x88>
 8005b10:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b12:	2b07      	cmp	r3, #7
 8005b14:	f240 81c3 	bls.w	8005e9e <arm_radix8_butterfly_f32+0x58e>
 8005b18:	9805      	ldr	r0, [sp, #20]
 8005b1a:	9a01      	ldr	r2, [sp, #4]
 8005b1c:	9b03      	ldr	r3, [sp, #12]
 8005b1e:	9d04      	ldr	r5, [sp, #16]
 8005b20:	9902      	ldr	r1, [sp, #8]
 8005b22:	f100 0c08 	add.w	ip, r0, #8
 8005b26:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005b28:	3208      	adds	r2, #8
 8005b2a:	1882      	adds	r2, r0, r2
 8005b2c:	3308      	adds	r3, #8
 8005b2e:	920a      	str	r2, [sp, #40]	@ 0x28
 8005b30:	4602      	mov	r2, r0
 8005b32:	18d3      	adds	r3, r2, r3
 8005b34:	3108      	adds	r1, #8
 8005b36:	3508      	adds	r5, #8
 8005b38:	1851      	adds	r1, r2, r1
 8005b3a:	9307      	str	r3, [sp, #28]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	442a      	add	r2, r5
 8005b40:	9206      	str	r2, [sp, #24]
 8005b42:	461a      	mov	r2, r3
 8005b44:	4462      	add	r2, ip
 8005b46:	f10e 0e0c 	add.w	lr, lr, #12
 8005b4a:	9205      	str	r2, [sp, #20]
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	4472      	add	r2, lr
 8005b50:	f108 0808 	add.w	r8, r8, #8
 8005b54:	330c      	adds	r3, #12
 8005b56:	4440      	add	r0, r8
 8005b58:	f04f 0e00 	mov.w	lr, #0
 8005b5c:	9203      	str	r2, [sp, #12]
 8005b5e:	9304      	str	r3, [sp, #16]
 8005b60:	465a      	mov	r2, fp
 8005b62:	464b      	mov	r3, r9
 8005b64:	46f3      	mov	fp, lr
 8005b66:	46d1      	mov	r9, sl
 8005b68:	9009      	str	r0, [sp, #36]	@ 0x24
 8005b6a:	9108      	str	r1, [sp, #32]
 8005b6c:	f04f 0801 	mov.w	r8, #1
 8005b70:	469a      	mov	sl, r3
 8005b72:	4696      	mov	lr, r2
 8005b74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b76:	449b      	add	fp, r3
 8005b78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b7a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005b7e:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8005b82:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 8005b86:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 8005b8a:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 8005b8e:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8005b92:	930c      	str	r3, [sp, #48]	@ 0x30
 8005b94:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 8005b98:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 8005b9c:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005b9e:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 8005ba2:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 8005ba6:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 8005baa:	9202      	str	r2, [sp, #8]
 8005bac:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8005bb0:	9301      	str	r3, [sp, #4]
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	edd3 da01 	vldr	s27, [r3, #4]
 8005bb8:	9b01      	ldr	r3, [sp, #4]
 8005bba:	edd0 7a00 	vldr	s15, [r0]
 8005bbe:	ed93 da01 	vldr	s26, [r3, #4]
 8005bc2:	9b02      	ldr	r3, [sp, #8]
 8005bc4:	edcd 7a02 	vstr	s15, [sp, #8]
 8005bc8:	ed93 ca01 	vldr	s24, [r3, #4]
 8005bcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bce:	eddc ca01 	vldr	s25, [ip, #4]
 8005bd2:	edd3 7a00 	vldr	s15, [r3]
 8005bd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005bd8:	edcd 7a01 	vstr	s15, [sp, #4]
 8005bdc:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8005be0:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 8005be4:	9200      	str	r2, [sp, #0]
 8005be6:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 8005bea:	edd3 7a00 	vldr	s15, [r3]
 8005bee:	ed92 fa01 	vldr	s30, [r2, #4]
 8005bf2:	9a00      	ldr	r2, [sp, #0]
 8005bf4:	edd1 ea01 	vldr	s29, [r1, #4]
 8005bf8:	ed92 ea01 	vldr	s28, [r2, #4]
 8005bfc:	edd7 ba00 	vldr	s23, [r7]
 8005c00:	edd6 aa00 	vldr	s21, [r6]
 8005c04:	ed95 aa00 	vldr	s20, [r5]
 8005c08:	edd4 9a00 	vldr	s19, [r4]
 8005c0c:	edcd 7a00 	vstr	s15, [sp]
 8005c10:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 8005c14:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 8005c18:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8005c1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 8005c20:	46c4      	mov	ip, r8
 8005c22:	e001      	b.n	8005c28 <arm_radix8_butterfly_f32+0x318>
 8005c24:	3f3504f3 	.word	0x3f3504f3
 8005c28:	ed91 6a00 	vldr	s12, [r1]
 8005c2c:	ed93 5a00 	vldr	s10, [r3]
 8005c30:	edd0 fa00 	vldr	s31, [r0]
 8005c34:	edd4 7a00 	vldr	s15, [r4]
 8005c38:	ed95 7a00 	vldr	s14, [r5]
 8005c3c:	ed56 3a01 	vldr	s7, [r6, #-4]
 8005c40:	ed17 3a01 	vldr	s6, [r7, #-4]
 8005c44:	ed92 2a00 	vldr	s4, [r2]
 8005c48:	ed96 0a00 	vldr	s0, [r6]
 8005c4c:	ee33 8a85 	vadd.f32	s16, s7, s10
 8005c50:	ee32 1a06 	vadd.f32	s2, s4, s12
 8005c54:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8005c58:	ee77 4a87 	vadd.f32	s9, s15, s14
 8005c5c:	ee78 1a04 	vadd.f32	s3, s16, s8
 8005c60:	ee71 6a24 	vadd.f32	s13, s2, s9
 8005c64:	ee32 2a46 	vsub.f32	s4, s4, s12
 8005c68:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8005c6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005c70:	ed06 6a01 	vstr	s12, [r6, #-4]
 8005c74:	edd4 8a01 	vldr	s17, [r4, #4]
 8005c78:	ed92 9a01 	vldr	s18, [r2, #4]
 8005c7c:	edd7 0a00 	vldr	s1, [r7]
 8005c80:	edd1 2a01 	vldr	s5, [r1, #4]
 8005c84:	ed95 7a01 	vldr	s14, [r5, #4]
 8005c88:	ed93 6a01 	vldr	s12, [r3, #4]
 8005c8c:	edd0 5a01 	vldr	s11, [r0, #4]
 8005c90:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8005c94:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8005c98:	ee39 5a62 	vsub.f32	s10, s18, s5
 8005c9c:	ee78 fac7 	vsub.f32	s31, s17, s14
 8005ca0:	ee38 4a44 	vsub.f32	s8, s16, s8
 8005ca4:	ee38 7a87 	vadd.f32	s14, s17, s14
 8005ca8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8005cac:	ee79 2a22 	vadd.f32	s5, s18, s5
 8005cb0:	ee32 9a27 	vadd.f32	s18, s4, s15
 8005cb4:	ee72 7a67 	vsub.f32	s15, s4, s15
 8005cb8:	ee30 2a06 	vadd.f32	s4, s0, s12
 8005cbc:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8005cc0:	ee71 4a64 	vsub.f32	s9, s2, s9
 8005cc4:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8005cc8:	ee32 1a08 	vadd.f32	s2, s4, s16
 8005ccc:	ee72 fa87 	vadd.f32	s31, s5, s14
 8005cd0:	ee32 2a48 	vsub.f32	s4, s4, s16
 8005cd4:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8005cd8:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8005cdc:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8005ce0:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8005ce4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8005ce8:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8005cec:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8005cf0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8005cf4:	ee30 6a46 	vsub.f32	s12, s0, s12
 8005cf8:	ee74 0a22 	vadd.f32	s1, s8, s5
 8005cfc:	ee36 0a28 	vadd.f32	s0, s12, s17
 8005d00:	ee74 2a62 	vsub.f32	s5, s8, s5
 8005d04:	ee36 6a68 	vsub.f32	s12, s12, s17
 8005d08:	ee32 4a64 	vsub.f32	s8, s4, s9
 8005d0c:	ee73 8a09 	vadd.f32	s17, s6, s18
 8005d10:	ee74 4a82 	vadd.f32	s9, s9, s4
 8005d14:	ee33 9a49 	vsub.f32	s18, s6, s18
 8005d18:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8005d1c:	ee35 3a85 	vadd.f32	s6, s11, s10
 8005d20:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8005d24:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8005d28:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8005d2c:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8005d30:	ee30 7a68 	vsub.f32	s14, s0, s17
 8005d34:	ee35 8a03 	vadd.f32	s16, s10, s6
 8005d38:	ee38 0a80 	vadd.f32	s0, s17, s0
 8005d3c:	ee73 3a82 	vadd.f32	s7, s7, s4
 8005d40:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8005d44:	ed9d 2a00 	vldr	s4, [sp]
 8005d48:	eddd 1a01 	vldr	s3, [sp, #4]
 8005d4c:	ee35 5a43 	vsub.f32	s10, s10, s6
 8005d50:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8005d54:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8005d58:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8005d5c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005d60:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8005d64:	ee76 5a49 	vsub.f32	s11, s12, s18
 8005d68:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8005d6c:	ee39 6a06 	vadd.f32	s12, s18, s12
 8005d70:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8005d74:	ee21 4a84 	vmul.f32	s8, s3, s8
 8005d78:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8005d7c:	ee22 7a07 	vmul.f32	s14, s4, s14
 8005d80:	ee22 2a08 	vmul.f32	s4, s4, s16
 8005d84:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8005d88:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8005d8c:	ee31 1a09 	vadd.f32	s2, s2, s18
 8005d90:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8005d94:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8005d98:	ee74 0a60 	vsub.f32	s1, s8, s1
 8005d9c:	ee37 7a48 	vsub.f32	s14, s14, s16
 8005da0:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8005da4:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8005da8:	ee72 1a21 	vadd.f32	s3, s4, s3
 8005dac:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8005db0:	ee38 2a89 	vadd.f32	s4, s17, s18
 8005db4:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8005db8:	ee38 8a04 	vadd.f32	s16, s16, s8
 8005dbc:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8005dc0:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8005dc4:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8005dc8:	eddd 5a02 	vldr	s11, [sp, #8]
 8005dcc:	edc6 fa00 	vstr	s31, [r6]
 8005dd0:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8005dd4:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8005dd8:	ee30 0a45 	vsub.f32	s0, s0, s10
 8005ddc:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8005de0:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8005de4:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8005de8:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8005dec:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8005df0:	ee25 6a86 	vmul.f32	s12, s11, s12
 8005df4:	ee74 4a89 	vadd.f32	s9, s9, s18
 8005df8:	ee34 3a43 	vsub.f32	s6, s8, s6
 8005dfc:	ee78 8a85 	vadd.f32	s17, s17, s10
 8005e00:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005e04:	44f4      	add	ip, lr
 8005e06:	45e2      	cmp	sl, ip
 8005e08:	edc3 3a00 	vstr	s7, [r3]
 8005e0c:	edc3 6a01 	vstr	s13, [r3, #4]
 8005e10:	444e      	add	r6, r9
 8005e12:	ed07 1a01 	vstr	s2, [r7, #-4]
 8005e16:	edc7 0a00 	vstr	s1, [r7]
 8005e1a:	444b      	add	r3, r9
 8005e1c:	ed80 2a00 	vstr	s4, [r0]
 8005e20:	edc0 2a01 	vstr	s5, [r0, #4]
 8005e24:	444f      	add	r7, r9
 8005e26:	edc2 1a00 	vstr	s3, [r2]
 8005e2a:	ed82 7a01 	vstr	s14, [r2, #4]
 8005e2e:	4448      	add	r0, r9
 8005e30:	ed85 8a00 	vstr	s16, [r5]
 8005e34:	ed85 0a01 	vstr	s0, [r5, #4]
 8005e38:	444a      	add	r2, r9
 8005e3a:	edc1 4a00 	vstr	s9, [r1]
 8005e3e:	444d      	add	r5, r9
 8005e40:	ed81 3a01 	vstr	s6, [r1, #4]
 8005e44:	edc4 8a00 	vstr	s17, [r4]
 8005e48:	ed84 6a01 	vstr	s12, [r4, #4]
 8005e4c:	4449      	add	r1, r9
 8005e4e:	444c      	add	r4, r9
 8005e50:	f63f aeea 	bhi.w	8005c28 <arm_radix8_butterfly_f32+0x318>
 8005e54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e56:	3308      	adds	r3, #8
 8005e58:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e5c:	3308      	adds	r3, #8
 8005e5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e60:	9b08      	ldr	r3, [sp, #32]
 8005e62:	3308      	adds	r3, #8
 8005e64:	9308      	str	r3, [sp, #32]
 8005e66:	9b07      	ldr	r3, [sp, #28]
 8005e68:	3308      	adds	r3, #8
 8005e6a:	9307      	str	r3, [sp, #28]
 8005e6c:	9b06      	ldr	r3, [sp, #24]
 8005e6e:	3308      	adds	r3, #8
 8005e70:	9306      	str	r3, [sp, #24]
 8005e72:	9b05      	ldr	r3, [sp, #20]
 8005e74:	3308      	adds	r3, #8
 8005e76:	9305      	str	r3, [sp, #20]
 8005e78:	9b04      	ldr	r3, [sp, #16]
 8005e7a:	3308      	adds	r3, #8
 8005e7c:	9304      	str	r3, [sp, #16]
 8005e7e:	9b03      	ldr	r3, [sp, #12]
 8005e80:	3308      	adds	r3, #8
 8005e82:	9303      	str	r3, [sp, #12]
 8005e84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e86:	f108 0801 	add.w	r8, r8, #1
 8005e8a:	4543      	cmp	r3, r8
 8005e8c:	f47f ae72 	bne.w	8005b74 <arm_radix8_butterfly_f32+0x264>
 8005e90:	469b      	mov	fp, r3
 8005e92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e94:	00db      	lsls	r3, r3, #3
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	46d1      	mov	r9, sl
 8005e9a:	930e      	str	r3, [sp, #56]	@ 0x38
 8005e9c:	e547      	b.n	800592e <arm_radix8_butterfly_f32+0x1e>
 8005e9e:	b013      	add	sp, #76	@ 0x4c
 8005ea0:	ecbd 8b10 	vpop	{d8-d15}
 8005ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005ea8 <malloc>:
 8005ea8:	4b02      	ldr	r3, [pc, #8]	@ (8005eb4 <malloc+0xc>)
 8005eaa:	4601      	mov	r1, r0
 8005eac:	6818      	ldr	r0, [r3, #0]
 8005eae:	f000 b825 	b.w	8005efc <_malloc_r>
 8005eb2:	bf00      	nop
 8005eb4:	20000018 	.word	0x20000018

08005eb8 <sbrk_aligned>:
 8005eb8:	b570      	push	{r4, r5, r6, lr}
 8005eba:	4e0f      	ldr	r6, [pc, #60]	@ (8005ef8 <sbrk_aligned+0x40>)
 8005ebc:	460c      	mov	r4, r1
 8005ebe:	6831      	ldr	r1, [r6, #0]
 8005ec0:	4605      	mov	r5, r0
 8005ec2:	b911      	cbnz	r1, 8005eca <sbrk_aligned+0x12>
 8005ec4:	f000 f8ae 	bl	8006024 <_sbrk_r>
 8005ec8:	6030      	str	r0, [r6, #0]
 8005eca:	4621      	mov	r1, r4
 8005ecc:	4628      	mov	r0, r5
 8005ece:	f000 f8a9 	bl	8006024 <_sbrk_r>
 8005ed2:	1c43      	adds	r3, r0, #1
 8005ed4:	d103      	bne.n	8005ede <sbrk_aligned+0x26>
 8005ed6:	f04f 34ff 	mov.w	r4, #4294967295
 8005eda:	4620      	mov	r0, r4
 8005edc:	bd70      	pop	{r4, r5, r6, pc}
 8005ede:	1cc4      	adds	r4, r0, #3
 8005ee0:	f024 0403 	bic.w	r4, r4, #3
 8005ee4:	42a0      	cmp	r0, r4
 8005ee6:	d0f8      	beq.n	8005eda <sbrk_aligned+0x22>
 8005ee8:	1a21      	subs	r1, r4, r0
 8005eea:	4628      	mov	r0, r5
 8005eec:	f000 f89a 	bl	8006024 <_sbrk_r>
 8005ef0:	3001      	adds	r0, #1
 8005ef2:	d1f2      	bne.n	8005eda <sbrk_aligned+0x22>
 8005ef4:	e7ef      	b.n	8005ed6 <sbrk_aligned+0x1e>
 8005ef6:	bf00      	nop
 8005ef8:	2000162c 	.word	0x2000162c

08005efc <_malloc_r>:
 8005efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f00:	1ccd      	adds	r5, r1, #3
 8005f02:	f025 0503 	bic.w	r5, r5, #3
 8005f06:	3508      	adds	r5, #8
 8005f08:	2d0c      	cmp	r5, #12
 8005f0a:	bf38      	it	cc
 8005f0c:	250c      	movcc	r5, #12
 8005f0e:	2d00      	cmp	r5, #0
 8005f10:	4606      	mov	r6, r0
 8005f12:	db01      	blt.n	8005f18 <_malloc_r+0x1c>
 8005f14:	42a9      	cmp	r1, r5
 8005f16:	d904      	bls.n	8005f22 <_malloc_r+0x26>
 8005f18:	230c      	movs	r3, #12
 8005f1a:	6033      	str	r3, [r6, #0]
 8005f1c:	2000      	movs	r0, #0
 8005f1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ff8 <_malloc_r+0xfc>
 8005f26:	f000 f869 	bl	8005ffc <__malloc_lock>
 8005f2a:	f8d8 3000 	ldr.w	r3, [r8]
 8005f2e:	461c      	mov	r4, r3
 8005f30:	bb44      	cbnz	r4, 8005f84 <_malloc_r+0x88>
 8005f32:	4629      	mov	r1, r5
 8005f34:	4630      	mov	r0, r6
 8005f36:	f7ff ffbf 	bl	8005eb8 <sbrk_aligned>
 8005f3a:	1c43      	adds	r3, r0, #1
 8005f3c:	4604      	mov	r4, r0
 8005f3e:	d158      	bne.n	8005ff2 <_malloc_r+0xf6>
 8005f40:	f8d8 4000 	ldr.w	r4, [r8]
 8005f44:	4627      	mov	r7, r4
 8005f46:	2f00      	cmp	r7, #0
 8005f48:	d143      	bne.n	8005fd2 <_malloc_r+0xd6>
 8005f4a:	2c00      	cmp	r4, #0
 8005f4c:	d04b      	beq.n	8005fe6 <_malloc_r+0xea>
 8005f4e:	6823      	ldr	r3, [r4, #0]
 8005f50:	4639      	mov	r1, r7
 8005f52:	4630      	mov	r0, r6
 8005f54:	eb04 0903 	add.w	r9, r4, r3
 8005f58:	f000 f864 	bl	8006024 <_sbrk_r>
 8005f5c:	4581      	cmp	r9, r0
 8005f5e:	d142      	bne.n	8005fe6 <_malloc_r+0xea>
 8005f60:	6821      	ldr	r1, [r4, #0]
 8005f62:	1a6d      	subs	r5, r5, r1
 8005f64:	4629      	mov	r1, r5
 8005f66:	4630      	mov	r0, r6
 8005f68:	f7ff ffa6 	bl	8005eb8 <sbrk_aligned>
 8005f6c:	3001      	adds	r0, #1
 8005f6e:	d03a      	beq.n	8005fe6 <_malloc_r+0xea>
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	442b      	add	r3, r5
 8005f74:	6023      	str	r3, [r4, #0]
 8005f76:	f8d8 3000 	ldr.w	r3, [r8]
 8005f7a:	685a      	ldr	r2, [r3, #4]
 8005f7c:	bb62      	cbnz	r2, 8005fd8 <_malloc_r+0xdc>
 8005f7e:	f8c8 7000 	str.w	r7, [r8]
 8005f82:	e00f      	b.n	8005fa4 <_malloc_r+0xa8>
 8005f84:	6822      	ldr	r2, [r4, #0]
 8005f86:	1b52      	subs	r2, r2, r5
 8005f88:	d420      	bmi.n	8005fcc <_malloc_r+0xd0>
 8005f8a:	2a0b      	cmp	r2, #11
 8005f8c:	d917      	bls.n	8005fbe <_malloc_r+0xc2>
 8005f8e:	1961      	adds	r1, r4, r5
 8005f90:	42a3      	cmp	r3, r4
 8005f92:	6025      	str	r5, [r4, #0]
 8005f94:	bf18      	it	ne
 8005f96:	6059      	strne	r1, [r3, #4]
 8005f98:	6863      	ldr	r3, [r4, #4]
 8005f9a:	bf08      	it	eq
 8005f9c:	f8c8 1000 	streq.w	r1, [r8]
 8005fa0:	5162      	str	r2, [r4, r5]
 8005fa2:	604b      	str	r3, [r1, #4]
 8005fa4:	4630      	mov	r0, r6
 8005fa6:	f000 f82f 	bl	8006008 <__malloc_unlock>
 8005faa:	f104 000b 	add.w	r0, r4, #11
 8005fae:	1d23      	adds	r3, r4, #4
 8005fb0:	f020 0007 	bic.w	r0, r0, #7
 8005fb4:	1ac2      	subs	r2, r0, r3
 8005fb6:	bf1c      	itt	ne
 8005fb8:	1a1b      	subne	r3, r3, r0
 8005fba:	50a3      	strne	r3, [r4, r2]
 8005fbc:	e7af      	b.n	8005f1e <_malloc_r+0x22>
 8005fbe:	6862      	ldr	r2, [r4, #4]
 8005fc0:	42a3      	cmp	r3, r4
 8005fc2:	bf0c      	ite	eq
 8005fc4:	f8c8 2000 	streq.w	r2, [r8]
 8005fc8:	605a      	strne	r2, [r3, #4]
 8005fca:	e7eb      	b.n	8005fa4 <_malloc_r+0xa8>
 8005fcc:	4623      	mov	r3, r4
 8005fce:	6864      	ldr	r4, [r4, #4]
 8005fd0:	e7ae      	b.n	8005f30 <_malloc_r+0x34>
 8005fd2:	463c      	mov	r4, r7
 8005fd4:	687f      	ldr	r7, [r7, #4]
 8005fd6:	e7b6      	b.n	8005f46 <_malloc_r+0x4a>
 8005fd8:	461a      	mov	r2, r3
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	42a3      	cmp	r3, r4
 8005fde:	d1fb      	bne.n	8005fd8 <_malloc_r+0xdc>
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	6053      	str	r3, [r2, #4]
 8005fe4:	e7de      	b.n	8005fa4 <_malloc_r+0xa8>
 8005fe6:	230c      	movs	r3, #12
 8005fe8:	6033      	str	r3, [r6, #0]
 8005fea:	4630      	mov	r0, r6
 8005fec:	f000 f80c 	bl	8006008 <__malloc_unlock>
 8005ff0:	e794      	b.n	8005f1c <_malloc_r+0x20>
 8005ff2:	6005      	str	r5, [r0, #0]
 8005ff4:	e7d6      	b.n	8005fa4 <_malloc_r+0xa8>
 8005ff6:	bf00      	nop
 8005ff8:	20001630 	.word	0x20001630

08005ffc <__malloc_lock>:
 8005ffc:	4801      	ldr	r0, [pc, #4]	@ (8006004 <__malloc_lock+0x8>)
 8005ffe:	f000 b84b 	b.w	8006098 <__retarget_lock_acquire_recursive>
 8006002:	bf00      	nop
 8006004:	20001770 	.word	0x20001770

08006008 <__malloc_unlock>:
 8006008:	4801      	ldr	r0, [pc, #4]	@ (8006010 <__malloc_unlock+0x8>)
 800600a:	f000 b846 	b.w	800609a <__retarget_lock_release_recursive>
 800600e:	bf00      	nop
 8006010:	20001770 	.word	0x20001770

08006014 <memset>:
 8006014:	4402      	add	r2, r0
 8006016:	4603      	mov	r3, r0
 8006018:	4293      	cmp	r3, r2
 800601a:	d100      	bne.n	800601e <memset+0xa>
 800601c:	4770      	bx	lr
 800601e:	f803 1b01 	strb.w	r1, [r3], #1
 8006022:	e7f9      	b.n	8006018 <memset+0x4>

08006024 <_sbrk_r>:
 8006024:	b538      	push	{r3, r4, r5, lr}
 8006026:	4d06      	ldr	r5, [pc, #24]	@ (8006040 <_sbrk_r+0x1c>)
 8006028:	2300      	movs	r3, #0
 800602a:	4604      	mov	r4, r0
 800602c:	4608      	mov	r0, r1
 800602e:	602b      	str	r3, [r5, #0]
 8006030:	f7fa ff3c 	bl	8000eac <_sbrk>
 8006034:	1c43      	adds	r3, r0, #1
 8006036:	d102      	bne.n	800603e <_sbrk_r+0x1a>
 8006038:	682b      	ldr	r3, [r5, #0]
 800603a:	b103      	cbz	r3, 800603e <_sbrk_r+0x1a>
 800603c:	6023      	str	r3, [r4, #0]
 800603e:	bd38      	pop	{r3, r4, r5, pc}
 8006040:	2000176c 	.word	0x2000176c

08006044 <__errno>:
 8006044:	4b01      	ldr	r3, [pc, #4]	@ (800604c <__errno+0x8>)
 8006046:	6818      	ldr	r0, [r3, #0]
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	20000018 	.word	0x20000018

08006050 <__libc_init_array>:
 8006050:	b570      	push	{r4, r5, r6, lr}
 8006052:	4d0d      	ldr	r5, [pc, #52]	@ (8006088 <__libc_init_array+0x38>)
 8006054:	4c0d      	ldr	r4, [pc, #52]	@ (800608c <__libc_init_array+0x3c>)
 8006056:	1b64      	subs	r4, r4, r5
 8006058:	10a4      	asrs	r4, r4, #2
 800605a:	2600      	movs	r6, #0
 800605c:	42a6      	cmp	r6, r4
 800605e:	d109      	bne.n	8006074 <__libc_init_array+0x24>
 8006060:	4d0b      	ldr	r5, [pc, #44]	@ (8006090 <__libc_init_array+0x40>)
 8006062:	4c0c      	ldr	r4, [pc, #48]	@ (8006094 <__libc_init_array+0x44>)
 8006064:	f000 f84a 	bl	80060fc <_init>
 8006068:	1b64      	subs	r4, r4, r5
 800606a:	10a4      	asrs	r4, r4, #2
 800606c:	2600      	movs	r6, #0
 800606e:	42a6      	cmp	r6, r4
 8006070:	d105      	bne.n	800607e <__libc_init_array+0x2e>
 8006072:	bd70      	pop	{r4, r5, r6, pc}
 8006074:	f855 3b04 	ldr.w	r3, [r5], #4
 8006078:	4798      	blx	r3
 800607a:	3601      	adds	r6, #1
 800607c:	e7ee      	b.n	800605c <__libc_init_array+0xc>
 800607e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006082:	4798      	blx	r3
 8006084:	3601      	adds	r6, #1
 8006086:	e7f2      	b.n	800606e <__libc_init_array+0x1e>
 8006088:	08024648 	.word	0x08024648
 800608c:	08024648 	.word	0x08024648
 8006090:	08024648 	.word	0x08024648
 8006094:	0802464c 	.word	0x0802464c

08006098 <__retarget_lock_acquire_recursive>:
 8006098:	4770      	bx	lr

0800609a <__retarget_lock_release_recursive>:
 800609a:	4770      	bx	lr

0800609c <memcpy>:
 800609c:	440a      	add	r2, r1
 800609e:	4291      	cmp	r1, r2
 80060a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80060a4:	d100      	bne.n	80060a8 <memcpy+0xc>
 80060a6:	4770      	bx	lr
 80060a8:	b510      	push	{r4, lr}
 80060aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060b2:	4291      	cmp	r1, r2
 80060b4:	d1f9      	bne.n	80060aa <memcpy+0xe>
 80060b6:	bd10      	pop	{r4, pc}

080060b8 <sqrtf>:
 80060b8:	b508      	push	{r3, lr}
 80060ba:	ed2d 8b02 	vpush	{d8}
 80060be:	eeb0 8a40 	vmov.f32	s16, s0
 80060c2:	f000 f817 	bl	80060f4 <__ieee754_sqrtf>
 80060c6:	eeb4 8a48 	vcmp.f32	s16, s16
 80060ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060ce:	d60c      	bvs.n	80060ea <sqrtf+0x32>
 80060d0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80060f0 <sqrtf+0x38>
 80060d4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80060d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060dc:	d505      	bpl.n	80060ea <sqrtf+0x32>
 80060de:	f7ff ffb1 	bl	8006044 <__errno>
 80060e2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80060e6:	2321      	movs	r3, #33	@ 0x21
 80060e8:	6003      	str	r3, [r0, #0]
 80060ea:	ecbd 8b02 	vpop	{d8}
 80060ee:	bd08      	pop	{r3, pc}
 80060f0:	00000000 	.word	0x00000000

080060f4 <__ieee754_sqrtf>:
 80060f4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80060f8:	4770      	bx	lr
	...

080060fc <_init>:
 80060fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060fe:	bf00      	nop
 8006100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006102:	bc08      	pop	{r3}
 8006104:	469e      	mov	lr, r3
 8006106:	4770      	bx	lr

08006108 <_fini>:
 8006108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800610a:	bf00      	nop
 800610c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800610e:	bc08      	pop	{r3}
 8006110:	469e      	mov	lr, r3
 8006112:	4770      	bx	lr
