// Seed: 289124950
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_3 = 0;
  wire id_4;
  wire id_5 = id_5;
endmodule
module module_1 (
    output logic id_0
    , id_5,
    input  tri   id_1,
    input  wand  id_2,
    input  wor   id_3
);
  always_latch id_0 <= #1 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
module module_2 (
    input  tri   id_0,
    input  wire  id_1,
    input  tri   id_2,
    output tri0  id_3,
    input  wand  id_4,
    output tri0  id_5,
    input  tri1  id_6,
    input  wand  id_7,
    input  tri0  id_8,
    input  uwire id_9,
    input  tri0  id_10
);
  assign id_3 = id_10;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
