// Seed: 1881659836
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    input uwire id_4,
    input wire id_5,
    output wand id_6,
    input wor id_7,
    output wor id_8,
    output uwire id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    output tri id_14
);
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd53
) (
    input tri0 id_0,
    input wor _id_1,
    output wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input uwire id_5,
    output wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input wire id_9,
    output wire id_10,
    output supply0 id_11
);
  assign id_11 = -1;
  wire id_13, id_14;
  logic [id_1 : -1] id_15;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_5,
      id_9,
      id_5,
      id_9,
      id_6,
      id_5,
      id_11,
      id_2,
      id_5,
      id_2,
      id_4,
      id_3,
      id_2
  );
endmodule
