

================================================================
== Vitis HLS Report for 'winograd_Pipeline_read_g'
================================================================
* Date:           Tue Sep 23 21:11:02 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        convolution_accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexu
* Target device:  xcvu440_CIV-flgb2377-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.110 us|  0.110 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_g  |        9|        9|         2|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [winograd.cpp:34]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [winograd.cpp:34]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%itr = alloca i32 1" [winograd.cpp:34]   --->   Operation 7 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln34_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln34"   --->   Operation 8 'read' 'sext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln34_cast = sext i62 %sext_ln34_read"   --->   Operation 9 'sext' 'sext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 9, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%g_8 = alloca i64 1" [winograd.cpp:13]   --->   Operation 11 'alloca' 'g_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%g_7 = alloca i64 1" [winograd.cpp:13]   --->   Operation 12 'alloca' 'g_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%g_6 = alloca i64 1" [winograd.cpp:13]   --->   Operation 13 'alloca' 'g_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%g_5 = alloca i64 1" [winograd.cpp:13]   --->   Operation 14 'alloca' 'g_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%g_4 = alloca i64 1" [winograd.cpp:13]   --->   Operation 15 'alloca' 'g_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%g_3 = alloca i64 1" [winograd.cpp:13]   --->   Operation 16 'alloca' 'g_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%g_2 = alloca i64 1" [winograd.cpp:13]   --->   Operation 17 'alloca' 'g_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%g_1 = alloca i64 1" [winograd.cpp:13]   --->   Operation 18 'alloca' 'g_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%g = alloca i64 1" [winograd.cpp:13]   --->   Operation 19 'alloca' 'g' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.63ns)   --->   "%store_ln34 = store i4 0, i4 %itr" [winograd.cpp:34]   --->   Operation 20 'store' 'store_ln34' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 21 [1/1] (0.63ns)   --->   "%store_ln34 = store i32 0, i32 %i" [winograd.cpp:34]   --->   Operation 21 'store' 'store_ln34' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "%store_ln34 = store i32 0, i32 %j" [winograd.cpp:34]   --->   Operation 22 'store' 'store_ln34' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.body" [winograd.cpp:34]   --->   Operation 23 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.69>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%itr_1 = load i4 %itr" [winograd.cpp:34]   --->   Operation 24 'load' 'itr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.09ns)   --->   "%icmp_ln34 = icmp_eq  i4 %itr_1, i4 9" [winograd.cpp:34]   --->   Operation 26 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.09ns)   --->   "%add_ln34 = add i4 %itr_1, i4 1" [winograd.cpp:34]   --->   Operation 27 'add' 'add_ln34' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.body.split, void %read_d" [winograd.cpp:34]   --->   Operation 28 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [winograd.cpp:36]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [winograd.cpp:38]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%icmp_ln36 = icmp_eq  i32 %j_load, i32 3" [winograd.cpp:36]   --->   Operation 31 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln38 = add i32 %i_load, i32 1" [winograd.cpp:38]   --->   Operation 32 'add' 'add_ln38' <Predicate = (!icmp_ln34)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.48ns)   --->   "%j_1 = select i1 %icmp_ln36, i32 0, i32 %j_load" [winograd.cpp:36]   --->   Operation 33 'select' 'j_1' <Predicate = (!icmp_ln34)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.48ns)   --->   "%i_1 = select i1 %icmp_ln36, i32 %add_ln38, i32 %i_load" [winograd.cpp:36]   --->   Operation 34 'select' 'i_1' <Predicate = (!icmp_ln34)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%switch_ln40 = switch i32 %j_1, void %arrayidx570.exit, i32 0, void %arrayidx570.case.0, i32 1, void %arrayidx570.case.1, i32 2, void %arrayidx570.case.2" [winograd.cpp:40]   --->   Operation 35 'switch' 'switch_ln40' <Predicate = (!icmp_ln34)> <Delay = 1.78>
ST_2 : Operation 36 [1/1] (1.78ns)   --->   "%switch_ln40 = switch i32 %i_1, void %arrayidx570_2.exit, i32 0, void %arrayidx570_2.case.0, i32 1, void %arrayidx570_2.case.1, i32 2, void %arrayidx570_2.case.2" [winograd.cpp:40]   --->   Operation 36 'switch' 'switch_ln40' <Predicate = (!icmp_ln34 & j_1 == 2)> <Delay = 1.78>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570.exit" [winograd.cpp:40]   --->   Operation 37 'br' 'br_ln40' <Predicate = (!icmp_ln34 & j_1 == 2)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%switch_ln40 = switch i32 %i_1, void %arrayidx570_1.exit, i32 0, void %arrayidx570_1.case.0, i32 1, void %arrayidx570_1.case.1, i32 2, void %arrayidx570_1.case.2" [winograd.cpp:40]   --->   Operation 38 'switch' 'switch_ln40' <Predicate = (!icmp_ln34 & j_1 == 1)> <Delay = 1.78>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570.exit" [winograd.cpp:40]   --->   Operation 39 'br' 'br_ln40' <Predicate = (!icmp_ln34 & j_1 == 1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.78ns)   --->   "%switch_ln40 = switch i32 %i_1, void %arrayidx570_0.exit, i32 0, void %arrayidx570_0.case.0, i32 1, void %arrayidx570_0.case.1, i32 2, void %arrayidx570_0.case.2" [winograd.cpp:40]   --->   Operation 40 'switch' 'switch_ln40' <Predicate = (!icmp_ln34 & j_1 == 0)> <Delay = 1.78>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570.exit" [winograd.cpp:40]   --->   Operation 41 'br' 'br_ln40' <Predicate = (!icmp_ln34 & j_1 == 0)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%j_2 = add i32 %j_1, i32 1" [winograd.cpp:34]   --->   Operation 42 'add' 'j_2' <Predicate = (!icmp_ln34)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.63ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %itr" [winograd.cpp:34]   --->   Operation 43 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.63>
ST_2 : Operation 44 [1/1] (0.63ns)   --->   "%store_ln34 = store i32 %i_1, i32 %i" [winograd.cpp:34]   --->   Operation 44 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.63>
ST_2 : Operation 45 [1/1] (0.63ns)   --->   "%store_ln34 = store i32 %j_2, i32 %j" [winograd.cpp:34]   --->   Operation 45 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.63>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.body" [winograd.cpp:34]   --->   Operation 46 'br' 'br_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%g_load = load i32 %g" [winograd.cpp:59]   --->   Operation 71 'load' 'g_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%g_1_load = load i32 %g_1" [winograd.cpp:60]   --->   Operation 72 'load' 'g_1_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%g_2_load = load i32 %g_2" [winograd.cpp:60]   --->   Operation 73 'load' 'g_2_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%g_3_load = load i32 %g_3" [winograd.cpp:59]   --->   Operation 74 'load' 'g_3_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%g_4_load = load i32 %g_4" [winograd.cpp:60]   --->   Operation 75 'load' 'g_4_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%g_5_load = load i32 %g_5" [winograd.cpp:60]   --->   Operation 76 'load' 'g_5_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%g_6_load = load i32 %g_6" [winograd.cpp:59]   --->   Operation 77 'load' 'g_6_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%g_7_load = load i32 %g_7" [winograd.cpp:60]   --->   Operation 78 'load' 'g_7_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%g_8_load = load i32 %g_8" [winograd.cpp:60]   --->   Operation 79 'load' 'g_8_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_load_out, i32 %g_load" [winograd.cpp:59]   --->   Operation 80 'write' 'write_ln59' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_1_load_out, i32 %g_1_load" [winograd.cpp:60]   --->   Operation 81 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_2_load_out, i32 %g_2_load" [winograd.cpp:60]   --->   Operation 82 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_3_load_out, i32 %g_3_load" [winograd.cpp:59]   --->   Operation 83 'write' 'write_ln59' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_4_load_out, i32 %g_4_load" [winograd.cpp:60]   --->   Operation 84 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_5_load_out, i32 %g_5_load" [winograd.cpp:60]   --->   Operation 85 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_6_load_out, i32 %g_6_load" [winograd.cpp:59]   --->   Operation 86 'write' 'write_ln59' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_7_load_out, i32 %g_7_load" [winograd.cpp:60]   --->   Operation 87 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %g_8_load_out, i32 %g_8_load" [winograd.cpp:60]   --->   Operation 88 'write' 'write_ln60' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.63ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.63>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln34_cast" [winograd.cpp:34]   --->   Operation 47 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [winograd.cpp:34]   --->   Operation 48 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [winograd.cpp:35]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [winograd.cpp:34]   --->   Operation 50 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [winograd.cpp:40]   --->   Operation 51 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%g_9 = bitcast i32 %gmem_addr_read" [winograd.cpp:40]   --->   Operation 52 'bitcast' 'g_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_8" [winograd.cpp:40]   --->   Operation 53 'store' 'store_ln40' <Predicate = (j_1 == 2 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_2.exit" [winograd.cpp:40]   --->   Operation 54 'br' 'br_ln40' <Predicate = (j_1 == 2 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_7" [winograd.cpp:40]   --->   Operation 55 'store' 'store_ln40' <Predicate = (j_1 == 2 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_2.exit" [winograd.cpp:40]   --->   Operation 56 'br' 'br_ln40' <Predicate = (j_1 == 2 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_6" [winograd.cpp:40]   --->   Operation 57 'store' 'store_ln40' <Predicate = (j_1 == 2 & i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_2.exit" [winograd.cpp:40]   --->   Operation 58 'br' 'br_ln40' <Predicate = (j_1 == 2 & i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_5" [winograd.cpp:40]   --->   Operation 59 'store' 'store_ln40' <Predicate = (j_1 == 1 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_1.exit" [winograd.cpp:40]   --->   Operation 60 'br' 'br_ln40' <Predicate = (j_1 == 1 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_4" [winograd.cpp:40]   --->   Operation 61 'store' 'store_ln40' <Predicate = (j_1 == 1 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_1.exit" [winograd.cpp:40]   --->   Operation 62 'br' 'br_ln40' <Predicate = (j_1 == 1 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_3" [winograd.cpp:40]   --->   Operation 63 'store' 'store_ln40' <Predicate = (j_1 == 1 & i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_1.exit" [winograd.cpp:40]   --->   Operation 64 'br' 'br_ln40' <Predicate = (j_1 == 1 & i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_2" [winograd.cpp:40]   --->   Operation 65 'store' 'store_ln40' <Predicate = (j_1 == 0 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_0.exit" [winograd.cpp:40]   --->   Operation 66 'br' 'br_ln40' <Predicate = (j_1 == 0 & i_1 == 2)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g_1" [winograd.cpp:40]   --->   Operation 67 'store' 'store_ln40' <Predicate = (j_1 == 0 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_0.exit" [winograd.cpp:40]   --->   Operation 68 'br' 'br_ln40' <Predicate = (j_1 == 0 & i_1 == 1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln40 = store i32 %g_9, i32 %g" [winograd.cpp:40]   --->   Operation 69 'store' 'store_ln40' <Predicate = (j_1 == 0 & i_1 == 0)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx570_0.exit" [winograd.cpp:40]   --->   Operation 70 'br' 'br_ln40' <Predicate = (j_1 == 0 & i_1 == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.636ns
The critical path consists of the following:
	'alloca' operation 4 bit ('itr', winograd.cpp:34) [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln34', winograd.cpp:34) of constant 0 on local variable 'itr', winograd.cpp:34 [27]  (0.636 ns)

 <State 2>: 4.693ns
The critical path consists of the following:
	'load' operation 32 bit ('j_load', winograd.cpp:36) on local variable 'j', winograd.cpp:34 [38]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln36', winograd.cpp:36) [44]  (1.784 ns)
	'select' operation 32 bit ('j', winograd.cpp:36) [46]  (0.489 ns)
	'add' operation 32 bit ('j', winograd.cpp:34) [91]  (1.784 ns)
	'store' operation 0 bit ('store_ln34', winograd.cpp:34) of variable 'j', winograd.cpp:34 on local variable 'j', winograd.cpp:34 [94]  (0.636 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', winograd.cpp:34) [40]  (0.000 ns)
	bus read operation ('gmem_addr_read', winograd.cpp:40) on port 'gmem' (winograd.cpp:40) [48]  (7.300 ns)
	'store' operation 0 bit ('store_ln40', winograd.cpp:40) of variable 'g', winograd.cpp:40 on local variable 'g', winograd.cpp:13 [83]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
