// Seed: 4179028407
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wand id_2
    , id_6,
    output logic id_3,
    output supply0 id_4
);
  always @(posedge id_0) begin : LABEL_0
    id_3 = -1;
  end
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    output logic id_2,
    input tri id_3,
    output wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    output uwire id_8,
    output supply0 id_9,
    output wor id_10,
    output supply0 id_11,
    input supply0 id_12,
    output wor id_13,
    input supply0 id_14,
    input tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input wand id_18,
    input tri1 id_19,
    output tri0 id_20,
    output tri id_21,
    input tri id_22,
    output logic id_23,
    output logic id_24,
    output supply0 id_25
);
  always @(posedge -1 > id_14)
    case (id_17)
      id_17: begin : LABEL_0
        id_23 <= -1;
      end
      id_5: id_24 = -1'h0;
      -1: id_0 <= "";
      default: id_2 = -1;
    endcase
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_24,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
