b'commit 9baa34ce3b771fc399d8cf85c018620090cb93fc
Author: Santosh Pallanti <santos.pallanti.jv.ext@valeo.com>
Date:   Fri Mar 11 21:27:12 2022 +0530

    $100kW-54008$ - [SW] Sporadic behaviour of Resolver VADC and DSADC DMA Signal Timestamps
    
    Change-Id: If7e80c9fa961bad9a262833f6e437e9eb746cf03

diff --git a/src/fw_cu/Components/Cmn/Shared/MemMap/include/SftyNextGen_MemMap.h b/src/fw_cu/Components/Cmn/Shared/MemMap/include/SftyNextGen_MemMap.h
index 7b633eee3..290c03b31 100644
--- a/src/fw_cu/Components/Cmn/Shared/MemMap/include/SftyNextGen_MemMap.h
+++ b/src/fw_cu/Components/Cmn/Shared/MemMap/include/SftyNextGen_MemMap.h
@@ -4544,6 +4544,16 @@
    #define SFTY_ASIL_C_STOP_SEC_CODE_SLOW
    #include "BasicNextGen_MemMap.h"
 
+#elif (defined SFTYRSLVRCALCN_START_SEC_VAR_AREA_CMN_FAST_CLEARED)
+   #undef SFTYRSLVRCALCN_START_SEC_VAR_AREA_CMN_FAST_CLEARED
+   #define SFTY_ASIL_C_START_SEC_VAR_FAST_CLEARED
+   #include "BasicNextGen_MemMap.h"
+
+#elif (defined SFTYRSLVRCALCN_STOP_SEC_VAR_AREA_CMN_FAST_CLEARED)
+   #undef SFTYRSLVRCALCN_STOP_SEC_VAR_AREA_CMN_FAST_CLEARED
+   #define SFTY_ASIL_C_STOP_SEC_VAR_FAST_CLEARED
+   #include "BasicNextGen_MemMap.h"
+
 /* SftyShutoffPahTst ***************************************************************** */
 
 
Submodule src/fw_cu/Components/Safety/Sfty_Inv/SftyRslvrCompst 48c71e45a..7d13f87a5:
  > $100kW-54705$ - [SW] Sporadic behaviour of Resolver VADC and DSADC DMA Signal Timestamps
  > $100kW-51899$ - Remove Combined Error Logic from SftyRslvrEvln SSW Module
diff --git a/src/fw_cu/build/a2l/Measurements-to-Timeslices-Mapping.csv b/src/fw_cu/build/a2l/Measurements-to-Timeslices-Mapping.csv
index 7048ca9fb..70c4515b7 100644
--- a/src/fw_cu/build/a2l/Measurements-to-Timeslices-Mapping.csv
+++ b/src/fw_cu/build/a2l/Measurements-to-Timeslices-Mapping.csv
@@ -4976,9 +4976,9 @@ SftyPwrSplyEvlnHvP16Prsnt,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrCalcnAcICsTime,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrCalcnDsadcRslvrTime,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrCalcnExtrpnTiDelta,Core_1,Core_1_200us,0.2,,,SSW
-SftyRslvrCalcnRslvrPrevCsTiStamp,Core_1,Core_1_200us,0.2,,,SSW
-SftyRslvrCalcnDmaCsTiStampVldyFlg,Core_1,Core_1_200us,0.2,,,SSW
+SftyRslvrCalcnRslvrCsTiStamp,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrDmaDsadcCos,Core_1,Core_1_200us,0.2,,,SSW
+SftyRslvrDmaDsadcDataSyncVld,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrDmaDsadcSin,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrDmaDsadcTiStamp,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrDmaDsadcVldFlg,Core_1,Core_1_200us,0.2,,,SSW
@@ -4991,7 +4991,10 @@ SftyRslvrDmaPrevVadcSinN,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrDmaPrevVadcSinP,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrDmaVadcCosN,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrDmaVadcCosP,Core_1,Core_1_200us,0.2,,,SSW
+SftyRslvrDmaVadcDataSyncVld,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrDmaVadcExctAmp,Core_1,Core_1_200us,0.2,,,SSW
+SftyRslvrDmaVadcNDataSyncVld,Core_1,Core_1_200us,0.2,,,SSW
+SftyRslvrDmaVadcPDataSyncVld,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrDmaVadcSinN,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrDmaVadcSinP,Core_1,Core_1_200us,0.2,,,SSW
 SftyRslvrDmaVadcTiStamp,Core_1,Core_1_200us,0.2,,,SSW
'
