

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Wed Feb 24 12:37:22 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _PORTDbits	set	3971
    49  0000                     _TRISD	set	3989
    50  0000                     _LATD	set	3980
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  007FB4                     __pcinit:
    56                           	callstack 0
    57  007FB4                     start_initialization:
    58                           	callstack 0
    59  007FB4                     __initialization:
    60                           	callstack 0
    61  007FB4                     end_of_initialization:
    62                           	callstack 0
    63  007FB4                     __end_of__initialization:
    64                           	callstack 0
    65  007FB4  0100               	movlb	0
    66  007FB6  EFE2  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000001                     ??_main:
    72                           
    73                           ; 1 bytes @ 0x0
    74  000001                     	ds	2
    75                           
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 18 in file "newmain.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, cstack
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          2       0       0       0       0       0       0       0       0
    98 ;;      Totals:         2       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        2 bytes
   100 ;; Hardware stack levels required when called:    1
   101 ;; This function calls:
   102 ;;		_InitPort
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109  007FC4                     __ptext0:
   110                           	callstack 0
   111  007FC4                     _main:
   112                           	callstack 30
   113  007FC4                     
   114                           ;newmain.c: 20:     InitPort();
   115  007FC4  ECDD  F03F         	call	_InitPort	;wreg free
   116  007FC8                     l699:
   117                           
   118                           ;newmain.c: 22:     {;newmain.c: 23:         PORTDbits.RD1=1;
   119  007FC8  8283               	bsf	131,1,c	;volatile
   120  007FCA                     
   121                           ;newmain.c: 24:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   122  007FCA  0E06               	movlw	6
   123  007FCC  6E02               	movwf	(??_main+1)^0,c
   124  007FCE  0E13               	movlw	19
   125  007FD0  6E01               	movwf	??_main^0,c
   126  007FD2  0EAE               	movlw	174
   127  007FD4                     u17:
   128  007FD4  2EE8               	decfsz	wreg,f,c
   129  007FD6  D7FE               	bra	u17
   130  007FD8  2E01               	decfsz	??_main^0,f,c
   131  007FDA  D7FC               	bra	u17
   132  007FDC  2E02               	decfsz	(??_main+1)^0,f,c
   133  007FDE  D7FA               	bra	u17
   134  007FE0                     
   135                           ;newmain.c: 25:         PORTDbits.RD1=0;
   136  007FE0  9283               	bcf	131,1,c	;volatile
   137  007FE2                     
   138                           ;newmain.c: 26:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   139  007FE2  0E06               	movlw	6
   140  007FE4  6E02               	movwf	(??_main+1)^0,c
   141  007FE6  0E13               	movlw	19
   142  007FE8  6E01               	movwf	??_main^0,c
   143  007FEA  0EAE               	movlw	174
   144  007FEC                     u27:
   145  007FEC  2EE8               	decfsz	wreg,f,c
   146  007FEE  D7FE               	bra	u27
   147  007FF0  2E01               	decfsz	??_main^0,f,c
   148  007FF2  D7FC               	bra	u27
   149  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   150  007FF6  D7FA               	bra	u27
   151  007FF8  EFE4  F03F         	goto	l699
   152  007FFC  EF00  F000         	goto	start
   153  008000                     __end_of_main:
   154                           	callstack 0
   155                           
   156 ;; *************** function _InitPort *****************
   157 ;; Defined at:
   158 ;;		line 11 in file "newmain.c"
   159 ;; Parameters:    Size  Location     Type
   160 ;;		None
   161 ;; Auto vars:     Size  Location     Type
   162 ;;		None
   163 ;; Return value:  Size  Location     Type
   164 ;;                  1    wreg      void 
   165 ;; Registers used:
   166 ;;		wreg, status,2
   167 ;; Tracked objects:
   168 ;;		On entry : 0/0
   169 ;;		On exit  : 0/0
   170 ;;		Unchanged: 0/0
   171 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   172 ;;      Params:         0       0       0       0       0       0       0       0       0
   173 ;;      Locals:         0       0       0       0       0       0       0       0       0
   174 ;;      Temps:          0       0       0       0       0       0       0       0       0
   175 ;;      Totals:         0       0       0       0       0       0       0       0       0
   176 ;;Total ram usage:        0 bytes
   177 ;; Hardware stack levels used:    1
   178 ;; This function calls:
   179 ;;		Nothing
   180 ;; This function is called by:
   181 ;;		_main
   182 ;; This function uses a non-reentrant model
   183 ;;
   184                           
   185                           	psect	text1
   186  007FBA                     __ptext1:
   187                           	callstack 0
   188  007FBA                     _InitPort:
   189                           	callstack 30
   190  007FBA                     
   191                           ;newmain.c: 13:     LATD=0;
   192  007FBA  0E00               	movlw	0
   193  007FBC  6E8C               	movwf	140,c	;volatile
   194                           
   195                           ;newmain.c: 15:     TRISD=0;
   196  007FBE  0E00               	movlw	0
   197  007FC0  6E95               	movwf	149,c	;volatile
   198  007FC2  0012               	return		;funcret
   199  007FC4                     __end_of_InitPort:
   200                           	callstack 0
   201  0000                     
   202                           	psect	rparam
   203  0000                     
   204                           	psect	idloc
   205                           
   206                           ;Config register IDLOC0 @ 0x200000
   207                           ;	unspecified, using default values
   208  200000                     	org	2097152
   209  200000  FF                 	db	255
   210                           
   211                           ;Config register IDLOC1 @ 0x200001
   212                           ;	unspecified, using default values
   213  200001                     	org	2097153
   214  200001  FF                 	db	255
   215                           
   216                           ;Config register IDLOC2 @ 0x200002
   217                           ;	unspecified, using default values
   218  200002                     	org	2097154
   219  200002  FF                 	db	255
   220                           
   221                           ;Config register IDLOC3 @ 0x200003
   222                           ;	unspecified, using default values
   223  200003                     	org	2097155
   224  200003  FF                 	db	255
   225                           
   226                           ;Config register IDLOC4 @ 0x200004
   227                           ;	unspecified, using default values
   228  200004                     	org	2097156
   229  200004  FF                 	db	255
   230                           
   231                           ;Config register IDLOC5 @ 0x200005
   232                           ;	unspecified, using default values
   233  200005                     	org	2097157
   234  200005  FF                 	db	255
   235                           
   236                           ;Config register IDLOC6 @ 0x200006
   237                           ;	unspecified, using default values
   238  200006                     	org	2097158
   239  200006  FF                 	db	255
   240                           
   241                           ;Config register IDLOC7 @ 0x200007
   242                           ;	unspecified, using default values
   243  200007                     	org	2097159
   244  200007  FF                 	db	255
   245                           
   246                           	psect	config
   247                           
   248                           ;Config register CONFIG1L @ 0x300000
   249                           ;	PLL Prescaler Selection bits
   250                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   251                           ;	System Clock Postscaler Selection bits
   252                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   253                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   254                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   255  300000                     	org	3145728
   256  300000  00                 	db	0
   257                           
   258                           ;Config register CONFIG1H @ 0x300001
   259                           ;	Oscillator Selection bits
   260                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   261                           ;	Fail-Safe Clock Monitor Enable bit
   262                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   263                           ;	Internal/External Oscillator Switchover bit
   264                           ;	IESO = OFF, Oscillator Switchover mode disabled
   265  300001                     	org	3145729
   266  300001  05                 	db	5
   267                           
   268                           ;Config register CONFIG2L @ 0x300002
   269                           ;	Power-up Timer Enable bit
   270                           ;	PWRT = ON, PWRT enabled
   271                           ;	Brown-out Reset Enable bits
   272                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   273                           ;	Brown-out Reset Voltage bits
   274                           ;	BORV = 3, Minimum setting 2.05V
   275                           ;	USB Voltage Regulator Enable bit
   276                           ;	VREGEN = OFF, USB voltage regulator disabled
   277  300002                     	org	3145730
   278  300002  18                 	db	24
   279                           
   280                           ;Config register CONFIG2H @ 0x300003
   281                           ;	Watchdog Timer Enable bit
   282                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   283                           ;	Watchdog Timer Postscale Select bits
   284                           ;	WDTPS = 32768, 1:32768
   285  300003                     	org	3145731
   286  300003  1E                 	db	30
   287                           
   288                           ; Padding undefined space
   289  300004                     	org	3145732
   290  300004  FF                 	db	255
   291                           
   292                           ;Config register CONFIG3H @ 0x300005
   293                           ;	CCP2 MUX bit
   294                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   295                           ;	PORTB A/D Enable bit
   296                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   297                           ;	Low-Power Timer 1 Oscillator Enable bit
   298                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   299                           ;	MCLR Pin Enable bit
   300                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   301  300005                     	org	3145733
   302  300005  83                 	db	131
   303                           
   304                           ;Config register CONFIG4L @ 0x300006
   305                           ;	Stack Full/Underflow Reset Enable bit
   306                           ;	STVREN = ON, Stack full/underflow will cause Reset
   307                           ;	Single-Supply ICSP Enable bit
   308                           ;	LVP = ON, Single-Supply ICSP enabled
   309                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   310                           ;	ICPRT = OFF, ICPORT disabled
   311                           ;	Extended Instruction Set Enable bit
   312                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   313                           ;	Background Debugger Enable bit
   314                           ;	DEBUG = 0x1, unprogrammed default
   315  300006                     	org	3145734
   316  300006  85                 	db	133
   317                           
   318                           ; Padding undefined space
   319  300007                     	org	3145735
   320  300007  FF                 	db	255
   321                           
   322                           ;Config register CONFIG5L @ 0x300008
   323                           ;	Code Protection bit
   324                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   325                           ;	Code Protection bit
   326                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   327                           ;	Code Protection bit
   328                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   329                           ;	Code Protection bit
   330                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   331  300008                     	org	3145736
   332  300008  0F                 	db	15
   333                           
   334                           ;Config register CONFIG5H @ 0x300009
   335                           ;	Boot Block Code Protection bit
   336                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   337                           ;	Data EEPROM Code Protection bit
   338                           ;	CPD = OFF, Data EEPROM is not code-protected
   339  300009                     	org	3145737
   340  300009  C0                 	db	192
   341                           
   342                           ;Config register CONFIG6L @ 0x30000A
   343                           ;	Write Protection bit
   344                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   345                           ;	Write Protection bit
   346                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   347                           ;	Write Protection bit
   348                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   349                           ;	Write Protection bit
   350                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   351  30000A                     	org	3145738
   352  30000A  0F                 	db	15
   353                           
   354                           ;Config register CONFIG6H @ 0x30000B
   355                           ;	Configuration Register Write Protection bit
   356                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   357                           ;	Boot Block Write Protection bit
   358                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   359                           ;	Data EEPROM Write Protection bit
   360                           ;	WRTD = OFF, Data EEPROM is not write-protected
   361  30000B                     	org	3145739
   362  30000B  E0                 	db	224
   363                           
   364                           ;Config register CONFIG7L @ 0x30000C
   365                           ;	Table Read Protection bit
   366                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   367                           ;	Table Read Protection bit
   368                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   369                           ;	Table Read Protection bit
   370                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   371                           ;	Table Read Protection bit
   372                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   373  30000C                     	org	3145740
   374  30000C  0F                 	db	15
   375                           
   376                           ;Config register CONFIG7H @ 0x30000D
   377                           ;	Boot Block Table Read Protection bit
   378                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   379  30000D                     	org	3145741
   380  30000D  40                 	db	64
   381                           tosu	equ	0xFFF
   382                           tosh	equ	0xFFE
   383                           tosl	equ	0xFFD
   384                           stkptr	equ	0xFFC
   385                           pclatu	equ	0xFFB
   386                           pclath	equ	0xFFA
   387                           pcl	equ	0xFF9
   388                           tblptru	equ	0xFF8
   389                           tblptrh	equ	0xFF7
   390                           tblptrl	equ	0xFF6
   391                           tablat	equ	0xFF5
   392                           prodh	equ	0xFF4
   393                           prodl	equ	0xFF3
   394                           indf0	equ	0xFEF
   395                           postinc0	equ	0xFEE
   396                           postdec0	equ	0xFED
   397                           preinc0	equ	0xFEC
   398                           plusw0	equ	0xFEB
   399                           fsr0h	equ	0xFEA
   400                           fsr0l	equ	0xFE9
   401                           wreg	equ	0xFE8
   402                           indf1	equ	0xFE7
   403                           postinc1	equ	0xFE6
   404                           postdec1	equ	0xFE5
   405                           preinc1	equ	0xFE4
   406                           plusw1	equ	0xFE3
   407                           fsr1h	equ	0xFE2
   408                           fsr1l	equ	0xFE1
   409                           bsr	equ	0xFE0
   410                           indf2	equ	0xFDF
   411                           postinc2	equ	0xFDE
   412                           postdec2	equ	0xFDD
   413                           preinc2	equ	0xFDC
   414                           plusw2	equ	0xFDB
   415                           fsr2h	equ	0xFDA
   416                           fsr2l	equ	0xFD9
   417                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                           _InitPort
 ---------------------------------------------------------------------------------
 (1) _InitPort                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _InitPort

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Wed Feb 24 12:37:22 2021

                     l11 7FC2                       u17 7FD4                       u27 7FEC  
                    l701 7FCA                      l703 7FE0                      l705 7FE2  
                    l695 7FBA                      l697 7FC4                      l699 7FC8  
                    wreg 000FE8                     _LATD 000F8C                     _main 7FC4  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISD 000F95          __initialization 7FB4             __end_of_main 8000  
       __end_of_InitPort 7FC4                   ??_main 0001            __activetblptr 000000  
             __accesstop 0060  __end_of__initialization 7FB4            ___rparam_used 000001  
         __pcstackCOMRAM 0001                ?_InitPort 0001               ??_InitPort 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FB4  
                __ramtop 0800                  __ptext0 7FC4                  __ptext1 7FBA  
   end_of_initialization 7FB4                _PORTDbits 000F83      start_initialization 7FB4  
      __size_of_InitPort 000A                 _InitPort 7FBA                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 003C  
