/*
 * SPDX-License-Identifier: Apache-2.0
 *
 * Copyright (c) 2022 Talpa Chen
 */

#include <arm/armv7-m.dtsi>
#include <mem.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4f";
			reg = <0>;
		};

		cpu1: cpu@1 {
			compatible = "arm,cortex-m4f";
			reg = <1>;
		};
	};

	soc {
		sram0: memory@100000 {
			compatible = "mmio-sram";
			reg = <0x00100000 DT_SIZE_K(960)>;
		};

		gpioa: gpio@40504000 {
			compatible = "aicsemi,aic8800x-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			reg = <0x40504000 DT_SIZE_K(4)>;
			interrupts = <65 0>;
		};

		gpiob: gpio@50011000 {
			compatible = "aicsemi,aic8800x-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			reg = <0x50011000 DT_SIZE_K(4)>;
		};

		uart0: uart@40041000 {
			compatible = "aicsemi,aic8800x-uart";
			reg = <0x40041000 DT_SIZE_K(4)>;
			interrupts = <16 0>;
		};

		uart1: uart@40042000 {
			compatible = "aicsemi,aic8800x-uart";
			reg = <0x40042000 DT_SIZE_K(4)>;
			interrupts = <17 0>;
		};

		uart2: uart@40043000 {
			compatible = "aicsemi,aic8800x-uart";
			reg = <0x40043000 DT_SIZE_K(4)>;
			interrupts = <18 0>;
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <6>;
};
