# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name phi_mul \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_phi_mul \
    op interface \
    ports { phi_mul { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name len \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_len \
    op interface \
    ports { len { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name dec \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec \
    op interface \
    ports { dec { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name dec_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_1 \
    op interface \
    ports { dec_1 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name dec_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_2 \
    op interface \
    ports { dec_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name dec_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_3 \
    op interface \
    ports { dec_3 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name dec_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_4 \
    op interface \
    ports { dec_4 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name dec_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_5 \
    op interface \
    ports { dec_5 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name dec_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_6 \
    op interface \
    ports { dec_6 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name dec_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_7 \
    op interface \
    ports { dec_7 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name dec_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_8 \
    op interface \
    ports { dec_8 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name dec_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_9 \
    op interface \
    ports { dec_9 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name dec_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_10 \
    op interface \
    ports { dec_10 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name dec_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_11 \
    op interface \
    ports { dec_11 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name dec_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_12 \
    op interface \
    ports { dec_12 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name dec_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_13 \
    op interface \
    ports { dec_13 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name dec_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_14 \
    op interface \
    ports { dec_14 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name dec_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_15 \
    op interface \
    ports { dec_15 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name dec_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_16 \
    op interface \
    ports { dec_16 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name dec_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_17 \
    op interface \
    ports { dec_17 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name dec_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_18 \
    op interface \
    ports { dec_18 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name dec_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_19 \
    op interface \
    ports { dec_19 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name dec_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_20 \
    op interface \
    ports { dec_20 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name dec_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_21 \
    op interface \
    ports { dec_21 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name dec_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_22 \
    op interface \
    ports { dec_22 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name dec_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_23 \
    op interface \
    ports { dec_23 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name dec_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_24 \
    op interface \
    ports { dec_24 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name dec_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_25 \
    op interface \
    ports { dec_25 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name dec_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_26 \
    op interface \
    ports { dec_26 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name dec_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_27 \
    op interface \
    ports { dec_27 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name dec_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_28 \
    op interface \
    ports { dec_28 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name dec_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_29 \
    op interface \
    ports { dec_29 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name dec_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_30 \
    op interface \
    ports { dec_30 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name dec_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_31 \
    op interface \
    ports { dec_31 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 360 \
    name dec_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_32 \
    op interface \
    ports { dec_32 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 361 \
    name dec_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_33 \
    op interface \
    ports { dec_33 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 362 \
    name dec_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_34 \
    op interface \
    ports { dec_34 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 363 \
    name dec_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_35 \
    op interface \
    ports { dec_35 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 364 \
    name dec_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_36 \
    op interface \
    ports { dec_36 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 365 \
    name dec_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_37 \
    op interface \
    ports { dec_37 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 366 \
    name dec_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_38 \
    op interface \
    ports { dec_38 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 367 \
    name dec_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_39 \
    op interface \
    ports { dec_39 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 368 \
    name dec_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_40 \
    op interface \
    ports { dec_40 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 369 \
    name dec_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_41 \
    op interface \
    ports { dec_41 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 370 \
    name dec_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_42 \
    op interface \
    ports { dec_42 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 371 \
    name dec_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_43 \
    op interface \
    ports { dec_43 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 372 \
    name dec_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_44 \
    op interface \
    ports { dec_44 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 373 \
    name dec_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_45 \
    op interface \
    ports { dec_45 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 374 \
    name dec_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_46 \
    op interface \
    ports { dec_46 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 375 \
    name dec_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_47 \
    op interface \
    ports { dec_47 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 376 \
    name dec_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_48 \
    op interface \
    ports { dec_48 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name dec_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_49 \
    op interface \
    ports { dec_49 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name dec_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_50 \
    op interface \
    ports { dec_50 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name dec_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_51 \
    op interface \
    ports { dec_51 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name dec_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_52 \
    op interface \
    ports { dec_52 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name dec_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_53 \
    op interface \
    ports { dec_53 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name dec_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_54 \
    op interface \
    ports { dec_54 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name dec_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_55 \
    op interface \
    ports { dec_55 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name dec_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_56 \
    op interface \
    ports { dec_56 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name dec_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_57 \
    op interface \
    ports { dec_57 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name dec_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_58 \
    op interface \
    ports { dec_58 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name dec_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_59 \
    op interface \
    ports { dec_59 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name dec_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_60 \
    op interface \
    ports { dec_60 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name dec_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_61 \
    op interface \
    ports { dec_61 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name dec_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_62 \
    op interface \
    ports { dec_62 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name dec_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_63 \
    op interface \
    ports { dec_63 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name dec_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_64 \
    op interface \
    ports { dec_64 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name dec_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_65 \
    op interface \
    ports { dec_65 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name dec_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_66 \
    op interface \
    ports { dec_66 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name dec_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_67 \
    op interface \
    ports { dec_67 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name dec_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_68 \
    op interface \
    ports { dec_68 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name dec_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_69 \
    op interface \
    ports { dec_69 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name dec_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_70 \
    op interface \
    ports { dec_70 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name dec_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_71 \
    op interface \
    ports { dec_71 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name dec_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_72 \
    op interface \
    ports { dec_72 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name dec_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_73 \
    op interface \
    ports { dec_73 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name dec_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_74 \
    op interface \
    ports { dec_74 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name dec_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_75 \
    op interface \
    ports { dec_75 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name dec_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_76 \
    op interface \
    ports { dec_76 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name dec_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_77 \
    op interface \
    ports { dec_77 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name dec_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_78 \
    op interface \
    ports { dec_78 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name dec_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_79 \
    op interface \
    ports { dec_79 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name dec_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_80 \
    op interface \
    ports { dec_80 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name dec_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_81 \
    op interface \
    ports { dec_81 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name dec_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_82 \
    op interface \
    ports { dec_82 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name dec_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_83 \
    op interface \
    ports { dec_83 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name dec_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_84 \
    op interface \
    ports { dec_84 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name dec_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_85 \
    op interface \
    ports { dec_85 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name dec_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_86 \
    op interface \
    ports { dec_86 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name dec_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_87 \
    op interface \
    ports { dec_87 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name dec_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_88 \
    op interface \
    ports { dec_88 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name dec_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_89 \
    op interface \
    ports { dec_89 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name dec_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_90 \
    op interface \
    ports { dec_90 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name dec_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_91 \
    op interface \
    ports { dec_91 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name dec_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_92 \
    op interface \
    ports { dec_92 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name dec_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_93 \
    op interface \
    ports { dec_93 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name dec_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_94 \
    op interface \
    ports { dec_94 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name dec_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_95 \
    op interface \
    ports { dec_95 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name dec_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_96 \
    op interface \
    ports { dec_96 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name dec_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_97 \
    op interface \
    ports { dec_97 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name dec_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_98 \
    op interface \
    ports { dec_98 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name dec_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_99 \
    op interface \
    ports { dec_99 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name dec_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_100 \
    op interface \
    ports { dec_100 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name dec_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_101 \
    op interface \
    ports { dec_101 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name dec_102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_102 \
    op interface \
    ports { dec_102 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name dec_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_103 \
    op interface \
    ports { dec_103 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name dec_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_104 \
    op interface \
    ports { dec_104 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name dec_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_105 \
    op interface \
    ports { dec_105 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name dec_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_106 \
    op interface \
    ports { dec_106 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name dec_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_107 \
    op interface \
    ports { dec_107 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name dec_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_108 \
    op interface \
    ports { dec_108 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name dec_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_109 \
    op interface \
    ports { dec_109 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name dec_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_110 \
    op interface \
    ports { dec_110 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name dec_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_111 \
    op interface \
    ports { dec_111 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name dec_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_112 \
    op interface \
    ports { dec_112 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name dec_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_113 \
    op interface \
    ports { dec_113 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name dec_114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_114 \
    op interface \
    ports { dec_114 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name dec_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_115 \
    op interface \
    ports { dec_115 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name dec_116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_116 \
    op interface \
    ports { dec_116 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name dec_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_117 \
    op interface \
    ports { dec_117 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name dec_118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_118 \
    op interface \
    ports { dec_118 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name dec_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_119 \
    op interface \
    ports { dec_119 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name dec_120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_120 \
    op interface \
    ports { dec_120 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name dec_121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_121 \
    op interface \
    ports { dec_121 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name dec_122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_122 \
    op interface \
    ports { dec_122 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name dec_123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_123 \
    op interface \
    ports { dec_123 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name dec_124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_124 \
    op interface \
    ports { dec_124 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name dec_125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_125 \
    op interface \
    ports { dec_125 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name dec_126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_126 \
    op interface \
    ports { dec_126 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name dec_127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_127 \
    op interface \
    ports { dec_127 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name dec_128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_128 \
    op interface \
    ports { dec_128 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name dec_129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_129 \
    op interface \
    ports { dec_129 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name dec_130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_130 \
    op interface \
    ports { dec_130 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name dec_131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_131 \
    op interface \
    ports { dec_131 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name dec_132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_132 \
    op interface \
    ports { dec_132 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name dec_133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_133 \
    op interface \
    ports { dec_133 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name dec_134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_134 \
    op interface \
    ports { dec_134 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name dec_135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_135 \
    op interface \
    ports { dec_135 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name dec_136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_136 \
    op interface \
    ports { dec_136 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name dec_137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_137 \
    op interface \
    ports { dec_137 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name dec_138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_138 \
    op interface \
    ports { dec_138 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name dec_139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_139 \
    op interface \
    ports { dec_139 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name dec_140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_140 \
    op interface \
    ports { dec_140 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name dec_141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_141 \
    op interface \
    ports { dec_141 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name dec_142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_142 \
    op interface \
    ports { dec_142 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name dec_143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_143 \
    op interface \
    ports { dec_143 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name dec_144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_144 \
    op interface \
    ports { dec_144 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name dec_145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_145 \
    op interface \
    ports { dec_145 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name dec_146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_146 \
    op interface \
    ports { dec_146 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 475 \
    name dec_147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_147 \
    op interface \
    ports { dec_147 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 476 \
    name dec_148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_148 \
    op interface \
    ports { dec_148 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 477 \
    name dec_149 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_149 \
    op interface \
    ports { dec_149 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 478 \
    name dec_150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_150 \
    op interface \
    ports { dec_150 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 479 \
    name dec_151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_151 \
    op interface \
    ports { dec_151 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 480 \
    name dec_152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_152 \
    op interface \
    ports { dec_152 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name dec_153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_153 \
    op interface \
    ports { dec_153 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name dec_154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_154 \
    op interface \
    ports { dec_154 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name dec_155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_155 \
    op interface \
    ports { dec_155 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name dec_156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_156 \
    op interface \
    ports { dec_156 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name dec_157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_157 \
    op interface \
    ports { dec_157 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name dec_158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_158 \
    op interface \
    ports { dec_158 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name dec_159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_159 \
    op interface \
    ports { dec_159 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name dec_160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_160 \
    op interface \
    ports { dec_160 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name dec_161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_161 \
    op interface \
    ports { dec_161 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name dec_162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_162 \
    op interface \
    ports { dec_162 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name dec_163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_163 \
    op interface \
    ports { dec_163 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name dec_164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_164 \
    op interface \
    ports { dec_164 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 493 \
    name dec_165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_165 \
    op interface \
    ports { dec_165 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 494 \
    name dec_166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_166 \
    op interface \
    ports { dec_166 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 495 \
    name dec_167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_167 \
    op interface \
    ports { dec_167 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 496 \
    name dec_168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_168 \
    op interface \
    ports { dec_168 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 497 \
    name dec_169 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_169 \
    op interface \
    ports { dec_169 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 498 \
    name dec_170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_170 \
    op interface \
    ports { dec_170 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 499 \
    name dec_171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_171 \
    op interface \
    ports { dec_171 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 500 \
    name dec_172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_172 \
    op interface \
    ports { dec_172 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 501 \
    name dec_173 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_173 \
    op interface \
    ports { dec_173 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 502 \
    name dec_174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_174 \
    op interface \
    ports { dec_174 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 503 \
    name dec_175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_175 \
    op interface \
    ports { dec_175 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 504 \
    name dec_176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_176 \
    op interface \
    ports { dec_176 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 505 \
    name dec_177 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_177 \
    op interface \
    ports { dec_177 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 506 \
    name dec_178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_178 \
    op interface \
    ports { dec_178 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 507 \
    name dec_179 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_179 \
    op interface \
    ports { dec_179 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 508 \
    name dec_180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_180 \
    op interface \
    ports { dec_180 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 509 \
    name dec_181 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_181 \
    op interface \
    ports { dec_181 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 510 \
    name dec_182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_182 \
    op interface \
    ports { dec_182 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 511 \
    name dec_183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_183 \
    op interface \
    ports { dec_183 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 512 \
    name dec_184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_184 \
    op interface \
    ports { dec_184 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 513 \
    name dec_185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_185 \
    op interface \
    ports { dec_185 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 514 \
    name dec_186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_186 \
    op interface \
    ports { dec_186 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 515 \
    name dec_187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_187 \
    op interface \
    ports { dec_187 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 516 \
    name dec_188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_188 \
    op interface \
    ports { dec_188 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 517 \
    name dec_189 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_189 \
    op interface \
    ports { dec_189 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 518 \
    name dec_190 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_190 \
    op interface \
    ports { dec_190 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 519 \
    name dec_191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_191 \
    op interface \
    ports { dec_191 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 520 \
    name dec_192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_192 \
    op interface \
    ports { dec_192 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 521 \
    name dec_193 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_193 \
    op interface \
    ports { dec_193 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 522 \
    name dec_194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_194 \
    op interface \
    ports { dec_194 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 523 \
    name dec_195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_195 \
    op interface \
    ports { dec_195 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 524 \
    name dec_196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_196 \
    op interface \
    ports { dec_196 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 525 \
    name dec_197 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_197 \
    op interface \
    ports { dec_197 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 526 \
    name dec_198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_198 \
    op interface \
    ports { dec_198 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 527 \
    name dec_199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_199 \
    op interface \
    ports { dec_199 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 528 \
    name dec_200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_200 \
    op interface \
    ports { dec_200 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 529 \
    name dec_201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_201 \
    op interface \
    ports { dec_201 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 530 \
    name dec_202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_202 \
    op interface \
    ports { dec_202 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 531 \
    name dec_203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_203 \
    op interface \
    ports { dec_203 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 532 \
    name dec_204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_204 \
    op interface \
    ports { dec_204 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 533 \
    name dec_205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_205 \
    op interface \
    ports { dec_205 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 534 \
    name dec_206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_206 \
    op interface \
    ports { dec_206 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 535 \
    name dec_207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_207 \
    op interface \
    ports { dec_207 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 536 \
    name dec_208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_208 \
    op interface \
    ports { dec_208 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 537 \
    name dec_209 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_209 \
    op interface \
    ports { dec_209 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 538 \
    name dec_210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_210 \
    op interface \
    ports { dec_210 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 539 \
    name dec_211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_211 \
    op interface \
    ports { dec_211 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 540 \
    name dec_212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_212 \
    op interface \
    ports { dec_212 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 541 \
    name dec_213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_213 \
    op interface \
    ports { dec_213 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 542 \
    name dec_214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_214 \
    op interface \
    ports { dec_214 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 543 \
    name dec_215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_215 \
    op interface \
    ports { dec_215 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 544 \
    name dec_216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_216 \
    op interface \
    ports { dec_216 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 545 \
    name dec_217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_217 \
    op interface \
    ports { dec_217 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 546 \
    name dec_218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_218 \
    op interface \
    ports { dec_218 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 547 \
    name dec_219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_219 \
    op interface \
    ports { dec_219 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 548 \
    name dec_220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_220 \
    op interface \
    ports { dec_220 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 549 \
    name dec_221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_221 \
    op interface \
    ports { dec_221 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 550 \
    name dec_222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_222 \
    op interface \
    ports { dec_222 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 551 \
    name dec_223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_223 \
    op interface \
    ports { dec_223 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 552 \
    name dec_224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_224 \
    op interface \
    ports { dec_224 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 553 \
    name dec_225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_225 \
    op interface \
    ports { dec_225 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 554 \
    name dec_226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_226 \
    op interface \
    ports { dec_226 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 555 \
    name dec_227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_227 \
    op interface \
    ports { dec_227 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 556 \
    name dec_228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_228 \
    op interface \
    ports { dec_228 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 557 \
    name dec_229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_229 \
    op interface \
    ports { dec_229 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 558 \
    name dec_230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_230 \
    op interface \
    ports { dec_230 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 559 \
    name dec_231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_231 \
    op interface \
    ports { dec_231 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 560 \
    name dec_232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_232 \
    op interface \
    ports { dec_232 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 561 \
    name dec_233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_233 \
    op interface \
    ports { dec_233 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 562 \
    name dec_234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_234 \
    op interface \
    ports { dec_234 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 563 \
    name dec_235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_235 \
    op interface \
    ports { dec_235 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 564 \
    name dec_236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_236 \
    op interface \
    ports { dec_236 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 565 \
    name dec_237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_237 \
    op interface \
    ports { dec_237 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 566 \
    name dec_238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_238 \
    op interface \
    ports { dec_238 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 567 \
    name dec_239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_239 \
    op interface \
    ports { dec_239 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 568 \
    name dec_240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_240 \
    op interface \
    ports { dec_240 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 569 \
    name dec_241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_241 \
    op interface \
    ports { dec_241 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 570 \
    name dec_242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_242 \
    op interface \
    ports { dec_242 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 571 \
    name dec_243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_243 \
    op interface \
    ports { dec_243 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 572 \
    name dec_244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_244 \
    op interface \
    ports { dec_244 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 573 \
    name dec_245 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_245 \
    op interface \
    ports { dec_245 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 574 \
    name dec_246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_246 \
    op interface \
    ports { dec_246 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 575 \
    name dec_247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_247 \
    op interface \
    ports { dec_247 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 576 \
    name dec_248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_248 \
    op interface \
    ports { dec_248 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 577 \
    name dec_249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_249 \
    op interface \
    ports { dec_249 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 578 \
    name dec_250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_250 \
    op interface \
    ports { dec_250 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 579 \
    name dec_251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_251 \
    op interface \
    ports { dec_251 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 580 \
    name dec_252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_252 \
    op interface \
    ports { dec_252 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 581 \
    name dec_253 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_253 \
    op interface \
    ports { dec_253 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 582 \
    name dec_254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_254 \
    op interface \
    ports { dec_254 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 583 \
    name dec_255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dec_255 \
    op interface \
    ports { dec_255 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 584 \
    name match_mask_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_match_mask_out \
    op interface \
    ports { match_mask_out { O 214 vector } match_mask_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName krnl_proj_split_flow_control_loop_pipe_sequential_init_U
set CompName krnl_proj_split_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix krnl_proj_split_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


