digraph TopModule {
stylesheet = "styles.css"
rankdir="LR" 

subgraph cluster_TopModule {
  label="TopModule"
  URL=""
  bgcolor="#FFF8DC"
  cluster_TopModule_clock [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="clock" rank="0"]
     
cluster_TopModule_reset [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="reset" rank="0"]
     
cluster_TopModule_io_btn [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_btn" rank="0"]
     
cluster_TopModule_io_sw [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_sw" rank="0"]
     
cluster_TopModule_io_spi_mosi [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_spi_mosi" rank="0"]
     
cluster_TopModule_io_spi_clk [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_spi_clk" rank="0"]
     
cluster_TopModule_io_spi_cs_n [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_spi_cs_n" rank="0"]
     
cluster_TopModule_io_led [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_led" rank="1000"]
     
cluster_TopModule_io_rgbled_0 [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_rgbled_0" rank="1000"]
     
cluster_TopModule_io_rgbled_1 [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_rgbled_1" rank="1000"]
     
cluster_TopModule_io_rgbled_2 [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_rgbled_2" rank="1000"]
     
cluster_TopModule_io_rgbled_3 [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_rgbled_3" rank="1000"]
     
cluster_TopModule_io_spi_miso [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_spi_miso" rank="1000"]
     

subgraph cluster_TopModule_VivadoTest {
  label="VivadoTest"
  URL="VivadoTest.dot.svg"
  bgcolor="#ADD8E6"
  cluster_TopModule_VivadoTest_clock [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="clock" rank="0"]
     
cluster_TopModule_VivadoTest_reset [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="reset" rank="0"]
     
cluster_TopModule_VivadoTest_io_btn [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_btn" rank="0"]
     
cluster_TopModule_VivadoTest_io_sw [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_sw" rank="0"]
     
cluster_TopModule_VivadoTest_io_spi_mosi [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_spi_mosi" rank="0"]
     
cluster_TopModule_VivadoTest_io_spi_clk [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_spi_clk" rank="0"]
     
cluster_TopModule_VivadoTest_io_spi_cs_n [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_spi_cs_n" rank="0"]
     
cluster_TopModule_VivadoTest_io_led [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_led" rank="1000"]
     
cluster_TopModule_VivadoTest_io_rgbled_0 [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_rgbled_0" rank="1000"]
     
cluster_TopModule_VivadoTest_io_rgbled_1 [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_rgbled_1" rank="1000"]
     
cluster_TopModule_VivadoTest_io_rgbled_2 [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_rgbled_2" rank="1000"]
     
cluster_TopModule_VivadoTest_io_rgbled_3 [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_rgbled_3" rank="1000"]
     
cluster_TopModule_VivadoTest_io_spi_miso [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_spi_miso" rank="1000"]
     

subgraph cluster_TopModule_VivadoTest_PWM {
  label="PWM"
  URL="PWM.dot.svg"
  bgcolor="#FFB6C1"
  

  
  
  
}
     

subgraph cluster_TopModule_VivadoTest_SPISlave {
  label="SPISlave"
  URL="SPISlave.dot.svg"
  bgcolor="#FFB6C1"
  
subgraph cluster_TopModule_VivadoTest_SPISlave_spi {
  label="spi"
  URL="SPI_Slave.dot.svg"
  bgcolor="#FFF8DC"
  

  
  
  
}
     

  
  
  
}
     

  
  
  
}
     

op_eq_1 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">0</TD>
  </TR>
</TABLE>>];
       

  cluster_TopModule_VivadoTest_io_rgbled_2 -> cluster_TopModule_io_rgbled_2
  cluster_TopModule_io_sw -> cluster_TopModule_VivadoTest_io_sw
  cluster_TopModule_VivadoTest_io_rgbled_1 -> cluster_TopModule_io_rgbled_1
  cluster_TopModule_reset -> op_eq_1:in1
  cluster_TopModule_io_btn -> cluster_TopModule_VivadoTest_io_btn
  cluster_TopModule_io_spi_mosi -> cluster_TopModule_VivadoTest_io_spi_mosi
  cluster_TopModule_VivadoTest_io_led -> cluster_TopModule_io_led
  cluster_TopModule_VivadoTest_io_spi_miso -> cluster_TopModule_io_spi_miso
  cluster_TopModule_clock -> cluster_TopModule_VivadoTest_clock
  cluster_TopModule_VivadoTest_io_rgbled_0 -> cluster_TopModule_io_rgbled_0
  cluster_TopModule_VivadoTest_io_rgbled_3 -> cluster_TopModule_io_rgbled_3
  cluster_TopModule_io_spi_clk -> cluster_TopModule_VivadoTest_io_spi_clk
  cluster_TopModule_io_spi_cs_n -> cluster_TopModule_VivadoTest_io_spi_cs_n
  op_eq_1:out -> cluster_TopModule_VivadoTest_reset
  
  
}
     
}
