[{"DBLP title": "Characterizing and mitigating the impact of process variations on phase change based memory systems.", "DBLP authors": ["Wangyuan Zhang", "Tao Li"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669116", "OA papers": [{"PaperId": "https://openalex.org/W2138436606", "PaperTitle": "Characterizing and mitigating the impact of process variations on phase change based memory systems", "Year": 2009, "CitationCount": 136, "EstimatedCitation": 136, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Wangyuan Zhang", "Tao Li"]}]}, {"DBLP title": "Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling.", "DBLP authors": ["Moinuddin K. Qureshi", "John P. Karidis", "Michele Franceschini", "Vijayalakshmi Srinivasan", "Luis A. Lastras", "B\u00fclent Abali"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669117", "OA papers": [{"PaperId": "https://openalex.org/W2112753327", "PaperTitle": "Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling", "Year": 2009, "CitationCount": 676, "EstimatedCitation": 676, "Affiliations": {"IBM Research \u2013 T.J.Watson Research Center, Yorktown Heights, NY 10598, USA": 6.0}, "Authors": ["Moinuddin K. Qureshi", "John P. Karidis", "Michele M. Franceschini", "Vijayalakshmi Srinivasan", "Luis A. Lastras", "Bulent Abali"]}]}, {"DBLP title": "Characterizing flash memory: anomalies, observations, and applications.", "DBLP authors": ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669118", "OA papers": [{"PaperId": "https://openalex.org/W2155370145", "PaperTitle": "Characterizing flash memory", "Year": 2009, "CitationCount": 394, "EstimatedCitation": 394, "Affiliations": {"University of California, San Diego": 7.0}, "Authors": ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven M. Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"]}]}, {"DBLP title": "Complexity effective memory access scheduling for many-core accelerator architectures.", "DBLP authors": ["George L. Yuan", "Ali Bakhoda", "Tor M. Aamodt"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669119", "OA papers": [{"PaperId": "https://openalex.org/W2107333973", "PaperTitle": "Complexity effective memory access scheduling for many-core accelerator architectures", "Year": 2009, "CitationCount": 103, "EstimatedCitation": 103, "Affiliations": {"University of British Columbia": 3.0}, "Authors": ["George Xian-Zhi Yuan", "Ali Bakhoda", "Tor M. Aamodt"]}]}, {"DBLP title": "Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping.", "DBLP authors": ["Chi-Keung Luk", "Sunpyo Hong", "Hyesoon Kim"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669121", "OA papers": [{"PaperId": "https://openalex.org/W2150476673", "PaperTitle": "Qilin", "Year": 2009, "CitationCount": 456, "EstimatedCitation": 456, "Affiliations": {"Intel (United States)": 1.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Chi-Keung Luk", "Sun-Pyo Hong", "Hyesoon Kim"]}]}, {"DBLP title": "DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage.", "DBLP authors": ["Changhee Jung", "Nathan Clark"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669122", "OA papers": [{"PaperId": "https://openalex.org/W2109547380", "PaperTitle": "DDT", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Changhee Jung", "Nathan Clark"]}]}, {"DBLP title": "Tree register allocation.", "DBLP authors": ["Hongbo Rong"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669123", "OA papers": [{"PaperId": "https://openalex.org/W2107428139", "PaperTitle": "Tree register allocation", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Microsoft (United States)": 1.0}, "Authors": ["Hongbo Rong"]}]}, {"DBLP title": "Portable compiler optimisation across embedded programs and microarchitectures using machine learning.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Grigori Fursin", "Michael F. P. O'Boyle"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669124", "OA papers": [{"PaperId": "https://openalex.org/W2171539112", "PaperTitle": "Portable compiler optimisation across embedded programs and microarchitectures using machine learning", "Year": 2009, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"University of Edinburgh": 4.0, "Inria Saclay - \u00cele-de-France Research Centre": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Christophe Dubach", "Timothy W. Jones", "Edwin V. Bonilla", "Grigori Fursin", "Michael O'Boyle"]}]}, {"DBLP title": "Improving cache lifetime reliability at ultra-low voltages.", "DBLP authors": ["Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Wei Wu", "Shih-Lien Lu"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669126", "OA papers": [{"PaperId": "https://openalex.org/W2136444750", "PaperTitle": "Improving cache lifetime reliability at ultra-low voltages", "Year": 2009, "CitationCount": 146, "EstimatedCitation": 146, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Zeshan A. Chishti", "Alaa R. Alameldeen", "Christopher B. Wilkerson", "Wei Wu", "Shih-Lien Lu"]}]}, {"DBLP title": "ZerehCache: armoring cache architectures in high defect density technologies.", "DBLP authors": ["Amin Ansari", "Shantanu Gupta", "Shuguang Feng", "Scott A. Mahlke"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669127", "OA papers": [{"PaperId": "https://openalex.org/W2099339734", "PaperTitle": "ZerehCache", "Year": 2009, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Amin Ansari", "Shantanu Gupta", "Shuguang Feng", "Scott Mahlke"]}]}, {"DBLP title": "Low Vccmin fault-tolerant cache with highly predictable performance.", "DBLP authors": ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669128", "OA papers": [{"PaperId": "https://openalex.org/W2119306084", "PaperTitle": "Low Vccmin fault-tolerant cache with highly predictable performance", "Year": 2009, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"FC Barcelona": 5.0}, "Authors": ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Antonio Gonz\u00e1lez"]}]}, {"DBLP title": "mSWAT: low-cost hardware fault detection and diagnosis for multicore systems.", "DBLP authors": ["Siva Kumar Sastry Hari", "Man-Lap Li", "Pradeep Ramachandran", "Byn Choi", "Sarita V. Adve"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669129", "OA papers": [{"PaperId": "https://openalex.org/W2148162182", "PaperTitle": "mSWAT", "Year": 2009, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"University of Illinois Urbana-Champaign": 5.0}, "Authors": ["Siva Kumar Sastry Hari", "Man-Lap Li", "Pradeep Ramachandran", "Byn Choi", "Sarita V. Adve"]}]}, {"DBLP title": "BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support.", "DBLP authors": ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669131", "OA papers": [{"PaperId": "https://openalex.org/W2127731413", "PaperTitle": "BulkCompiler", "Year": 2009, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0, "Purdue University System": 3.0, "Intel (United States)": 1.0}, "Authors": ["Wha-Seung Ahn", "S N Qi", "M. Nicolaides", "Josep Torrellas", "J. S. H. Lee", "X. Fang", "Samuel P. Midkiff", "David Wong"]}]}, {"DBLP title": "EazyHTM: eager-lazy hardware transactional memory.", "DBLP authors": ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adri\u00e0 Armejach", "Adri\u00e1n Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669132", "OA papers": [{"PaperId": "https://openalex.org/W2138476373", "PaperTitle": "EazyHTM", "Year": 2009, "CitationCount": 95, "EstimatedCitation": 95, "Affiliations": {"Microsoft Research (India)": 2.0, "Universitat Polit\u00e8cnica de Catalunya": 1.5, "Birla Institute of Technology and Science, Pilani": 0.5, "Microsoft Research (United Kingdom)": 4.0}, "Authors": ["Sasa Tomic", "Cristian Perfumo", "Chinmay Kulkarni", "Adria Armejach", "Adrian Cristal", "Osman Unsal", "Tim Harris", "Mateo Valero"]}]}, {"DBLP title": "Proactive transaction scheduling for contention management.", "DBLP authors": ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669133", "OA papers": [{"PaperId": "https://openalex.org/W2123635616", "PaperTitle": "Proactive transaction scheduling for contention management", "Year": 2009, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Geoffrey A. Blake", "Ronald G. Dreslinski", "Trevor Mudge"]}]}, {"DBLP title": "Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures.", "DBLP authors": ["Alex Shye", "Benjamin Scholbrock", "Gokhan Memik"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669135", "OA papers": [{"PaperId": "https://openalex.org/W2123185187", "PaperTitle": "Into the wild", "Year": 2009, "CitationCount": 310, "EstimatedCitation": 310, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["Alex Shye", "Benjamin Scholbrock", "Gokhan Memik"]}]}, {"DBLP title": "A microarchitecture-based framework for pre- and post-silicon power delivery analysis.", "DBLP authors": ["Mahesh Ketkar", "Eli Chiprout"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669136", "OA papers": [{"PaperId": "https://openalex.org/W2099919421", "PaperTitle": "A microarchitecture-based framework for pre- and post-silicon power delivery analysis", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Intel (United States)": 2.0}, "Authors": ["Mahesh Ketkar", "Eli Chiprout"]}]}, {"DBLP title": "Reducing peak power with a table-driven adaptive processor core.", "DBLP authors": ["Vasileios Kontorinis", "Amirali Shayan", "Dean M. Tullsen", "Rakesh Kumar"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669137", "OA papers": [{"PaperId": "https://openalex.org/W2146115859", "PaperTitle": "Reducing peak power with a table-driven adaptive processor core", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"University of California, San Diego": 3.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Vasileios Kontorinis", "Amirali Shayan", "Dean M. Tullsen", "Rakesh Kumar"]}]}, {"DBLP title": "Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy.", "DBLP authors": ["Gabriel H. Loh"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669139", "OA papers": [{"PaperId": "https://openalex.org/W2109292926", "PaperTitle": "Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy", "Year": 2009, "CitationCount": 73, "EstimatedCitation": 73, "Affiliations": {"Georgia Institute of Technology": 1.0}, "Authors": ["Gabriel H. Loh"]}]}, {"DBLP title": "An hybrid eDRAM/SRAM macrocell to implement first-level data caches.", "DBLP authors": ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro L\u00f3pez", "Jos\u00e9 Duato"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669140", "OA papers": [{"PaperId": "https://openalex.org/W2114429886", "PaperTitle": "An hybrid eDRAM/SRAM macrocell to implement first-level data caches", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 6.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro Lopez", "Jos\u00e9 Duato"]}]}, {"DBLP title": "Variation-tolerant non-uniform 3D cache management in die stacked multicore processor.", "DBLP authors": ["Bo Zhao", "Yu Du", "Youtao Zhang", "Jun Yang"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669141", "OA papers": [{"PaperId": "https://openalex.org/W2160980152", "PaperTitle": "Variation-tolerant non-uniform 3D cache management in die stacked multicore processor", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Bo Zhao", "Yu Du", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "In-network coherence filtering: snoopy coherence without broadcasts.", "DBLP authors": ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669143", "OA papers": [{"PaperId": "https://openalex.org/W2169625571", "PaperTitle": "In-network coherence filtering", "Year": 2009, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Princeton University": 2.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"]}]}, {"DBLP title": "SCARAB: a single cycle adaptive routing and bufferless network.", "DBLP authors": ["Mitchell Hayenga", "Natalie D. Enright Jerger", "Mikko H. Lipasti"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669144", "OA papers": [{"PaperId": "https://openalex.org/W2117254768", "PaperTitle": "SCARAB", "Year": 2009, "CitationCount": 139, "EstimatedCitation": 139, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "University of Toronto, USA": 1.0}, "Authors": ["Mitchell Hayenga", "Natalie Enright Jerger", "Mikko H. Lipasti"]}]}, {"DBLP title": "Low-cost router microarchitecture for on-chip networks.", "DBLP authors": ["John Kim"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669145", "OA papers": [{"PaperId": "https://openalex.org/W2106418317", "PaperTitle": "Low-cost router microarchitecture for on-chip networks", "Year": 2009, "CitationCount": 127, "EstimatedCitation": 127, "Affiliations": {"Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["John Kim"]}]}, {"DBLP title": "Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip.", "DBLP authors": ["Boris Grot", "Stephen W. Keckler", "Onur Mutlu"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669149", "OA papers": [{"PaperId": "https://openalex.org/W2161948491", "PaperTitle": "Preemptive virtual clock", "Year": 2009, "CitationCount": 101, "EstimatedCitation": 101, "Affiliations": {"The University of Texas at Austin": 2.0, "Carnegie Mellon University": 1.0}, "Authors": ["Boris Grot", "Stephen W. Keckler", "Onur Mutlu"]}]}, {"DBLP title": "Application-aware prioritization mechanisms for on-chip networks.", "DBLP authors": ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669150", "OA papers": [{"PaperId": "https://openalex.org/W2136684653", "PaperTitle": "Application-aware prioritization mechanisms for on-chip networks", "Year": 2009, "CitationCount": 196, "EstimatedCitation": 196, "Affiliations": {"Pennsylvania State University": 2.0, "Carnegie Mellon University": 1.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"]}]}, {"DBLP title": "A case for dynamic frequency tuning in on-chip networks.", "DBLP authors": ["Asit K. Mishra", "Reetuparna Das", "Soumya Eachempati", "Ravishankar R. Iyer", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669151", "OA papers": [{"PaperId": "https://openalex.org/W2158684546", "PaperTitle": "A case for dynamic frequency tuning in on-chip networks", "Year": 2009, "CitationCount": 110, "EstimatedCitation": 110, "Affiliations": {"Pennsylvania State University": 5.0, "Intel (United States)": 1.0}, "Authors": ["Asit K. Mishra", "Reetuparna Das", "Soumya Eachempati", "Ravi Iyer", "N. Vijaykrishnan", "Chita R. Das"]}]}, {"DBLP title": "Light speed arbitration and flow control for nanophotonic interconnects.", "DBLP authors": ["Dana Vantrease", "Nathan L. Binkert", "Robert Schreiber", "Mikko H. Lipasti"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669152", "OA papers": [{"PaperId": "https://openalex.org/W2104989962", "PaperTitle": "Light speed arbitration and flow control for nanophotonic interconnects", "Year": 2009, "CitationCount": 96, "EstimatedCitation": 96, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "HP Laboratories": 2.0}, "Authors": ["Dana M. Vantrease", "Nathan Binkert", "Robert D. Schreiber", "Mikko H. Lipasti"]}]}, {"DBLP title": "Coordinated control of multiple prefetchers in multi-core systems.", "DBLP authors": ["Eiman Ebrahimi", "Onur Mutlu", "Chang Joo Lee", "Yale N. Patt"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669154", "OA papers": [{"PaperId": "https://openalex.org/W2152659795", "PaperTitle": "Coordinated control of multiple prefetchers in multi-core systems", "Year": 2009, "CitationCount": 151, "EstimatedCitation": 151, "Affiliations": {"The University of Texas at Austin": 3.0, "Carnegie Mellon University": 1.0}, "Authors": ["Eiman Ebrahimi", "Onur Mutlu", "Changhoon Lee", "Yale N. Patt"]}]}, {"DBLP title": "Improving memory bank-level parallelism in the presence of prefetching.", "DBLP authors": ["Chang Joo Lee", "Veynu Narasiman", "Onur Mutlu", "Yale N. Patt"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669155", "OA papers": [{"PaperId": "https://openalex.org/W2121256363", "PaperTitle": "Improving memory bank-level parallelism in the presence of prefetching", "Year": 2009, "CitationCount": 99, "EstimatedCitation": 99, "Affiliations": {"The University of Texas at Austin": 3.0, "Carnegie Mellon University": 1.0}, "Authors": ["Changhoon Lee", "Veynu Narasiman", "Onur Mutlu", "Yale N. Patt"]}]}, {"DBLP title": "ESKIMO: Energy savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM subsystem.", "DBLP authors": ["Ciji Isen", "Lizy Kurian John"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669156", "OA papers": [{"PaperId": "https://openalex.org/W2127122252", "PaperTitle": "ESKIMO", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Ciji Isen", "Lizy K. John"]}]}, {"DBLP title": "Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance.", "DBLP authors": ["Sangyeun Cho", "Hyunjin Lee"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669157", "OA papers": [{"PaperId": "https://openalex.org/W2097823832", "PaperTitle": "Flip-N-Write", "Year": 2009, "CitationCount": 503, "EstimatedCitation": 503, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Sangyeun Cho", "Hyunjin Lee"]}]}, {"DBLP title": "Using a configurable processor generator for computer architecture prototyping.", "DBLP authors": ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669159", "OA papers": [{"PaperId": "https://openalex.org/W2162154969", "PaperTitle": "Using a configurable processor generator for computer architecture prototyping", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Hicamp Systems, Inc., USA": 2.0, "Stanford University": 6.0}, "Authors": ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen M. Richardson", "Mark Horowitz"]}]}, {"DBLP title": "Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications.", "DBLP authors": ["Hyunchul Park", "Yongjun Park", "Scott A. Mahlke"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669160", "OA papers": [{"PaperId": "https://openalex.org/W2112495948", "PaperTitle": "Polymorphic pipeline array", "Year": 2009, "CitationCount": 102, "EstimatedCitation": 102, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Hyunchul Park", "Yongjun Park", "Scott Mahlke"]}]}, {"DBLP title": "Ordering decoupled metadata accesses in multiprocessors.", "DBLP authors": ["Hari Kannan"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669161", "OA papers": [{"PaperId": "https://openalex.org/W2167763105", "PaperTitle": "Ordering decoupled metadata accesses in multiprocessors", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Stanford University": 1.0}, "Authors": ["Hari Kannan"]}]}, {"DBLP title": "Control flow obfuscation with information flow tracking.", "DBLP authors": ["Haibo Chen", "Liwei Yuan", "Xi Wu", "Binyu Zang", "Bo Huang", "Pen-Chung Yew"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669162", "OA papers": [{"PaperId": "https://openalex.org/W1982199114", "PaperTitle": "Control flow obfuscation with information flow tracking", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Fudan University": 4.0, "Intel China Software Center, China#TAB#": 1.0, "University of Minnesota System": 1.0}, "Authors": ["Haibo Chen", "Liwei Yuan", "Xi Wu", "Binyu Zang", "Bo Huang", "Pen-Chung Yew"]}]}, {"DBLP title": "Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches.", "DBLP authors": ["Mainak Chaudhuri"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669164", "OA papers": [{"PaperId": "https://openalex.org/W1968029317", "PaperTitle": "Pseudo-LIFO", "Year": 2009, "CitationCount": 99, "EstimatedCitation": 99, "Affiliations": {"Indian Institute of Technology Kanpur": 1.0}, "Authors": ["Mainak Chaudhuri"]}]}, {"DBLP title": "Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems.", "DBLP authors": ["Daniel Hackenberg", "Daniel Molka", "Wolfgang E. Nagel"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669165", "OA papers": [{"PaperId": "https://openalex.org/W2170241157", "PaperTitle": "Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems", "Year": 2009, "CitationCount": 101, "EstimatedCitation": 101, "Affiliations": {"Center for Information Services and High Performance Computing (ZIH), Technische Universit\u00e4t Dresden - 01062, Germany": 3.0}, "Authors": ["Daniel Hackenberg", "Daniel Molka", "Wolfgang E. Nagel"]}]}, {"DBLP title": "A tagless coherence directory.", "DBLP authors": ["Jason Zebchuk", "Vijayalakshmi Srinivasan", "Moinuddin K. Qureshi", "Andreas Moshovos"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669166", "OA papers": [{"PaperId": "https://openalex.org/W2151032144", "PaperTitle": "A tagless coherence directory", "Year": 2009, "CitationCount": 138, "EstimatedCitation": 138, "Affiliations": {"University of Toronto": 2.0, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Jason Zebchuk", "Moinuddin K. Qureshi", "Vijayalakshmi Srinivasan", "Andreas Moshovos"]}]}, {"DBLP title": "Optimizing shared cache behavior of chip multiprocessors.", "DBLP authors": ["Mahmut T. Kandemir", "Sai Prashanth Muralidhara", "Sri Hari Krishna Narayanan", "Yuanrui Zhang", "Ozcan Ozturk"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669176", "OA papers": [{"PaperId": "https://openalex.org/W2112878711", "PaperTitle": "Optimizing shared cache behavior of chip multiprocessors", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Pennsylvania State University": 4.0, "Bilkent University": 1.0}, "Authors": ["Mahmut Kandemir", "Sai Prashanth Muralidhara", "Sri Hari Krishna Narayanan", "Yuanrui Zhang", "Ozcan Ozturk"]}]}, {"DBLP title": "SHARP control: controlled shared cache management in chip multiprocessors.", "DBLP authors": ["Shekhar Srikantaiah", "Mahmut T. Kandemir", "Qian Wang"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669177", "OA papers": [{"PaperId": "https://openalex.org/W2096572124", "PaperTitle": "SHARP control", "Year": 2009, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Shekhar Srikantaiah", "Mahmut Kandemir", "Qian Wang"]}]}, {"DBLP title": "Adaptive line placement with the set balancing cache.", "DBLP authors": ["Dyer Rol\u00e1n", "Basilio B. Fraguela", "Ramon Doallo"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669178", "OA papers": [{"PaperId": "https://openalex.org/W2109683087", "PaperTitle": "Adaptive line placement with the <i>set balancing cache</i>", "Year": 2009, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of A Coru\u00f1a": 3.0}, "Authors": ["Dyer Rolan", "Basilio B. Fraguela", "Ram\u00f3n Doallo"]}]}, {"DBLP title": "Tribeca: design for PVT variations with local recovery and fine-grained adaptation.", "DBLP authors": ["Meeta Sharma Gupta", "Jude A. Rivers", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669168", "OA papers": [{"PaperId": "https://openalex.org/W2098764315", "PaperTitle": "Tribeca", "Year": 2009, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Harvard University": 3.0, "IBM T.J. Watson Research Center, Yorktown Heights, NY 10598 USA": 2.0}, "Authors": ["Meeta S. Gupta", "Jude A. Rivers", "Pradip Bose", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "The BubbleWrap many-core: popping cores for sequential acceleration.", "DBLP authors": ["Ulya R. Karpuzcu", "Brian Greskamp", "Josep Torrellas"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669169", "OA papers": [{"PaperId": "https://openalex.org/W1975295215", "PaperTitle": "The BubbleWrap many-core", "Year": 2009, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Ulya R. Karpuzcu", "Brian Greskamp", "Josep Torrellas"]}]}, {"DBLP title": "Multiple clock and voltage domains for chip multi processors.", "DBLP authors": ["Efraim Rotem", "Avi Mendelson", "Ran Ginosar", "Uri C. Weiser"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669170", "OA papers": [{"PaperId": "https://openalex.org/W2122547471", "PaperTitle": "Multiple clock and voltage domains for chip multi processors", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Intel (Israel)": 1.0, "Microsoft (Israel)": 1.0, "Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Efraim Rotem", "Avi Mendelson", "Ran Ginosar", "Uri Weiser"]}]}, {"DBLP title": "McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures.", "DBLP authors": ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669172", "OA papers": [{"PaperId": "https://openalex.org/W2170382128", "PaperTitle": "McPAT", "Year": 2009, "CitationCount": 2022, "EstimatedCitation": 2022, "Affiliations": {"Hewlett-Packard (United States)": 2.5, "University of Notre Dame": 1.5, "University of California, San Diego": 2.0}, "Authors": ["Sheng Li", "Jung Yong Ahn", "Richard M. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"]}]}, {"DBLP title": "Characterizing the resource-sharing levels in the UltraSPARC T2 processor.", "DBLP authors": ["Vladimir Cakarevic", "Petar Radojkovic", "Javier Verd\u00fa", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669173", "OA papers": [{"PaperId": "https://openalex.org/W2100909259", "PaperTitle": "Characterizing the resource-sharing levels in the UltraSPARC T2 processor", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Barcelona Supercomputing Center": 4.0, "Universitat Polit\u00e8cnica de Catalunya": 2.5, "Instituci\u00f3 Catalana de Recerca i Estudis Avan\u00e7ats": 0.5}, "Authors": ["Vladimir Cakarevic", "Petar Radojkovi\u0107", "Javier Verd\u00fa", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"]}]}, {"DBLP title": "Execution leases: a hardware-supported mechanism for enforcing strong non-interference.", "DBLP authors": ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Frederic T. Chong", "Timothy Sherwood"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669174", "OA papers": [{"PaperId": "https://openalex.org/W2147378257", "PaperTitle": "Execution leases", "Year": 2009, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"University of California, Santa Barbara": 5.0}, "Authors": ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Frederic T. Chong", "Timothy Sherwood"]}]}, {"DBLP title": "Light64: lightweight hardware support for data race detection during systematic testing of parallel programs.", "DBLP authors": ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669180", "OA papers": [{"PaperId": "https://openalex.org/W2123106754", "PaperTitle": "Light64", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"]}]}, {"DBLP title": "Finding concurrency bugs with context-aware communication graphs.", "DBLP authors": ["Brandon Lucia", "Luis Ceze"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669181", "OA papers": [{"PaperId": "https://openalex.org/W2115015193", "PaperTitle": "Finding concurrency bugs with context-aware communication graphs", "Year": 2009, "CitationCount": 110, "EstimatedCitation": 110, "Affiliations": {"University of Washington": 2.0}, "Authors": ["Brandon Lucia", "Luis Ceze"]}]}, {"DBLP title": "Offline symbolic analysis for multi-processor execution replay.", "DBLP authors": ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang", "Cristiano Pereira"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669182", "OA papers": [{"PaperId": "https://openalex.org/W2127445923", "PaperTitle": "Offline symbolic analysis for multi-processor execution replay", "Year": 2009, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Western Michigan University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zi-Jiang Yang", "Cristiano Pereira"]}]}, {"DBLP title": "Architecting a chunk-based memory race recorder in modern CMPs.", "DBLP authors": ["Gilles Pokam", "Cristiano Pereira", "Klaus Danne", "Rolf Kassa", "Ali-Reza Adl-Tabatabai"], "year": 2009, "doi": "https://doi.org/10.1145/1669112.1669183", "OA papers": [{"PaperId": "https://openalex.org/W2159324407", "PaperTitle": "Architecting a chunk-based memory race recorder in modern CMPs", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Gilles Pokam", "Cristiano Pereira", "Klaus Danne", "Rolf Kassa", "Ali-Reza Adl-Tabatabai"]}]}]