
*** Running vivado
    with args -log mb_system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_system_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mb_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top mb_system_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 844.406 ; gain = 177.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_system_wrapper' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/hdl/mb_system_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'mb_system' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:2658' bound to instance 'mb_system_i' of component 'mb_system' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/hdl/mb_system_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'mb_system' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:2674]
INFO: [Synth 8-3491] module 'mb_system_axi_gpio_0_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_axi_gpio_0_3_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'mb_system_axi_gpio_0_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:3193]
INFO: [Synth 8-638] synthesizing module 'mb_system_axi_gpio_0_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_axi_gpio_0_3_stub.vhdl:32]
INFO: [Synth 8-3491] module 'mb_system_axi_gpio_1_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_axi_gpio_1_3_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'mb_system_axi_gpio_1_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:3217]
INFO: [Synth 8-638] synthesizing module 'mb_system_axi_gpio_1_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_axi_gpio_1_3_stub.vhdl:31]
INFO: [Synth 8-3491] module 'mb_system_axi_timer_0_0' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'mb_system_axi_timer_0_0' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:3240]
INFO: [Synth 8-638] synthesizing module 'mb_system_axi_timer_0_0' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'mb_system_axi_uartlite_0_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_axi_uartlite_0_3_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'mb_system_axi_uartlite_0_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:3269]
INFO: [Synth 8-638] synthesizing module 'mb_system_axi_uartlite_0_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_axi_uartlite_0_3_stub.vhdl:33]
INFO: [Synth 8-3491] module 'mb_system_clk_wiz_0_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_clk_wiz_0_3_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'mb_system_clk_wiz_0_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:3294]
INFO: [Synth 8-638] synthesizing module 'mb_system_clk_wiz_0_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_clk_wiz_0_3_stub.vhdl:15]
INFO: [Synth 8-3491] module 'mb_system_mdm_1_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_mdm_1_3_stub.vhdl:5' bound to instance 'mdm_1' of component 'mb_system_mdm_1_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:3301]
INFO: [Synth 8-638] synthesizing module 'mb_system_mdm_1_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_mdm_1_3_stub.vhdl:79]
INFO: [Synth 8-3491] module 'mb_system_microblaze_0_1' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_microblaze_0_1_stub.vhdl:5' bound to instance 'microblaze_0' of component 'mb_system_microblaze_0_1' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:3372]
INFO: [Synth 8-638] synthesizing module 'mb_system_microblaze_0_1' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_microblaze_0_1_stub.vhdl:67]
INFO: [Synth 8-3491] module 'mb_system_microblaze_0_axi_intc_0' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'mb_system_microblaze_0_axi_intc_0' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'mb_system_microblaze_0_axi_intc_0' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'mb_system_microblaze_0_axi_periph_1' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1765]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_6TPEIZ' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_6TPEIZ' (1#1) [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1LKHNRN' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1LKHNRN' (2#1) [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_U0JLMI' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_U0JLMI' (3#1) [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1G3ZS6A' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1G3ZS6A' (4#1) [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1V4OVU1' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1V4OVU1' (5#1) [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:461]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ZPICGN' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1248]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ZPICGN' (6#1) [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1248]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_O861FZ' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1373]
INFO: [Synth 8-3491] module 'mb_system_auto_pc_0' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'mb_system_auto_pc_0' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1543]
INFO: [Synth 8-638] synthesizing module 'mb_system_auto_pc_0' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_O861FZ' (7#1) [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1373]
INFO: [Synth 8-3491] module 'mb_system_xbar_1' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'mb_system_xbar_1' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:2523]
INFO: [Synth 8-638] synthesizing module 'mb_system_xbar_1' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'mb_system_microblaze_0_axi_periph_1' (8#1) [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1765]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_TERCO3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:556]
INFO: [Synth 8-3491] module 'mb_system_dlmb_bram_if_cntlr_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_dlmb_bram_if_cntlr_3_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'mb_system_dlmb_bram_if_cntlr_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:844]
INFO: [Synth 8-638] synthesizing module 'mb_system_dlmb_bram_if_cntlr_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_dlmb_bram_if_cntlr_3_stub.vhdl:42]
INFO: [Synth 8-3491] module 'mb_system_dlmb_v10_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_dlmb_v10_3_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'mb_system_dlmb_v10_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:909]
INFO: [Synth 8-638] synthesizing module 'mb_system_dlmb_v10_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_dlmb_v10_3_stub.vhdl:36]
INFO: [Synth 8-3491] module 'mb_system_ilmb_bram_if_cntlr_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_ilmb_bram_if_cntlr_3_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'mb_system_ilmb_bram_if_cntlr_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:937]
INFO: [Synth 8-638] synthesizing module 'mb_system_ilmb_bram_if_cntlr_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_ilmb_bram_if_cntlr_3_stub.vhdl:31]
INFO: [Synth 8-3491] module 'mb_system_ilmb_v10_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_ilmb_v10_3_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'mb_system_ilmb_v10_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:991]
INFO: [Synth 8-638] synthesizing module 'mb_system_ilmb_v10_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_ilmb_v10_3_stub.vhdl:36]
INFO: [Synth 8-3491] module 'mb_system_lmb_bram_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_lmb_bram_3_stub.vhdl:5' bound to instance 'lmb_bram' of component 'mb_system_lmb_bram_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1019]
INFO: [Synth 8-638] synthesizing module 'mb_system_lmb_bram_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_lmb_bram_3_stub.vhdl:27]
INFO: [Synth 8-3491] module 'mb_system_lmb_v10_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_lmb_v10_3_stub.vhdl:5' bound to instance 'lmb_v10' of component 'mb_system_lmb_v10_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:1168]
INFO: [Synth 8-638] synthesizing module 'mb_system_lmb_v10_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_lmb_v10_3_stub.vhdl:36]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_TERCO3' (9#1) [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:556]
INFO: [Synth 8-3491] module 'mb_system_rst_clk_wiz_0_100M_3' declared at 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_rst_clk_wiz_0_100M_3_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'mb_system_rst_clk_wiz_0_100M_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:3682]
INFO: [Synth 8-638] synthesizing module 'mb_system_rst_clk_wiz_0_100M_3' [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/.Xil/Vivado-16272-fpgalab214/realtime/mb_system_rst_clk_wiz_0_100M_3_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'mb_system' (10#1) [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/synth/mb_system.vhd:2674]
INFO: [Synth 8-256] done synthesizing module 'mb_system_wrapper' (11#1) [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/hdl/mb_system_wrapper.vhd:26]
WARNING: [Synth 8-3331] design s01_couplers_imp_O861FZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_O861FZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_ZPICGN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ZPICGN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_ZPICGN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ZPICGN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1V4OVU1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1V4OVU1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1V4OVU1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1V4OVU1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1G3ZS6A has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1G3ZS6A has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1G3ZS6A has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1G3ZS6A has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_U0JLMI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_U0JLMI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_U0JLMI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_U0JLMI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1LKHNRN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1LKHNRN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1LKHNRN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1LKHNRN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_6TPEIZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_6TPEIZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_6TPEIZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_6TPEIZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 915.449 ; gain = 248.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 915.449 ; gain = 248.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 915.449 ; gain = 248.457
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_1/mb_system_microblaze_0_1/mb_system_microblaze_0_1_in_context.xdc] for cell 'mb_system_i/microblaze_0'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_1/mb_system_microblaze_0_1/mb_system_microblaze_0_1_in_context.xdc] for cell 'mb_system_i/microblaze_0'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_3/mb_system_clk_wiz_0_3/mb_system_clk_wiz_0_3_in_context.xdc] for cell 'mb_system_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_3/mb_system_clk_wiz_0_3/mb_system_clk_wiz_0_3_in_context.xdc] for cell 'mb_system_i/clk_wiz_0'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_axi_gpio_0_3/mb_system_axi_gpio_0_3/mb_system_axi_gpio_0_3_in_context.xdc] for cell 'mb_system_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_axi_gpio_0_3/mb_system_axi_gpio_0_3/mb_system_axi_gpio_0_3_in_context.xdc] for cell 'mb_system_i/axi_gpio_0'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_3/mb_system_axi_uartlite_0_3/mb_system_axi_uartlite_0_3_in_context.xdc] for cell 'mb_system_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_3/mb_system_axi_uartlite_0_3/mb_system_axi_uartlite_0_3_in_context.xdc] for cell 'mb_system_i/axi_uartlite_0'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_axi_gpio_1_3/mb_system_axi_gpio_1_3/mb_system_axi_gpio_1_3_in_context.xdc] for cell 'mb_system_i/axi_gpio_1'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_axi_gpio_1_3/mb_system_axi_gpio_1_3/mb_system_axi_gpio_1_3_in_context.xdc] for cell 'mb_system_i/axi_gpio_1'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_3/mb_system_dlmb_v10_3/mb_system_dlmb_v10_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_3/mb_system_dlmb_v10_3/mb_system_dlmb_v10_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_3/mb_system_ilmb_v10_3/mb_system_dlmb_v10_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_3/mb_system_ilmb_v10_3/mb_system_dlmb_v10_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_bram_if_cntlr_3/mb_system_dlmb_bram_if_cntlr_3/mb_system_dlmb_bram_if_cntlr_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_bram_if_cntlr_3/mb_system_dlmb_bram_if_cntlr_3/mb_system_dlmb_bram_if_cntlr_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_bram_if_cntlr_3/mb_system_ilmb_bram_if_cntlr_3/mb_system_ilmb_bram_if_cntlr_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_bram_if_cntlr_3/mb_system_ilmb_bram_if_cntlr_3/mb_system_ilmb_bram_if_cntlr_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_lmb_bram_3/mb_system_lmb_bram_3/mb_system_lmb_bram_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_lmb_bram_3/mb_system_lmb_bram_3/mb_system_lmb_bram_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_lmb_v10_3/mb_system_lmb_v10_3/mb_system_dlmb_v10_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/lmb_v10'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_lmb_v10_3/mb_system_lmb_v10_3/mb_system_dlmb_v10_3_in_context.xdc] for cell 'mb_system_i/microblaze_0_local_memory/lmb_v10'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_xbar_1/mb_system_xbar_1/mb_system_xbar_1_in_context.xdc] for cell 'mb_system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_xbar_1/mb_system_xbar_1/mb_system_xbar_1_in_context.xdc] for cell 'mb_system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_system_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0/mb_system_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_system_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_3/mb_system_mdm_1_3/mb_system_mdm_1_3_in_context.xdc] for cell 'mb_system_i/mdm_1'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_1_3/mb_system_mdm_1_3/mb_system_mdm_1_3_in_context.xdc] for cell 'mb_system_i/mdm_1'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_0_100M_3/mb_system_rst_clk_wiz_0_100M_3/mb_system_rst_clk_wiz_0_100M_3_in_context.xdc] for cell 'mb_system_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_0_100M_3/mb_system_rst_clk_wiz_0_100M_3/mb_system_rst_clk_wiz_0_100M_3_in_context.xdc] for cell 'mb_system_i/rst_clk_wiz_0_100M'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0_in_context.xdc] for cell 'mb_system_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0/mb_system_axi_timer_0_0_in_context.xdc] for cell 'mb_system_i/axi_timer_0'
Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_auto_pc_0/mb_system_auto_pc_0/mb_system_auto_pc_0_in_context.xdc] for cell 'mb_system_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_auto_pc_0/mb_system_auto_pc_0/mb_system_auto_pc_0_in_context.xdc] for cell 'mb_system_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 998.113 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.418 ; gain = 343.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.418 ; gain = 343.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_3/mb_system_clk_wiz_0_3/mb_system_clk_wiz_0_3_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.srcs/sources_1/bd/mb_system/ip/mb_system_clk_wiz_0_3/mb_system_clk_wiz_0_3/mb_system_clk_wiz_0_3_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for mb_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/microblaze_0_local_memory/lmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mb_system_i/microblaze_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.418 ; gain = 343.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1010.418 ; gain = 343.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design mb_system_microblaze_0_axi_periph_1 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1010.418 ; gain = 343.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_system_i/clk_wiz_0/clk_out1' to pin 'mb_system_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'mb_system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_system_i/mdm_1/Dbg_Clk_0' to pin 'mb_system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mb_system_i/mdm_1/Dbg_Update_0' to pin 'mb_system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1010.418 ; gain = 343.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1010.418 ; gain = 343.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1010.418 ; gain = 343.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.367 ; gain = 345.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.367 ; gain = 345.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.367 ; gain = 345.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.367 ; gain = 345.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.367 ; gain = 345.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.367 ; gain = 345.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |mb_system_xbar_1                  |         1|
|2     |mb_system_auto_pc_0               |         1|
|3     |mb_system_axi_gpio_0_3            |         1|
|4     |mb_system_axi_gpio_1_3            |         1|
|5     |mb_system_axi_timer_0_0           |         1|
|6     |mb_system_axi_uartlite_0_3        |         1|
|7     |mb_system_clk_wiz_0_3             |         1|
|8     |mb_system_mdm_1_3                 |         1|
|9     |mb_system_microblaze_0_1          |         1|
|10    |mb_system_microblaze_0_axi_intc_0 |         1|
|11    |mb_system_rst_clk_wiz_0_100M_3    |         1|
|12    |mb_system_dlmb_bram_if_cntlr_3    |         1|
|13    |mb_system_dlmb_v10_3              |         1|
|14    |mb_system_ilmb_bram_if_cntlr_3    |         1|
|15    |mb_system_ilmb_v10_3              |         1|
|16    |mb_system_lmb_bram_3              |         1|
|17    |mb_system_lmb_v10_3               |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |mb_system_auto_pc_0_bbox_8               |     1|
|2     |mb_system_axi_gpio_0_3_bbox_0            |     1|
|3     |mb_system_axi_gpio_1_3_bbox_1            |     1|
|4     |mb_system_axi_timer_0_0_bbox_2           |     1|
|5     |mb_system_axi_uartlite_0_3_bbox_3        |     1|
|6     |mb_system_clk_wiz_0_3_bbox_4             |     1|
|7     |mb_system_dlmb_bram_if_cntlr_3_bbox_10   |     1|
|8     |mb_system_dlmb_v10_3_bbox_11             |     1|
|9     |mb_system_ilmb_bram_if_cntlr_3_bbox_12   |     1|
|10    |mb_system_ilmb_v10_3_bbox_13             |     1|
|11    |mb_system_lmb_bram_3_bbox_14             |     1|
|12    |mb_system_lmb_v10_3_bbox_15              |     1|
|13    |mb_system_mdm_1_3_bbox_5                 |     1|
|14    |mb_system_microblaze_0_1_bbox_6          |     1|
|15    |mb_system_microblaze_0_axi_intc_0_bbox_7 |     1|
|16    |mb_system_rst_clk_wiz_0_100M_3_bbox_16   |     1|
|17    |mb_system_xbar_1_bbox_9                  |     1|
|18    |IBUF                                     |     2|
|19    |OBUF                                     |    33|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  2246|
|2     |  mb_system_i                 |mb_system                            |  2211|
|3     |    microblaze_0_axi_periph   |mb_system_microblaze_0_axi_periph_1  |   790|
|4     |      s01_couplers            |s01_couplers_imp_O861FZ              |   153|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_TERCO3 |   640|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.367 ; gain = 345.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1012.367 ; gain = 250.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.367 ; gain = 345.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1033.137 ; gain = 635.902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.137 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lab1/Desktop/project_microblaze_nexys/project_microblaze_nexys.runs/synth_1/mb_system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_system_wrapper_utilization_synth.rpt -pb mb_system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  2 04:05:17 2025...
