{"vcs1":{"timestamp_begin":1748201894.960360570, "rt":4.36, "ut":4.51, "st":0.24}}
{"vcselab":{"timestamp_begin":1748201899.367730442, "rt":0.19, "ut":0.14, "st":0.03}}
{"link":{"timestamp_begin":1748201899.596652014, "rt":0.28, "ut":0.20, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748201894.605976983}
{"VCS_COMP_START_TIME": 1748201894.605976983}
{"VCS_COMP_END_TIME": 1748201899.963876564}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 450448}}
{"vcselab": {"peak_mem": 161896}}
