\t (00:00:22) allegro 16.6-2015 S108 (v16-6-112HV) Windows 32
\t (00:00:22)     Journal start - Tue Oct 23 20:18:40 2018
\t (00:00:22)         Host=WIN7VM User=Administrator Pid=4040 CPUs=1
\t (00:00:22) CmdLine= C:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe -ORCAD
\t (00:00:22) 
\d (00:00:22) Design opened: D:/github/WaterBed/schpcb/control/pcb/pcb.brd
\i (00:00:23) generaledit 
\i (00:00:23) zoom out 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom out 32.2 690.7
\i (00:00:23) trapsize 840
\i (00:00:23) zoom out 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom out 117.6 -705.9
\i (00:00:23) trapsize 840
\i (00:00:24) zoom in 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom in -1327.7 487.4
\i (00:00:24) trapsize 420
\i (00:00:24) zoom in 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom in -1327.7 487.4
\i (00:00:24) trapsize 210
\i (00:00:24) zoom in 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom in -1327.6 491.6
\i (00:00:24) trapsize 105
\i (00:00:24) zoom out 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom out -1325.5 451.7
\i (00:00:24) trapsize 210
\i (00:00:24) zoom out 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom out -1325.4 451.7
\i (00:00:24) trapsize 420
\i (00:00:26) netin 
\i (00:00:28) setwindow form.niparams
\i (00:00:28) FORM niparams browse  
\i (00:00:36) fillin "D:/github/WaterBed/schpcb/control/allegro"
\i (00:00:37) FORM niparams import  
\t (00:00:37) Starting Cadence Logic Import...
\t (00:00:38) Opening existing design...
\i (00:00:38) setwindow pcb
\i (00:00:38) trapsize 420
\i (00:00:40) generaledit 
\i (00:00:42) status 
\i (00:00:42) generaledit 
\i (00:00:43) setwindow form.status
\i (00:00:43) FORM status drc_update  
\t (00:00:43) Running DRC, wait...
\t (00:00:43) Performing DRC...
\t (00:00:43) No DRC errors detected.
\t (00:00:43) DRC done.
\i (00:00:45) FORM status done  
\i (00:00:47) setwindow pcb
\i (00:00:47) dbdoctor 
\i (00:00:48) setwindow form.dbdoctor_allegro
\i (00:00:48) FORM dbdoctor_allegro drc YES 
\i (00:00:48) FORM dbdoctor_allegro shapes YES 
\i (00:00:48) FORM dbdoctor_allegro perfchk  
\i (00:00:50) setwindow text
\i (00:00:50) close 
\i (00:00:50) setwindow form.dbdoctor_allegro
\i (00:00:50) FORM dbdoctor_allegro execute  
\t (00:00:50) Dbdoctor in progress - wait...
\t (00:00:51) Checking db records
\t (00:00:51)     checking for orphans...
\t (00:00:51)     Checked  26 percent
\t (00:00:51)     Checked  52 percent
\t (00:00:51)     Checked  78 percent
\t (00:00:51)     Checked 100 percent
\t (00:00:51) Regenerating DRC
\t (00:00:51)   Original DRC errors: 0
\t (00:00:51) Performing DRC...
\t (00:00:51) No DRC errors detected.
\t (00:00:51)   Updated DRC errors:  0
\t (00:00:51) Done dbdoctor.
\t (00:00:51) Dbdoctor completed.
\i (00:00:51) FORM dbdoctor_allegro close  
\i (00:00:51) setwindow pcb
\i (00:00:51) generaledit 
\i (00:00:55) exit 
\e (00:00:55) Do you want to save the changes you made to D:/github/WaterBed/schpcb/control/pcb/pcb.brd?
\i (00:00:56) fillin yes 
\t (00:00:56)     Journal end - Tue Oct 23 20:19:13 2018
