Resources:
- Guide: https://operating-system-in-1000-lines.vercel.app/en/
- ISA: https://five-embeddev.com/riscv-user-isa-manual/Priv-v1.12/rv32.html#rv32
- Instruction reference: https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html#
- Assembler reference: https://github.com/riscv-non-isa/riscv-asm-manual/blob/main/src/asm-manual.adoc
- Registers: https://msyksphinz-self.github.io/riscv-isadoc/html/regs.html
- Microzig Embedded Framework: https://github.com/ZigEmbeddedGroup/microzig

- RISCV Supervisor Binary Specification: https://github.com/riscv-non-isa/riscv-sbi-doc
