

================================================================
== Vivado HLS Report for 'img_filter'
================================================================
* Date:           Sat Nov 28 11:24:35 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        VentanaDeslizanteHLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.105|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8603522|  8603522|  8603522|  8603522|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |   308160|   308160|       642|          -|          -|   480|    no    |
        | + Loop 1.1          |      640|      640|         1|          -|          -|   640|    no    |
        |- Loop 2             |  8295360|  8295360|     17282|          -|          -|   480|    no    |
        | + Loop 2.1          |    17280|    17280|        27|          -|          -|   640|    no    |
        |  ++ Loop 2.1.1      |       24|       24|         8|          -|          -|     3|    no    |
        |   +++ Loop 2.1.1.1  |        6|        6|         2|          -|          -|     3|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      -|       0|    482|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |      150|      -|       6|      2|    -|
|Multiplexer      |        -|      -|       -|    332|    -|
|Register         |        -|      -|     293|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      150|      3|     299|    816|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       34|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |img_filter_am_addbkb_U1  |img_filter_am_addbkb  | i0 * (i1 + i2) |
    |img_filter_mac_mucud_U2  |img_filter_mac_mucud  |  i0 + i1 * i2  |
    |img_filter_mac_mudEe_U3  |img_filter_mac_mudEe  |  i0 + i1 * i2  |
    +-------------------------+----------------------+----------------+

    * Memory: 
    +-----------+--------------------+---------+---+----+--------+-----+------+-------------+
    |   Memory  |       Module       | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +-----------+--------------------+---------+---+----+--------+-----+------+-------------+
    |img_V_U    |img_filter_img_V    |      150|  0|   0|  307200|    8|     1|      2457600|
    |kernelX_U  |img_filter_kernelX  |        0|  3|   1|       9|    3|     1|           27|
    |kernelY_U  |img_filter_kernelY  |        0|  3|   1|       9|    3|     1|           27|
    +-----------+--------------------+---------+---+----+--------+-----+------+-------------+
    |Total      |                    |      150|  6|   2|  307218|   14|     3|      2457654|
    +-----------+--------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |col_2_fu_395_p2                |     +    |      0|  0|  17|          10|           1|
    |col_3_fu_503_p2                |     +    |      0|  0|  17|          10|           1|
    |edge_w_V_fu_590_p2             |     +    |      0|  0|  15|           8|           8|
    |i_1_fu_713_p2                  |     +    |      0|  0|  11|           3|           1|
    |j_1_fu_707_p2                  |     +    |      0|  0|  11|           1|           3|
    |ret_V_fu_433_p2                |     +    |      0|  0|  16|           9|           9|
    |row_2_fu_353_p2                |     +    |      0|  0|  16|           9|           1|
    |row_3_fu_481_p2                |     +    |      0|  0|  16|           9|           1|
    |tmp_10_fu_562_p2               |     +    |      0|  0|   9|           1|           2|
    |tmp_12_fu_667_p2               |     +    |      0|  0|  18|          11|          11|
    |tmp_13_fu_465_p2               |     +    |      0|  0|  26|          19|          19|
    |tmp_14_fu_686_p2               |     +    |      0|  0|   9|           1|           2|
    |tmp_20_fu_556_p2               |     +    |      0|  0|  27|          20|          20|
    |tmp_24_fu_676_p2               |     +    |      0|  0|  27|          20|          20|
    |tmp_25_fu_696_p2               |     +    |      0|  0|  15|           5|           5|
    |tmp_9_fu_527_p2                |     +    |      0|  0|  17|          10|          10|
    |tmp_s_fu_383_p2                |     +    |      0|  0|  26|          19|          19|
    |tmp_22_fu_584_p2               |     -    |      0|  0|  15|           5|           5|
    |ap_block_state3                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io             |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |in_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_647_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_475_p2            |   icmp   |      0|  0|  13|           9|           7|
    |exitcond2_fu_497_p2            |   icmp   |      0|  0|  13|          10|          10|
    |exitcond3_fu_513_p2            |   icmp   |      0|  0|   9|           3|           2|
    |exitcond_fu_653_p2             |   icmp   |      0|  0|   9|           3|           2|
    |in_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_389_p2                |   icmp   |      0|  0|  13|          10|          10|
    |tmp_3_fu_596_p2                |   icmp   |      0|  0|  11|           8|           7|
    |tmp_4_fu_487_p2                |   icmp   |      0|  0|  13|           9|           7|
    |tmp_5_fu_602_p2                |   icmp   |      0|  0|  11|           8|           7|
    |tmp_8_fu_641_p2                |   icmp   |      0|  0|  13|          10|          10|
    |tmp_fu_347_p2                  |   icmp   |      0|  0|  13|           9|           7|
    |ap_block_state4                |    or    |      0|  0|   2|           1|           1|
    |tmp_7_fu_616_p2                |    or    |      0|  0|   2|           1|           1|
    |p_s_fu_608_p3                  |  select  |      0|  0|   2|           1|           2|
    |v2_V_fu_622_p3                 |  select  |      0|  0|   8|           1|           8|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 482|         268|         231|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |col_1_reg_264            |   9|          2|   10|         20|
    |col_reg_242              |   9|          2|   10|         20|
    |i_reg_300                |   9|          2|    3|          6|
    |img_V_address0           |  15|          3|   19|         57|
    |in_V_data_V_0_data_out   |   9|          2|   24|         48|
    |in_V_data_V_0_state      |  15|          3|    2|          6|
    |in_V_dest_V_0_state      |  15|          3|    2|          6|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |j_reg_336                |   9|          2|    3|          6|
    |out_V_data_V_1_data_out  |   9|          2|   24|         48|
    |out_V_data_V_1_state     |  15|          3|    2|          6|
    |out_V_dest_V_1_state     |  15|          3|    2|          6|
    |out_V_id_V_1_state       |  15|          3|    2|          6|
    |out_V_keep_V_1_state     |  15|          3|    2|          6|
    |out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |out_V_last_V_1_state     |  15|          3|    2|          6|
    |out_V_strb_V_1_state     |  15|          3|    2|          6|
    |out_V_user_V_1_state     |  15|          3|    2|          6|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |p_0218_1_reg_324         |   9|          2|    8|         16|
    |p_0230_1_reg_312         |   9|          2|    8|         16|
    |p_1_reg_276              |   9|          2|    8|         16|
    |p_2_reg_288              |   9|          2|    8|         16|
    |row_1_reg_253            |   9|          2|    9|         18|
    |row_reg_231              |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 332|         70|  165|        375|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |col_1_reg_264             |  10|   0|   10|          0|
    |col_3_reg_794             |  10|   0|   10|          0|
    |col_reg_242               |  10|   0|   10|          0|
    |i_reg_300                 |   3|   0|    3|          0|
    |in_V_data_V_0_payload_A   |  24|   0|   24|          0|
    |in_V_data_V_0_payload_B   |  24|   0|   24|          0|
    |in_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |in_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |in_V_data_V_0_state       |   2|   0|    2|          0|
    |in_V_dest_V_0_state       |   2|   0|    2|          0|
    |j_1_reg_845               |   3|   0|    3|          0|
    |j_reg_336                 |   3|   0|    3|          0|
    |out_V_data_V_1_payload_A  |  24|   0|   24|          0|
    |out_V_data_V_1_payload_B  |  24|   0|   24|          0|
    |out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_V_data_V_1_state      |   2|   0|    2|          0|
    |out_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_dest_V_1_state      |   2|   0|    2|          0|
    |out_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |out_V_id_V_1_state        |   2|   0|    2|          0|
    |out_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_keep_V_1_state      |   2|   0|    2|          0|
    |out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |out_V_last_V_1_state      |   2|   0|    2|          0|
    |out_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_strb_V_1_state      |   2|   0|    2|          0|
    |out_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_user_V_1_state      |   2|   0|    2|          0|
    |p_0218_1_reg_324          |   8|   0|    8|          0|
    |p_0230_1_reg_312          |   8|   0|    8|          0|
    |p_1_reg_276               |   8|   0|    8|          0|
    |p_2_reg_288               |   8|   0|    8|          0|
    |row_1_reg_253             |   9|   0|    9|          0|
    |row_2_reg_755             |   9|   0|    9|          0|
    |row_3_reg_776             |   9|   0|    9|          0|
    |row_reg_231               |   9|   0|    9|          0|
    |tmp_20_reg_807            |  13|   0|   20|          7|
    |tmp_22_reg_812            |   5|   0|    5|          0|
    |tmp_4_reg_781             |   1|   0|    1|          0|
    |tmp_5_cast_reg_786        |   9|   0|   10|          1|
    |tmp_7_cast_reg_799        |  10|   0|   11|          1|
    |tmp_s_reg_760             |  12|   0|   19|          7|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 293|   0|  309|         16|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_rst_n      |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_done       | out |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  img_filter  | return value |
|in_r_TDATA    |  in |   24|    axis    |  in_V_data_V |    pointer   |
|in_r_TVALID   |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TREADY   | out |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TDEST    |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TKEEP    |  in |    3|    axis    |  in_V_keep_V |    pointer   |
|in_r_TSTRB    |  in |    3|    axis    |  in_V_strb_V |    pointer   |
|in_r_TUSER    |  in |    1|    axis    |  in_V_user_V |    pointer   |
|in_r_TLAST    |  in |    1|    axis    |  in_V_last_V |    pointer   |
|in_r_TID      |  in |    1|    axis    |   in_V_id_V  |    pointer   |
|out_r_TDATA   | out |   24|    axis    | out_V_data_V |    pointer   |
|out_r_TREADY  |  in |    1|    axis    | out_V_data_V |    pointer   |
|out_r_TVALID  | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TDEST   | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TKEEP   | out |    3|    axis    | out_V_keep_V |    pointer   |
|out_r_TSTRB   | out |    3|    axis    | out_V_strb_V |    pointer   |
|out_r_TUSER   | out |    1|    axis    | out_V_user_V |    pointer   |
|out_r_TLAST   | out |    1|    axis    | out_V_last_V |    pointer   |
|out_r_TID     | out |    1|    axis    |  out_V_id_V  |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	3  / (!tmp_2)
	2  / (tmp_2)
4 --> 
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond2)
	4  / (exitcond2)
6 --> 
	9  / (exitcond3)
	7  / (!exitcond3)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	7  / true
9 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_V_data_V), !map !126"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_V_keep_V), !map !130"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_V_strb_V), !map !134"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_user_V), !map !138"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !142"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_id_V), !map !146"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_dest_V), !map !150"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_V_data_V), !map !154"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_V_keep_V), !map !158"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_V_strb_V), !map !162"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_user_V), !map !166"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !170"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_id_V), !map !174"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_dest_V), !map !178"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @img_filter_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.35ns)   --->   "%img_V = alloca [307200 x i8], align 1" [filtro_imagen/top.cpp:13]   --->   Operation 25 'alloca' 'img_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_data_V, i3* %in_V_keep_V, i3* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [filtro_imagen/top.cpp:10]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [filtro_imagen/top.cpp:11]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.75ns)   --->   "br label %.preheader495" [filtro_imagen/top.cpp:17]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.03>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%row = phi i9 [ 0, %.preheader495.preheader ], [ %row_2, %.preheader495.loopexit ]"   --->   Operation 29 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%tmp = icmp eq i9 %row, -32" [filtro_imagen/top.cpp:17]   --->   Operation 30 'icmp' 'tmp' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.92ns)   --->   "%row_2 = add i9 %row, 1" [filtro_imagen/top.cpp:17]   --->   Operation 32 'add' 'row_2' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader493.preheader, label %.preheader494.preheader" [filtro_imagen/top.cpp:17]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %row, i9 0)" [filtro_imagen/top.cpp:17]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i18 %tmp_1 to i19" [filtro_imagen/top.cpp:17]   --->   Operation 35 'zext' 'p_shl_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %row, i7 0)" [filtro_imagen/top.cpp:17]   --->   Operation 36 'bitconcatenate' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i16 %tmp_6 to i19" [filtro_imagen/top.cpp:29]   --->   Operation 37 'zext' 'p_shl1_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.03ns)   --->   "%tmp_s = add i19 %p_shl1_cast, %p_shl_cast" [filtro_imagen/top.cpp:29]   --->   Operation 38 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.75ns)   --->   "br label %.preheader494" [filtro_imagen/top.cpp:18]   --->   Operation 39 'br' <Predicate = (!tmp)> <Delay = 0.75>
ST_2 : Operation 40 [1/1] (0.75ns)   --->   "br label %.preheader493" [filtro_imagen/top.cpp:34]   --->   Operation 40 'br' <Predicate = (tmp)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%col = phi i10 [ %col_2, %0 ], [ 0, %.preheader494.preheader ]"   --->   Operation 41 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.85ns)   --->   "%tmp_2 = icmp eq i10 %col, -384" [filtro_imagen/top.cpp:18]   --->   Operation 42 'icmp' 'tmp_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 43 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.93ns)   --->   "%col_2 = add i10 %col, 1" [filtro_imagen/top.cpp:18]   --->   Operation 44 'add' 'col_2' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader495.loopexit, label %0" [filtro_imagen/top.cpp:18]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_8 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %in_V_data_V, i3* %in_V_keep_V, i3* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)" [filtro_imagen/top.cpp:23]   --->   Operation 46 'read' 'empty_8' <Predicate = (!tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_8, 0" [filtro_imagen/top.cpp:23]   --->   Operation 47 'extractvalue' 'tmp_data_V_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 16, i32 23)" [filtro_imagen/top.cpp:27]   --->   Operation 48 'partselect' 'p_Result_s' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 8, i32 15)" [filtro_imagen/top.cpp:27]   --->   Operation 49 'partselect' 'p_Result_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i8 %p_Result_s to i9" [filtro_imagen/top.cpp:27]   --->   Operation 50 'zext' 'lhs_V_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i8 %p_Result_1 to i9" [filtro_imagen/top.cpp:27]   --->   Operation 51 'zext' 'rhs_V_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.90ns)   --->   "%ret_V = add i9 %lhs_V_cast, %rhs_V_cast" [filtro_imagen/top.cpp:27]   --->   Operation 52 'add' 'ret_V' <Predicate = (!tmp_2)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i24 %tmp_data_V_1 to i8" [filtro_imagen/top.cpp:27]   --->   Operation 53 'trunc' 'tmp_11' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i9 %ret_V to i10" [filtro_imagen/top.cpp:27]   --->   Operation 54 'zext' 'lhs_V_1_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i8 %tmp_11 to i10" [filtro_imagen/top.cpp:27]   --->   Operation 55 'zext' 'rhs_V_1_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into DSP with root node mul)   --->   "%ret_V_1 = add i10 %rhs_V_1_cast, %lhs_V_1_cast" [filtro_imagen/top.cpp:27]   --->   Operation 56 'add' 'ret_V_1' <Predicate = (!tmp_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into DSP with root node mul)   --->   "%zext_cast = zext i10 %ret_V_1 to i22" [filtro_imagen/top.cpp:27]   --->   Operation 57 'zext' 'zext_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul = mul i22 1366, %zext_cast" [filtro_imagen/top.cpp:27]   --->   Operation 58 'mul' 'mul' <Predicate = (!tmp_2)> <Delay = 2.84> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%pixel_gray_V = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %mul, i32 12, i32 19)" [filtro_imagen/top.cpp:27]   --->   Operation 59 'partselect' 'pixel_gray_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %col to i19" [filtro_imagen/top.cpp:29]   --->   Operation 60 'zext' 'tmp_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.05ns)   --->   "%tmp_13 = add i19 %tmp_s, %tmp_cast" [filtro_imagen/top.cpp:29]   --->   Operation 61 'add' 'tmp_13' <Predicate = (!tmp_2)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i19 %tmp_13 to i64" [filtro_imagen/top.cpp:29]   --->   Operation 62 'zext' 'tmp_19_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%img_V_addr = getelementptr [307200 x i8]* %img_V, i64 0, i64 %tmp_19_cast" [filtro_imagen/top.cpp:29]   --->   Operation 63 'getelementptr' 'img_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.35ns)   --->   "store i8 %pixel_gray_V, i8* %img_V_addr, align 1" [filtro_imagen/top.cpp:29]   --->   Operation 64 'store' <Predicate = (!tmp_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader494" [filtro_imagen/top.cpp:18]   --->   Operation 65 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader495"   --->   Operation 66 'br' <Predicate = (tmp_2)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.92>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%row_1 = phi i9 [ %row_3, %.preheader493.loopexit ], [ 0, %.preheader493.preheader ]"   --->   Operation 67 'phi' 'row_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.85ns)   --->   "%exitcond1 = icmp eq i9 %row_1, -32" [filtro_imagen/top.cpp:34]   --->   Operation 68 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 69 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.92ns)   --->   "%row_3 = add i9 %row_1, 1" [filtro_imagen/top.cpp:34]   --->   Operation 70 'add' 'row_3' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %.preheader492.preheader" [filtro_imagen/top.cpp:34]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.85ns)   --->   "%tmp_4 = icmp eq i9 %row_1, -33" [filtro_imagen/top.cpp:59]   --->   Operation 72 'icmp' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i9 %row_1 to i10" [filtro_imagen/top.cpp:35]   --->   Operation 73 'zext' 'tmp_5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.75ns)   --->   "br label %.preheader492" [filtro_imagen/top.cpp:35]   --->   Operation 74 'br' <Predicate = (!exitcond1)> <Delay = 0.75>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [filtro_imagen/top.cpp:63]   --->   Operation 75 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.93>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%col_1 = phi i10 [ %col_3, %.loopexit_ifconv ], [ 0, %.preheader492.preheader ]"   --->   Operation 76 'phi' 'col_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.85ns)   --->   "%exitcond2 = icmp eq i10 %col_1, -384" [filtro_imagen/top.cpp:35]   --->   Operation 77 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 78 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.93ns)   --->   "%col_3 = add i10 %col_1, 1" [filtro_imagen/top.cpp:35]   --->   Operation 79 'add' 'col_3' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader493.loopexit, label %.preheader491.preheader" [filtro_imagen/top.cpp:35]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %col_1 to i11" [filtro_imagen/top.cpp:41]   --->   Operation 81 'zext' 'tmp_7_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.75ns)   --->   "br label %.preheader491" [filtro_imagen/top.cpp:41]   --->   Operation 82 'br' <Predicate = (!exitcond2)> <Delay = 0.75>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader493"   --->   Operation 83 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.20>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%p_1 = phi i8 [ %p_0230_1, %2 ], [ 0, %.preheader491.preheader ]" [filtro_imagen/top.cpp:43]   --->   Operation 84 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%p_2 = phi i8 [ %p_0218_1, %2 ], [ 0, %.preheader491.preheader ]" [filtro_imagen/top.cpp:44]   --->   Operation 85 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %2 ], [ -1, %.preheader491.preheader ]"   --->   Operation 86 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.69ns)   --->   "%exitcond3 = icmp eq i3 %i, 2" [filtro_imagen/top.cpp:41]   --->   Operation 87 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 88 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit_ifconv, label %.preheader.preheader" [filtro_imagen/top.cpp:41]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i3 %i to i2" [filtro_imagen/top.cpp:43]   --->   Operation 90 'trunc' 'tmp_15' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i3 %i to i10" [filtro_imagen/top.cpp:43]   --->   Operation 91 'sext' 'tmp_8_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.92ns)   --->   "%tmp_9 = add i10 %tmp_5_cast, %tmp_8_cast" [filtro_imagen/top.cpp:43]   --->   Operation 92 'add' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_18 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %tmp_9, i9 0)" [filtro_imagen/top.cpp:43]   --->   Operation 93 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i19 %tmp_18 to i20" [filtro_imagen/top.cpp:43]   --->   Operation 94 'sext' 'p_shl3_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_19 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_9, i7 0)" [filtro_imagen/top.cpp:43]   --->   Operation 95 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i17 %tmp_19 to i20" [filtro_imagen/top.cpp:43]   --->   Operation 96 'sext' 'p_shl4_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.05ns)   --->   "%tmp_20 = add i20 %p_shl3_cast, %p_shl4_cast" [filtro_imagen/top.cpp:43]   --->   Operation 97 'add' 'tmp_20' <Predicate = (!exitcond3)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.62ns)   --->   "%tmp_10 = add i2 1, %tmp_15" [filtro_imagen/top.cpp:43]   --->   Operation 98 'add' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i2 %tmp_10 to i5" [filtro_imagen/top.cpp:43]   --->   Operation 99 'zext' 'tmp_11_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_21 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_10, i2 0)" [filtro_imagen/top.cpp:43]   --->   Operation 100 'bitconcatenate' 'tmp_21' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_21 to i5" [filtro_imagen/top.cpp:43]   --->   Operation 101 'zext' 'p_shl2_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.86ns)   --->   "%tmp_22 = sub i5 %p_shl2_cast, %tmp_11_cast" [filtro_imagen/top.cpp:43]   --->   Operation 102 'sub' 'tmp_22' <Predicate = (!exitcond3)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.75ns)   --->   "br label %.preheader" [filtro_imagen/top.cpp:42]   --->   Operation 103 'br' <Predicate = (!exitcond3)> <Delay = 0.75>
ST_6 : Operation 104 [1/1] (0.90ns)   --->   "%edge_w_V = add i8 %p_1, %p_2" [filtro_imagen/top.cpp:52]   --->   Operation 104 'add' 'edge_w_V' <Predicate = (exitcond3)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.85ns)   --->   "%tmp_3 = icmp ugt i8 %edge_w_V, -56" [filtro_imagen/top.cpp:54]   --->   Operation 105 'icmp' 'tmp_3' <Predicate = (exitcond3)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.85ns)   --->   "%tmp_5 = icmp ult i8 %edge_w_V, 100" [filtro_imagen/top.cpp:55]   --->   Operation 106 'icmp' 'tmp_5' <Predicate = (exitcond3)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node v2_V)   --->   "%p_s = select i1 %tmp_3, i8 -1, i8 0" [filtro_imagen/top.cpp:55]   --->   Operation 107 'select' 'p_s' <Predicate = (exitcond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node v2_V)   --->   "%tmp_7 = or i1 %tmp_3, %tmp_5" [filtro_imagen/top.cpp:55]   --->   Operation 108 'or' 'tmp_7' <Predicate = (exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.44ns) (out node of the LUT)   --->   "%v2_V = select i1 %tmp_7, i8 %p_s, i8 %edge_w_V" [filtro_imagen/top.cpp:55]   --->   Operation 109 'select' 'v2_V' <Predicate = (exitcond3)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_3 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %v2_V, i8 %v2_V, i8 %v2_V)" [filtro_imagen/top.cpp:57]   --->   Operation 110 'bitconcatenate' 'p_Result_3' <Predicate = (exitcond3)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.85ns)   --->   "%tmp_8 = icmp eq i10 %col_1, -385" [filtro_imagen/top.cpp:59]   --->   Operation 111 'icmp' 'tmp_8' <Predicate = (exitcond3)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.33ns)   --->   "%tmp_last_V = and i1 %tmp_4, %tmp_8" [filtro_imagen/top.cpp:59]   --->   Operation 112 'and' 'tmp_last_V' <Predicate = (exitcond3)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i24 %p_Result_3, i3 -1, i3 -1, i1 true, i1 %tmp_last_V, i1 true, i1 true)"   --->   Operation 113 'write' <Predicate = (exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 5> <Delay = 3.34>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%p_0230_1 = phi i8 [ %tmpX_V, %1 ], [ %p_1, %.preheader.preheader ]"   --->   Operation 114 'phi' 'p_0230_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%p_0218_1 = phi i8 [ %tmpY_V, %1 ], [ %p_2, %.preheader.preheader ]"   --->   Operation 115 'phi' 'p_0218_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_1, %1 ], [ -1, %.preheader.preheader ]"   --->   Operation 116 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.69ns)   --->   "%exitcond = icmp eq i3 %j, 2" [filtro_imagen/top.cpp:42]   --->   Operation 117 'icmp' 'exitcond' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 118 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [filtro_imagen/top.cpp:42]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i3 %j to i2" [filtro_imagen/top.cpp:43]   --->   Operation 120 'trunc' 'tmp_23' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i3 %j to i11" [filtro_imagen/top.cpp:43]   --->   Operation 121 'sext' 'tmp_14_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.93ns)   --->   "%tmp_12 = add i11 %tmp_14_cast, %tmp_7_cast" [filtro_imagen/top.cpp:43]   --->   Operation 122 'add' 'tmp_12' <Predicate = (!exitcond)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i11 %tmp_12 to i20" [filtro_imagen/top.cpp:43]   --->   Operation 123 'sext' 'tmp_13_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.06ns)   --->   "%tmp_24 = add i20 %tmp_20, %tmp_13_cast" [filtro_imagen/top.cpp:43]   --->   Operation 124 'add' 'tmp_24' <Predicate = (!exitcond)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i20 %tmp_24 to i64" [filtro_imagen/top.cpp:43]   --->   Operation 125 'sext' 'tmp_25_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%img_V_addr_1 = getelementptr [307200 x i8]* %img_V, i64 0, i64 %tmp_25_cast" [filtro_imagen/top.cpp:43]   --->   Operation 126 'getelementptr' 'img_V_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.62ns)   --->   "%tmp_14 = add i2 1, %tmp_23" [filtro_imagen/top.cpp:43]   --->   Operation 127 'add' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i2 %tmp_14 to i5" [filtro_imagen/top.cpp:43]   --->   Operation 128 'zext' 'tmp_15_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.87ns)   --->   "%tmp_25 = add i5 %tmp_22, %tmp_15_cast" [filtro_imagen/top.cpp:43]   --->   Operation 129 'add' 'tmp_25' <Predicate = (!exitcond)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i5 %tmp_25 to i64" [filtro_imagen/top.cpp:43]   --->   Operation 130 'sext' 'tmp_26_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%kernelX_addr = getelementptr [9 x i3]* @kernelX, i64 0, i64 %tmp_26_cast" [filtro_imagen/top.cpp:43]   --->   Operation 131 'getelementptr' 'kernelX_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%kernelY_addr = getelementptr [9 x i3]* @kernelY, i64 0, i64 %tmp_26_cast" [filtro_imagen/top.cpp:44]   --->   Operation 132 'getelementptr' 'kernelY_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 133 [2/2] (1.35ns)   --->   "%kernelX_load = load i3* %kernelX_addr, align 1" [filtro_imagen/top.cpp:43]   --->   Operation 133 'load' 'kernelX_load' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_7 : Operation 134 [2/2] (1.35ns)   --->   "%img_V_load = load i8* %img_V_addr_1, align 1" [filtro_imagen/top.cpp:43]   --->   Operation 134 'load' 'img_V_load' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_7 : Operation 135 [2/2] (1.35ns)   --->   "%kernelY_load = load i3* %kernelY_addr, align 1" [filtro_imagen/top.cpp:44]   --->   Operation 135 'load' 'kernelY_load' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_7 : Operation 136 [1/1] (0.74ns)   --->   "%j_1 = add i3 1, %j" [filtro_imagen/top.cpp:42]   --->   Operation 136 'add' 'j_1' <Predicate = (!exitcond)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.74ns)   --->   "%i_1 = add i3 %i, 1" [filtro_imagen/top.cpp:41]   --->   Operation 137 'add' 'i_1' <Predicate = (exitcond)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader491" [filtro_imagen/top.cpp:41]   --->   Operation 138 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.19>
ST_8 : Operation 139 [1/2] (1.35ns)   --->   "%kernelX_load = load i3* %kernelX_addr, align 1" [filtro_imagen/top.cpp:43]   --->   Operation 139 'load' 'kernelX_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%kernelX_load_cast = sext i3 %kernelX_load to i8" [filtro_imagen/top.cpp:43]   --->   Operation 140 'sext' 'kernelX_load_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/2] (1.35ns)   --->   "%img_V_load = load i8* %img_V_addr_1, align 1" [filtro_imagen/top.cpp:43]   --->   Operation 141 'load' 'img_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_8 : Operation 142 [1/1] (0.63ns) (grouped into DSP with root node tmpX_V)   --->   "%tmp_16 = mul i8 %img_V_load, %kernelX_load_cast" [filtro_imagen/top.cpp:43]   --->   Operation 142 'mul' 'tmp_16' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 143 [1/1] (2.20ns) (root node of the DSP)   --->   "%tmpX_V = add i8 %p_0230_1, %tmp_16" [filtro_imagen/top.cpp:43]   --->   Operation 143 'add' 'tmpX_V' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [1/2] (1.35ns)   --->   "%kernelY_load = load i3* %kernelY_addr, align 1" [filtro_imagen/top.cpp:44]   --->   Operation 144 'load' 'kernelY_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%kernelY_load_cast = sext i3 %kernelY_load to i8" [filtro_imagen/top.cpp:44]   --->   Operation 145 'sext' 'kernelY_load_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.63ns) (grouped into DSP with root node tmpY_V)   --->   "%tmp_17 = mul i8 %kernelY_load_cast, %img_V_load" [filtro_imagen/top.cpp:44]   --->   Operation 146 'mul' 'tmp_17' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 147 [1/1] (2.20ns) (root node of the DSP)   --->   "%tmpY_V = add i8 %p_0218_1, %tmp_17" [filtro_imagen/top.cpp:44]   --->   Operation 147 'add' 'tmpY_V' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader" [filtro_imagen/top.cpp:42]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 149 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i24 %p_Result_3, i3 -1, i3 -1, i1 true, i1 %tmp_last_V, i1 true, i1 true)"   --->   Operation 149 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "br label %.preheader492" [filtro_imagen/top.cpp:35]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernelX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernelY]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10       (specbitsmap      ) [ 0000000000]
StgValue_11       (specbitsmap      ) [ 0000000000]
StgValue_12       (specbitsmap      ) [ 0000000000]
StgValue_13       (specbitsmap      ) [ 0000000000]
StgValue_14       (specbitsmap      ) [ 0000000000]
StgValue_15       (specbitsmap      ) [ 0000000000]
StgValue_16       (specbitsmap      ) [ 0000000000]
StgValue_17       (specbitsmap      ) [ 0000000000]
StgValue_18       (specbitsmap      ) [ 0000000000]
StgValue_19       (specbitsmap      ) [ 0000000000]
StgValue_20       (specbitsmap      ) [ 0000000000]
StgValue_21       (specbitsmap      ) [ 0000000000]
StgValue_22       (specbitsmap      ) [ 0000000000]
StgValue_23       (specbitsmap      ) [ 0000000000]
StgValue_24       (spectopmodule    ) [ 0000000000]
img_V             (alloca           ) [ 0011111111]
StgValue_26       (specinterface    ) [ 0000000000]
StgValue_27       (specinterface    ) [ 0000000000]
StgValue_28       (br               ) [ 0111000000]
row               (phi              ) [ 0010000000]
tmp               (icmp             ) [ 0011000000]
empty             (speclooptripcount) [ 0000000000]
row_2             (add              ) [ 0111000000]
StgValue_33       (br               ) [ 0000000000]
tmp_1             (bitconcatenate   ) [ 0000000000]
p_shl_cast        (zext             ) [ 0000000000]
tmp_6             (bitconcatenate   ) [ 0000000000]
p_shl1_cast       (zext             ) [ 0000000000]
tmp_s             (add              ) [ 0001000000]
StgValue_39       (br               ) [ 0011000000]
StgValue_40       (br               ) [ 0011111111]
col               (phi              ) [ 0001000000]
tmp_2             (icmp             ) [ 0011000000]
empty_7           (speclooptripcount) [ 0000000000]
col_2             (add              ) [ 0011000000]
StgValue_45       (br               ) [ 0000000000]
empty_8           (read             ) [ 0000000000]
tmp_data_V_1      (extractvalue     ) [ 0000000000]
p_Result_s        (partselect       ) [ 0000000000]
p_Result_1        (partselect       ) [ 0000000000]
lhs_V_cast        (zext             ) [ 0000000000]
rhs_V_cast        (zext             ) [ 0000000000]
ret_V             (add              ) [ 0000000000]
tmp_11            (trunc            ) [ 0000000000]
lhs_V_1_cast      (zext             ) [ 0000000000]
rhs_V_1_cast      (zext             ) [ 0000000000]
ret_V_1           (add              ) [ 0000000000]
zext_cast         (zext             ) [ 0000000000]
mul               (mul              ) [ 0000000000]
pixel_gray_V      (partselect       ) [ 0000000000]
tmp_cast          (zext             ) [ 0000000000]
tmp_13            (add              ) [ 0000000000]
tmp_19_cast       (zext             ) [ 0000000000]
img_V_addr        (getelementptr    ) [ 0000000000]
StgValue_64       (store            ) [ 0000000000]
StgValue_65       (br               ) [ 0011000000]
StgValue_66       (br               ) [ 0111000000]
row_1             (phi              ) [ 0000100000]
exitcond1         (icmp             ) [ 0000111111]
empty_9           (speclooptripcount) [ 0000000000]
row_3             (add              ) [ 0010111111]
StgValue_71       (br               ) [ 0000000000]
tmp_4             (icmp             ) [ 0000011111]
tmp_5_cast        (zext             ) [ 0000011111]
StgValue_74       (br               ) [ 0000111111]
StgValue_75       (ret              ) [ 0000000000]
col_1             (phi              ) [ 0000011110]
exitcond2         (icmp             ) [ 0000111111]
empty_10          (speclooptripcount) [ 0000000000]
col_3             (add              ) [ 0000111111]
StgValue_80       (br               ) [ 0000000000]
tmp_7_cast        (zext             ) [ 0000001110]
StgValue_82       (br               ) [ 0000111111]
StgValue_83       (br               ) [ 0010111111]
p_1               (phi              ) [ 0000001110]
p_2               (phi              ) [ 0000001110]
i                 (phi              ) [ 0000001110]
exitcond3         (icmp             ) [ 0000111111]
empty_11          (speclooptripcount) [ 0000000000]
StgValue_89       (br               ) [ 0000000000]
tmp_15            (trunc            ) [ 0000000000]
tmp_8_cast        (sext             ) [ 0000000000]
tmp_9             (add              ) [ 0000000000]
tmp_18            (bitconcatenate   ) [ 0000000000]
p_shl3_cast       (sext             ) [ 0000000000]
tmp_19            (bitconcatenate   ) [ 0000000000]
p_shl4_cast       (sext             ) [ 0000000000]
tmp_20            (add              ) [ 0000000110]
tmp_10            (add              ) [ 0000000000]
tmp_11_cast       (zext             ) [ 0000000000]
tmp_21            (bitconcatenate   ) [ 0000000000]
p_shl2_cast       (zext             ) [ 0000000000]
tmp_22            (sub              ) [ 0000000110]
StgValue_103      (br               ) [ 0000111111]
edge_w_V          (add              ) [ 0000000000]
tmp_3             (icmp             ) [ 0000000000]
tmp_5             (icmp             ) [ 0000000000]
p_s               (select           ) [ 0000000000]
tmp_7             (or               ) [ 0000000000]
v2_V              (select           ) [ 0000000000]
p_Result_3        (bitconcatenate   ) [ 0000000001]
tmp_8             (icmp             ) [ 0000000000]
tmp_last_V        (and              ) [ 0000000001]
p_0230_1          (phi              ) [ 0000111111]
p_0218_1          (phi              ) [ 0000111111]
j                 (phi              ) [ 0000000100]
exitcond          (icmp             ) [ 0000111111]
empty_12          (speclooptripcount) [ 0000000000]
StgValue_119      (br               ) [ 0000000000]
tmp_23            (trunc            ) [ 0000000000]
tmp_14_cast       (sext             ) [ 0000000000]
tmp_12            (add              ) [ 0000000000]
tmp_13_cast       (sext             ) [ 0000000000]
tmp_24            (add              ) [ 0000000000]
tmp_25_cast       (sext             ) [ 0000000000]
img_V_addr_1      (getelementptr    ) [ 0000000010]
tmp_14            (add              ) [ 0000000000]
tmp_15_cast       (zext             ) [ 0000000000]
tmp_25            (add              ) [ 0000000000]
tmp_26_cast       (sext             ) [ 0000000000]
kernelX_addr      (getelementptr    ) [ 0000000010]
kernelY_addr      (getelementptr    ) [ 0000000010]
j_1               (add              ) [ 0000111111]
i_1               (add              ) [ 0000111111]
StgValue_138      (br               ) [ 0000111111]
kernelX_load      (load             ) [ 0000000000]
kernelX_load_cast (sext             ) [ 0000000000]
img_V_load        (load             ) [ 0000000000]
tmp_16            (mul              ) [ 0000000000]
tmpX_V            (add              ) [ 0000111111]
kernelY_load      (load             ) [ 0000000000]
kernelY_load_cast (sext             ) [ 0000000000]
tmp_17            (mul              ) [ 0000000000]
tmpY_V            (add              ) [ 0000111111]
StgValue_148      (br               ) [ 0000111111]
StgValue_149      (write            ) [ 0000000000]
StgValue_150      (br               ) [ 0000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernelX">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelX"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernelY">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernelY"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_filter_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="img_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_8_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="34" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="0" index="3" bw="3" slack="0"/>
<pin id="143" dir="0" index="4" bw="1" slack="0"/>
<pin id="144" dir="0" index="5" bw="1" slack="0"/>
<pin id="145" dir="0" index="6" bw="1" slack="0"/>
<pin id="146" dir="0" index="7" bw="1" slack="0"/>
<pin id="147" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_8/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="0" index="3" bw="3" slack="0"/>
<pin id="161" dir="0" index="4" bw="1" slack="0"/>
<pin id="162" dir="0" index="5" bw="1" slack="0"/>
<pin id="163" dir="0" index="6" bw="1" slack="0"/>
<pin id="164" dir="0" index="7" bw="1" slack="0"/>
<pin id="165" dir="0" index="8" bw="24" slack="0"/>
<pin id="166" dir="0" index="9" bw="1" slack="0"/>
<pin id="167" dir="0" index="10" bw="1" slack="0"/>
<pin id="168" dir="0" index="11" bw="1" slack="0"/>
<pin id="169" dir="0" index="12" bw="1" slack="0"/>
<pin id="170" dir="0" index="13" bw="1" slack="0"/>
<pin id="171" dir="0" index="14" bw="1" slack="0"/>
<pin id="172" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_113/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="img_V_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="19" slack="0"/>
<pin id="190" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_V_addr/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="19" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_64/3 img_V_load/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="img_V_addr_1_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="20" slack="0"/>
<pin id="202" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_V_addr_1/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="kernelX_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernelX_addr/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="kernelY_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernelY_addr/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernelX_load/7 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernelY_load/7 "/>
</bind>
</comp>

<comp id="231" class="1005" name="row_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="1"/>
<pin id="233" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="row_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="9" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="col_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="1"/>
<pin id="244" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="col_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="1" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="row_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="1"/>
<pin id="255" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row_1 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="row_1_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_1/4 "/>
</bind>
</comp>

<comp id="264" class="1005" name="col_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="1"/>
<pin id="266" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col_1 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="col_1_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_1/5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="p_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_1_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/6 "/>
</bind>
</comp>

<comp id="288" class="1005" name="p_2_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="1"/>
<pin id="290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_2 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_2_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2/6 "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="1"/>
<pin id="302" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="312" class="1005" name="p_0230_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0230_1 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_0230_1_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="8" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0230_1/7 "/>
</bind>
</comp>

<comp id="324" class="1005" name="p_0218_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0218_1 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_0218_1_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="8" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0218_1/7 "/>
</bind>
</comp>

<comp id="336" class="1005" name="j_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="1"/>
<pin id="338" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="j_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="0" index="1" bw="9" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="row_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="18" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_shl_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="18" slack="0"/>
<pin id="369" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="9" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_shl1_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_s_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="18" slack="0"/>
<pin id="386" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="0" index="1" bw="10" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="col_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_data_V_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="34" slack="0"/>
<pin id="403" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_Result_s_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="24" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Result_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="24" slack="0"/>
<pin id="418" dir="0" index="2" bw="5" slack="0"/>
<pin id="419" dir="0" index="3" bw="5" slack="0"/>
<pin id="420" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="lhs_V_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="rhs_V_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="ret_V_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_11_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="24" slack="0"/>
<pin id="441" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="lhs_V_1_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="0"/>
<pin id="445" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="rhs_V_1_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_cast/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="pixel_gray_V_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="22" slack="0"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="0" index="3" bw="6" slack="0"/>
<pin id="456" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_gray_V/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_13_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="19" slack="1"/>
<pin id="467" dir="0" index="1" bw="10" slack="0"/>
<pin id="468" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_19_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="19" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="exitcond1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="0"/>
<pin id="477" dir="0" index="1" bw="9" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="row_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_4_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="0"/>
<pin id="489" dir="0" index="1" bw="9" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_5_cast_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="exitcond2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="0"/>
<pin id="499" dir="0" index="1" bw="10" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="col_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_3/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_7_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="exitcond3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="0"/>
<pin id="515" dir="0" index="1" bw="3" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_15_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_8_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_9_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="9" slack="2"/>
<pin id="529" dir="0" index="1" bw="3" slack="0"/>
<pin id="530" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_18_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="19" slack="0"/>
<pin id="534" dir="0" index="1" bw="10" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_shl3_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="19" slack="0"/>
<pin id="542" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_19_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="17" slack="0"/>
<pin id="546" dir="0" index="1" bw="10" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_shl4_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="17" slack="0"/>
<pin id="554" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl4_cast/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_20_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="19" slack="0"/>
<pin id="558" dir="0" index="1" bw="17" slack="0"/>
<pin id="559" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_10_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_11_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_21_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="2" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_shl2_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_22_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="edge_w_V_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="edge_w_V/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_5_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_s_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="8" slack="0"/>
<pin id="612" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_7_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="v2_V_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="0" index="2" bw="8" slack="0"/>
<pin id="626" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v2_V/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="p_Result_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="24" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="0" index="2" bw="8" slack="0"/>
<pin id="634" dir="0" index="3" bw="8" slack="0"/>
<pin id="635" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_8_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="1"/>
<pin id="643" dir="0" index="1" bw="10" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_last_V_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="2"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="exitcond_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="0"/>
<pin id="655" dir="0" index="1" bw="3" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_23_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="0"/>
<pin id="661" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_14_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="0"/>
<pin id="665" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14_cast/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_12_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="0"/>
<pin id="669" dir="0" index="1" bw="10" slack="2"/>
<pin id="670" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_13_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="0"/>
<pin id="674" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_24_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="20" slack="1"/>
<pin id="678" dir="0" index="1" bw="11" slack="0"/>
<pin id="679" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_25_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="20" slack="0"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_14_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="2" slack="0"/>
<pin id="689" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_15_cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="2" slack="0"/>
<pin id="694" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_25_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="1"/>
<pin id="698" dir="0" index="1" bw="2" slack="0"/>
<pin id="699" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_26_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="0"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="j_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="3" slack="0"/>
<pin id="710" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="i_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="1"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="kernelX_load_cast_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="0"/>
<pin id="721" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernelX_load_cast/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="kernelY_load_cast_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="0"/>
<pin id="725" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernelY_load_cast/8 "/>
</bind>
</comp>

<comp id="727" class="1007" name="grp_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="0" index="1" bw="9" slack="0"/>
<pin id="730" dir="0" index="2" bw="22" slack="0"/>
<pin id="731" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_1/3 zext_cast/3 mul/3 "/>
</bind>
</comp>

<comp id="736" class="1007" name="grp_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="3" slack="0"/>
<pin id="739" dir="0" index="2" bw="8" slack="1"/>
<pin id="740" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_16/8 tmpX_V/8 "/>
</bind>
</comp>

<comp id="744" class="1007" name="grp_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="0"/>
<pin id="746" dir="0" index="1" bw="8" slack="0"/>
<pin id="747" dir="0" index="2" bw="8" slack="1"/>
<pin id="748" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_17/8 tmpY_V/8 "/>
</bind>
</comp>

<comp id="755" class="1005" name="row_2_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="9" slack="0"/>
<pin id="757" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row_2 "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_s_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="19" slack="1"/>
<pin id="762" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="768" class="1005" name="col_2_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="10" slack="0"/>
<pin id="770" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

<comp id="776" class="1005" name="row_3_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="9" slack="0"/>
<pin id="778" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row_3 "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_4_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="2"/>
<pin id="783" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_5_cast_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="10" slack="2"/>
<pin id="788" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="794" class="1005" name="col_3_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="10" slack="0"/>
<pin id="796" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col_3 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_7_cast_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="11" slack="2"/>
<pin id="801" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_20_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="20" slack="1"/>
<pin id="809" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp_22_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="1"/>
<pin id="814" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="817" class="1005" name="p_Result_3_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="24" slack="1"/>
<pin id="819" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_last_V_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="830" class="1005" name="img_V_addr_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="19" slack="1"/>
<pin id="832" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="img_V_addr_1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="kernelX_addr_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="4" slack="1"/>
<pin id="837" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernelX_addr "/>
</bind>
</comp>

<comp id="840" class="1005" name="kernelY_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="1"/>
<pin id="842" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernelY_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="j_1_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="0"/>
<pin id="847" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="850" class="1005" name="i_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="3" slack="1"/>
<pin id="852" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmpX_V_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmpX_V "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmpY_V_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="1"/>
<pin id="862" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmpY_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="148"><net_src comp="76" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="173"><net_src comp="128" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="156" pin=5"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="156" pin=6"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="156" pin=7"/></net>

<net id="181"><net_src comp="102" pin="0"/><net_sink comp="156" pin=9"/></net>

<net id="182"><net_src comp="102" pin="0"/><net_sink comp="156" pin=10"/></net>

<net id="183"><net_src comp="130" pin="0"/><net_sink comp="156" pin=11"/></net>

<net id="184"><net_src comp="130" pin="0"/><net_sink comp="156" pin=13"/></net>

<net id="185"><net_src comp="130" pin="0"/><net_sink comp="156" pin=14"/></net>

<net id="191"><net_src comp="96" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="96" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="96" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="96" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="204" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="198" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="230"><net_src comp="211" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="68" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="275"><net_src comp="268" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="100" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="100" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="102" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="322"><net_src comp="276" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="334"><net_src comp="288" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="102" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="235" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="235" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="60" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="235" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="235" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="367" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="246" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="246" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="138" pin="8"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="78" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="80" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="421"><net_src comp="78" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="401" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="84" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="86" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="405" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="415" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="425" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="401" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="433" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="439" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="90" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="92" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="459"><net_src comp="94" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="460"><net_src comp="451" pin="4"/><net_sink comp="192" pin=1"/></net>

<net id="464"><net_src comp="246" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="465" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="479"><net_src comp="257" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="54" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="257" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="60" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="257" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="98" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="257" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="268" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="70" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="268" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="74" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="268" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="304" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="104" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="304" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="304" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="108" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="527" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="52" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="110" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="527" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="66" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="540" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="112" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="519" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="114" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="562" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="116" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="568" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="280" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="292" pin="4"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="118" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="590" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="120" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="596" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="122" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="100" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="596" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="602" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="608" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="590" pin="2"/><net_sink comp="622" pin=2"/></net>

<net id="636"><net_src comp="124" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="622" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="622" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="622" pin="3"/><net_sink comp="630" pin=3"/></net>

<net id="640"><net_src comp="630" pin="4"/><net_sink comp="156" pin=8"/></net>

<net id="645"><net_src comp="264" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="126" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="652"><net_src comp="647" pin="2"/><net_sink comp="156" pin=12"/></net>

<net id="657"><net_src comp="340" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="104" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="340" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="340" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="672" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="676" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="690"><net_src comp="112" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="659" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="711"><net_src comp="132" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="340" pin="4"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="300" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="132" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="218" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="225" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="447" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="443" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="88" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="735"><net_src comp="727" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="741"><net_src comp="192" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="719" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="312" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="749"><net_src comp="723" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="192" pin="3"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="324" pin="1"/><net_sink comp="744" pin=2"/></net>

<net id="758"><net_src comp="353" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="763"><net_src comp="383" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="771"><net_src comp="395" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="779"><net_src comp="481" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="784"><net_src comp="487" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="789"><net_src comp="493" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="797"><net_src comp="503" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="802"><net_src comp="509" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="810"><net_src comp="556" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="815"><net_src comp="584" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="820"><net_src comp="630" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="156" pin=8"/></net>

<net id="825"><net_src comp="647" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="156" pin=12"/></net>

<net id="833"><net_src comp="198" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="838"><net_src comp="204" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="843"><net_src comp="211" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="848"><net_src comp="707" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="853"><net_src comp="713" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="858"><net_src comp="736" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="863"><net_src comp="744" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="328" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {9 }
	Port: out_V_keep_V | {9 }
	Port: out_V_strb_V | {9 }
	Port: out_V_user_V | {9 }
	Port: out_V_last_V | {9 }
	Port: out_V_id_V | {9 }
	Port: out_V_dest_V | {9 }
 - Input state : 
	Port: img_filter : in_V_data_V | {3 }
	Port: img_filter : in_V_keep_V | {3 }
	Port: img_filter : in_V_strb_V | {3 }
	Port: img_filter : in_V_user_V | {3 }
	Port: img_filter : in_V_last_V | {3 }
	Port: img_filter : in_V_id_V | {3 }
	Port: img_filter : in_V_dest_V | {3 }
	Port: img_filter : kernelX | {7 8 }
	Port: img_filter : kernelY | {7 8 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		row_2 : 1
		StgValue_33 : 2
		tmp_1 : 1
		p_shl_cast : 2
		tmp_6 : 1
		p_shl1_cast : 2
		tmp_s : 3
	State 3
		tmp_2 : 1
		col_2 : 1
		StgValue_45 : 2
		p_Result_s : 1
		p_Result_1 : 1
		lhs_V_cast : 2
		rhs_V_cast : 2
		ret_V : 3
		tmp_11 : 1
		lhs_V_1_cast : 4
		rhs_V_1_cast : 2
		ret_V_1 : 5
		zext_cast : 6
		mul : 7
		pixel_gray_V : 8
		tmp_cast : 1
		tmp_13 : 2
		tmp_19_cast : 3
		img_V_addr : 4
		StgValue_64 : 9
	State 4
		exitcond1 : 1
		row_3 : 1
		StgValue_71 : 2
		tmp_4 : 1
		tmp_5_cast : 1
	State 5
		exitcond2 : 1
		col_3 : 1
		StgValue_80 : 2
		tmp_7_cast : 1
	State 6
		exitcond3 : 1
		StgValue_89 : 2
		tmp_15 : 1
		tmp_8_cast : 1
		tmp_9 : 2
		tmp_18 : 3
		p_shl3_cast : 4
		tmp_19 : 3
		p_shl4_cast : 4
		tmp_20 : 5
		tmp_10 : 2
		tmp_11_cast : 3
		tmp_21 : 3
		p_shl2_cast : 4
		tmp_22 : 5
		edge_w_V : 1
		tmp_3 : 2
		tmp_5 : 2
		p_s : 3
		tmp_7 : 3
		v2_V : 3
		p_Result_3 : 4
		tmp_last_V : 1
		StgValue_113 : 5
	State 7
		exitcond : 1
		StgValue_119 : 2
		tmp_23 : 1
		tmp_14_cast : 1
		tmp_12 : 2
		tmp_13_cast : 3
		tmp_24 : 4
		tmp_25_cast : 5
		img_V_addr_1 : 6
		tmp_14 : 2
		tmp_15_cast : 3
		tmp_25 : 4
		tmp_26_cast : 5
		kernelX_addr : 6
		kernelY_addr : 6
		kernelX_load : 7
		img_V_load : 7
		kernelY_load : 7
		j_1 : 1
	State 8
		kernelX_load_cast : 1
		tmp_16 : 2
		tmpX_V : 3
		kernelY_load_cast : 1
		tmp_17 : 2
		tmpY_V : 3
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |       row_2_fu_353       |    0    |    0    |    16   |
|          |       tmp_s_fu_383       |    0    |    0    |    25   |
|          |       col_2_fu_395       |    0    |    0    |    17   |
|          |       ret_V_fu_433       |    0    |    0    |    15   |
|          |       tmp_13_fu_465      |    0    |    0    |    26   |
|          |       row_3_fu_481       |    0    |    0    |    16   |
|          |       col_3_fu_503       |    0    |    0    |    17   |
|          |       tmp_9_fu_527       |    0    |    0    |    16   |
|    add   |       tmp_20_fu_556      |    0    |    0    |    26   |
|          |       tmp_10_fu_562      |    0    |    0    |    9    |
|          |      edge_w_V_fu_590     |    0    |    0    |    15   |
|          |       tmp_12_fu_667      |    0    |    0    |    17   |
|          |       tmp_24_fu_676      |    0    |    0    |    27   |
|          |       tmp_14_fu_686      |    0    |    0    |    9    |
|          |       tmp_25_fu_696      |    0    |    0    |    15   |
|          |        j_1_fu_707        |    0    |    0    |    11   |
|          |        i_1_fu_713        |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_347        |    0    |    0    |    13   |
|          |       tmp_2_fu_389       |    0    |    0    |    13   |
|          |     exitcond1_fu_475     |    0    |    0    |    13   |
|          |       tmp_4_fu_487       |    0    |    0    |    13   |
|   icmp   |     exitcond2_fu_497     |    0    |    0    |    13   |
|          |     exitcond3_fu_513     |    0    |    0    |    9    |
|          |       tmp_3_fu_596       |    0    |    0    |    11   |
|          |       tmp_5_fu_602       |    0    |    0    |    11   |
|          |       tmp_8_fu_641       |    0    |    0    |    13   |
|          |      exitcond_fu_653     |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|  select  |        p_s_fu_608        |    0    |    0    |    8    |
|          |        v2_V_fu_622       |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    sub   |       tmp_22_fu_584      |    0    |    0    |    12   |
|----------|--------------------------|---------|---------|---------|
|    or    |       tmp_7_fu_616       |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    and   |     tmp_last_V_fu_647    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_736        |    1    |    0    |    0    |
|          |        grp_fu_744        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  addmul  |        grp_fu_727        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |    empty_8_read_fu_138   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |     grp_write_fu_156     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_1_fu_359       |    0    |    0    |    0    |
|          |       tmp_6_fu_371       |    0    |    0    |    0    |
|bitconcatenate|       tmp_18_fu_532      |    0    |    0    |    0    |
|          |       tmp_19_fu_544      |    0    |    0    |    0    |
|          |       tmp_21_fu_572      |    0    |    0    |    0    |
|          |     p_Result_3_fu_630    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_shl_cast_fu_367    |    0    |    0    |    0    |
|          |    p_shl1_cast_fu_379    |    0    |    0    |    0    |
|          |     lhs_V_cast_fu_425    |    0    |    0    |    0    |
|          |     rhs_V_cast_fu_429    |    0    |    0    |    0    |
|          |    lhs_V_1_cast_fu_443   |    0    |    0    |    0    |
|          |    rhs_V_1_cast_fu_447   |    0    |    0    |    0    |
|   zext   |      tmp_cast_fu_461     |    0    |    0    |    0    |
|          |    tmp_19_cast_fu_470    |    0    |    0    |    0    |
|          |     tmp_5_cast_fu_493    |    0    |    0    |    0    |
|          |     tmp_7_cast_fu_509    |    0    |    0    |    0    |
|          |    tmp_11_cast_fu_568    |    0    |    0    |    0    |
|          |    p_shl2_cast_fu_580    |    0    |    0    |    0    |
|          |    tmp_15_cast_fu_692    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|extractvalue|    tmp_data_V_1_fu_401   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_405    |    0    |    0    |    0    |
|partselect|     p_Result_1_fu_415    |    0    |    0    |    0    |
|          |    pixel_gray_V_fu_451   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_11_fu_439      |    0    |    0    |    0    |
|   trunc  |       tmp_15_fu_519      |    0    |    0    |    0    |
|          |       tmp_23_fu_659      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     tmp_8_cast_fu_523    |    0    |    0    |    0    |
|          |    p_shl3_cast_fu_540    |    0    |    0    |    0    |
|          |    p_shl4_cast_fu_552    |    0    |    0    |    0    |
|          |    tmp_14_cast_fu_663    |    0    |    0    |    0    |
|   sext   |    tmp_13_cast_fu_672    |    0    |    0    |    0    |
|          |    tmp_25_cast_fu_681    |    0    |    0    |    0    |
|          |    tmp_26_cast_fu_701    |    0    |    0    |    0    |
|          | kernelX_load_cast_fu_719 |    0    |    0    |    0    |
|          | kernelY_load_cast_fu_723 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    3    |    0    |   438   |
|----------|--------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| img_V |   150  |    0   |    0   |
|kernelX|    0   |    3   |    1   |
|kernelY|    0   |    3   |    1   |
+-------+--------+--------+--------+
| Total |   150  |    6   |    2   |
+-------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    col_1_reg_264   |   10   |
|    col_2_reg_768   |   10   |
|    col_3_reg_794   |   10   |
|     col_reg_242    |   10   |
|     i_1_reg_850    |    3   |
|      i_reg_300     |    3   |
|img_V_addr_1_reg_830|   19   |
|     j_1_reg_845    |    3   |
|      j_reg_336     |    3   |
|kernelX_addr_reg_835|    4   |
|kernelY_addr_reg_840|    4   |
|  p_0218_1_reg_324  |    8   |
|  p_0230_1_reg_312  |    8   |
|     p_1_reg_276    |    8   |
|     p_2_reg_288    |    8   |
| p_Result_3_reg_817 |   24   |
|    row_1_reg_253   |    9   |
|    row_2_reg_755   |    9   |
|    row_3_reg_776   |    9   |
|     row_reg_231    |    9   |
|   tmpX_V_reg_855   |    8   |
|   tmpY_V_reg_860   |    8   |
|   tmp_20_reg_807   |   20   |
|   tmp_22_reg_812   |    5   |
|    tmp_4_reg_781   |    1   |
| tmp_5_cast_reg_786 |   10   |
| tmp_7_cast_reg_799 |   11   |
| tmp_last_V_reg_822 |    1   |
|    tmp_s_reg_760   |   19   |
+--------------------+--------+
|        Total       |   254  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_156 |  p8  |   2  |  24  |   48   ||    9    |
|  grp_write_fu_156 |  p12 |   2  |   1  |    2   ||    9    |
| grp_access_fu_192 |  p0  |   3  |  19  |   57   ||    15   |
| grp_access_fu_218 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_225 |  p0  |   2  |   4  |    8   ||    9    |
|   col_1_reg_264   |  p0  |   2  |  10  |   20   ||    9    |
|    p_1_reg_276    |  p0  |   2  |   8  |   16   ||    9    |
|    p_2_reg_288    |  p0  |   2  |   8  |   16   ||    9    |
|     i_reg_300     |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   181  || 7.22475 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   438  |
|   Memory  |   150  |    -   |    -   |    6   |    2   |
|Multiplexer|    -   |    -   |    7   |    -   |   87   |
|  Register |    -   |    -   |    -   |   254  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   150  |    3   |    7   |   260  |   527  |
+-----------+--------+--------+--------+--------+--------+
