# UVM éªŒè¯å¹³å° - ä¸­æ–‡æ–‡æ¡£

## ğŸ“– ç›®å½•

- [ç®€ä»‹](#ç®€ä»‹)
- [å¿«é€Ÿå¼€å§‹](#å¿«é€Ÿå¼€å§‹)
- [ç›®å½•ç»“æ„](#ç›®å½•ç»“æ„)
- [æµ‹è¯•ç”¨ä¾‹](#æµ‹è¯•ç”¨ä¾‹)
- [å¼€å‘æŒ‡å—](#å¼€å‘æŒ‡å—)
- [å¸¸è§é—®é¢˜](#å¸¸è§é—®é¢˜)

## ç®€ä»‹

UVM Verification Platform æ˜¯ä¸€ä¸ªä¸“ä¸šçº§çš„ UVM éªŒè¯ç¯å¢ƒæ¨¡æ¿ï¼Œé€‚ç”¨äºèŠ¯ç‰‡éªŒè¯å·¥ç¨‹å¸ˆã€‚

### ä¸»è¦ç‰¹æ€§

- âœ… UVM 1.2 æ ‡å‡†å…¼å®¹
- âœ… å®Œæ•´çš„ AXI4-Lite Agent
- âœ… ä¸°å¯Œçš„æµ‹è¯•ç”¨ä¾‹åº“
- âœ… è‡ªåŠ¨åŒ–å›å½’æµ‹è¯•
- âœ… Docker æ”¯æŒ

## å¿«é€Ÿå¼€å§‹

### ç¯å¢ƒè¦æ±‚

- Linux/macOS
- VCS æˆ– NCsim ä»¿çœŸå™¨
- Python 3.6+

### å®‰è£…

```bash
# å…‹éš†ä»“åº“
git clone https://github.com/jingzhoushii/uvm-verification-platform.git
cd uvm-verification-platform

# è®¾ç½®ç¯å¢ƒå˜é‡
export VCS_HOME=/path/to/vcs
export UVM_HOME=/path/to/uvm
```

### ç¼–è¯‘

```bash
make compile
```

### è¿è¡Œæµ‹è¯•

```bash
# è¿è¡Œå†’çƒŸæµ‹è¯•
make smoke

# è¿è¡Œæ‰€æœ‰æµ‹è¯•
make regress
```

## ç›®å½•ç»“æ„

```
uvm-verification-platform/
â”œâ”€â”€ tb/                     # Testbench
â”‚   â”œâ”€â”€ agent/              # AXI Agent
â”‚   â”œâ”€â”€ component/          # ç»„ä»¶
â”‚   â”œâ”€â”€ env/                # ç¯å¢ƒ
â”‚   â”œâ”€â”€ seq/                # åºåˆ—
â”‚   â””â”€â”€ test/               # æµ‹è¯•ç”¨ä¾‹
â”œâ”€â”€ sim/                    # ä»¿çœŸè„šæœ¬
â”œâ”€â”€ regress/               # å›å½’æµ‹è¯•
â”œâ”€â”€ scripts/                # å·¥å…·è„šæœ¬
â”œâ”€â”€ docs/                   # æ–‡æ¡£
â””â”€â”€ Makefile               # æ„å»ºè„šæœ¬
```

## æµ‹è¯•ç”¨ä¾‹

| æµ‹è¯•åç§° | æè¿° | ä¼˜å…ˆçº§ |
|----------|------|--------|
| smoke_test | å†’çƒŸæµ‹è¯• | P0 |
| base_test | åŸºç¡€æµ‹è¯• | P1 |
| demo_test | æ¼”ç¤ºæµ‹è¯• | P1 |
| axi_single_test | å•æ¬¡ä¼ è¾“ | P1 |
| axi_burst_test | çªå‘ä¼ è¾“ | P1 |
| axi_random_test | éšæœºæµ‹è¯• | P1 |
| axi_error_test | é”™è¯¯æ³¨å…¥ | P2 |
| axi_reg_test | å¯„å­˜å™¨è¯»å†™ | P1 |
| axi_boundary_test | è¾¹ç•Œæµ‹è¯• | P1 |

## å¼€å‘æŒ‡å—

### æ·»åŠ æ–°æµ‹è¯•

1. åœ¨ `tb/test/` åˆ›å»ºæ–°æ–‡ä»¶
2. ç»§æ‰¿ `base_test` ç±»
3. å®ç° `run_phase` ä»»åŠ¡
4. æ›´æ–° `regress/testlist.yaml`

ç¤ºä¾‹ï¼š

```systemverilog
class my_test extends base_test;
  `uvm_component_utils(my_test)
  
  virtual task run_phase(uvm_phase phase);
    phase.raise_objection(this);
    // æµ‹è¯•ä»£ç 
    phase.drop_objection(this);
  endtask
endclass
```

### æ·»åŠ æ–°åºåˆ—

1. åœ¨ `tb/seq/` åˆ›å»ºæ–°æ–‡ä»¶
2. ç»§æ‰¿ `uvm_sequence`
3. å®ç° `body` ä»»åŠ¡

## å¸¸è§é—®é¢˜

### Q: ç¼–è¯‘æŠ¥é”™ï¼Ÿ

A: æ£€æŸ¥ç¯å¢ƒå˜é‡æ˜¯å¦è®¾ç½®æ­£ç¡®ï¼š
```bash
echo $VCS_HOME
echo $UVM_HOME
```

### Q: ä»¿çœŸå™¨ä¸è¯†åˆ«ï¼Ÿ

A: ç¡®ä¿å·²å®‰è£…å•†ä¸šä»¿çœŸå™¨ï¼ˆVCS/NCsim/Xceliumï¼‰

### Q: å¦‚ä½•æŸ¥çœ‹æ³¢å½¢ï¼Ÿ

A: ä½¿ç”¨ Verdi æˆ– DVEï¼š
```bash
verdi -ssf waves.vcd
dve -vpd waves.vpd &
```

## è®¸å¯è¯

MIT License
