
---------- Begin Simulation Statistics ----------
final_tick                               1243929541500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 417933                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423172                       # Number of bytes of host memory used
host_op_rate                                   691940                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3589.09                       # Real time elapsed on the host
host_tick_rate                               84205121                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2483437480                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.302220                       # Number of seconds simulated
sim_ticks                                302220067500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        135429                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    183267033                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           24                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     25276512                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    157218041                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     63045379                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    183267033                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    120221654                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       220668168                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        28069203                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     18199520                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         588694579                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        450329523                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     25276551                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           90226165                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      50049795                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           57                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    731064500                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      934722711                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    490369666                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.906159                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.556007                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    200274273     40.84%     40.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    116641554     23.79%     64.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     41331428      8.43%     73.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     37586880      7.67%     80.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     19671598      4.01%     84.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     11482433      2.34%     87.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7161197      1.46%     88.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6170508      1.26%     89.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     50049795     10.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    490369666                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            2503238                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     14615792                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         928328232                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             132591045                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      5023334      0.54%      0.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    726187170     77.69%     78.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      4388245      0.47%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv     10284516      1.10%     79.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       121356      0.01%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           24      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       557676      0.06%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          104      0.00%     79.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       184226      0.02%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       178980      0.02%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       449876      0.05%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         1979      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    131924807     14.11%     94.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     54415373      5.82%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       666238      0.07%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       338806      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    934722710                       # Class of committed instruction
system.switch_cpus.commit.refs              187345224                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             934722710                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.208880                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.208880                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     130141599                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     2015152668                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        153336202                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         265153244                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       25293778                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      30366203                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           188051679                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                306107                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            72572612                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 17710                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           220668168                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         170167152                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             393258755                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       7616004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1169913707                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          274                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          341                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        50587556                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.365079                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    185737843                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     91114582                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.935533                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    604291038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.628677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.617628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        262572298     43.45%     43.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         21344054      3.53%     46.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         15527037      2.57%     49.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         16098513      2.66%     52.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         20987956      3.47%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         20553379      3.40%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         25280037      4.18%     63.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         21737430      3.60%     66.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        200190334     33.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    604291038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           4862590                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2915663                       # number of floating regfile writes
system.switch_cpus.idleCycles                  149097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     29952136                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        119500754                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.206508                       # Inst execution rate
system.switch_cpus.iew.exec_refs            260600920                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           72562619                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        89733745                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     241178347                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        10140                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      2061009                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     98974876                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1665792685                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     188038301                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     56230618                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1333702163                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          65560                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        370578                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       25293778                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        467369                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        15274                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     20873638                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       176540                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        28359                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       112864                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    108587301                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     44220697                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        28359                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     23722096                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      6230040                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1609802212                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1312109517                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605324                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         974451881                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.170785                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1321588278                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2016277350                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1144088787                       # number of integer regfile writes
system.switch_cpus.ipc                       0.827212                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.827212                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     10266935      0.74%      0.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1083601786     77.96%     78.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      4590401      0.33%     79.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv      10763393      0.77%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       371825      0.03%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           24      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1291681      0.09%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1050      0.00%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       225500      0.02%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       211716      0.02%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       523498      0.04%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         1979      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    198833787     14.31%     94.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     77439606      5.57%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1163343      0.08%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       646257      0.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1389932781                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4548892                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9022156                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3693735                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      8193616                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            16172287                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011635                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        13561601     83.86%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              3      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1462      0.01%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2130439     13.17%     97.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        389034      2.41%     99.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        33895      0.21%     99.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55853      0.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1391289241                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3396928815                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1308415782                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2388693907                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1665762025                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1389932781                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        30660                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    731069962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      5622084                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        30603                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined   1069836684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    604291038                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.300105                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.341296                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    215634501     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     72147800     11.94%     47.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     65832461     10.89%     58.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     67864963     11.23%     69.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     57976549      9.59%     79.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     47812029      7.91%     87.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     40107997      6.64%     93.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     24407057      4.04%     97.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     12507681      2.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    604291038                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.299538                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           170167234                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   184                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      9238925                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9077476                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    241178347                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     98974876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       511279910                       # number of misc regfile reads
system.switch_cpus.numCycles                604440135                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        98522608                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1161773608                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       25376095                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        173201975                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         867399                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        373181                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4725386233                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1900431283                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2272231451                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         272476436                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5006401                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       25293778                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      34796183                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1110457819                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8084275                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   3032709411                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           47                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            4                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          80076451                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2106103182                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3447120036                       # The number of ROB writes
system.switch_cpus.timesIdled                   10880                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1183218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3543                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2366436                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3543                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              63065                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7940                       # Transaction distribution
system.membus.trans_dist::CleanEvict            59780                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4644                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         63065                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       203138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       203138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 203138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4841536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4841536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4841536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67709                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67709    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67709                       # Request fanout histogram
system.membus.reqLayer2.occupancy           184287500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          370764750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1243929541500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            997436                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       502358                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        58002                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          693959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185782                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185782                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         58002                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       939434                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       174006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3375648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3549654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7424256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    103656576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              111080832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           71101                       # Total snoops (count)
system.tol2bus.snoopTraffic                    508160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1254319                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002827                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053095                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1250773     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3546      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1254319                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1735638000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1687824000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          87143219                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst        56716                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1058793                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1115509                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        56716                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1058793                       # number of overall hits
system.l2.overall_hits::total                 1115509                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1286                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        66423                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67709                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1286                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        66423                       # number of overall misses
system.l2.overall_misses::total                 67709                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    108407000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   5840481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5948888500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    108407000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5840481500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5948888500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        58002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1125216                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1183218                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        58002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1125216                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1183218                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.022172                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.059031                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057224                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.022172                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.059031                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057224                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84297.822706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87928.601539                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87859.641997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84297.822706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87928.601539                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87859.641997                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                7940                       # number of writebacks
system.l2.writebacks::total                      7940                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        66423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        66423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67709                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     95547000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5176251500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5271798500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     95547000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5176251500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5271798500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.022172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.059031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057224                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.022172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.059031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057224                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74297.822706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77928.601539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77859.641997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74297.822706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77928.601539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77859.641997                       # average overall mshr miss latency
system.l2.replacements                          71101                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       494418                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           494418                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       494418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       494418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        58000                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            58000                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        58000                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        58000                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          162                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           162                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       181138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                181138                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4644                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    387806500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     387806500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       185782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.024997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.024997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83506.998277                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83506.998277                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    341366500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    341366500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.024997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.024997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73506.998277                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73506.998277                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        56716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              56716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1286                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1286                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    108407000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    108407000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        58002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          58002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.022172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.022172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84297.822706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84297.822706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1286                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1286                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     95547000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     95547000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.022172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74297.822706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74297.822706                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       877655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            877655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        61779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5452675000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5452675000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       939434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        939434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.065762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.065762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88260.978650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88260.978650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        61779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4834885000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4834885000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.065762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.065762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78260.978650                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78260.978650                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     2344537                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     71101                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.974740                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     154.424099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.635055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       590.982862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    18.764497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1267.193486                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.075402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.288566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.618747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1817                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37934029                       # Number of tag accesses
system.l2.tags.data_accesses                 37934029                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        82304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4251072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4333376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        82304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       508160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          508160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        66423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         7940                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7940                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       272331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     14066147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14338479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       272331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           272331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1681424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1681424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1681424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       272331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     14066147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16019902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      7888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     65817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023671758500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              218868                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7411                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67709                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7940                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67709                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    606                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    52                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              685                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1227510750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  335515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2485692000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18292.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37042.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10072                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5334                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67709                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7940                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   64026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        59557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     80.555300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    69.192500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   101.899573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56131     94.25%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2009      3.37%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          349      0.59%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          213      0.36%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          149      0.25%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          100      0.17%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          103      0.17%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           70      0.12%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          433      0.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        59557                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     146.881579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.328666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.191892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            202     44.30%     44.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           75     16.45%     60.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           57     12.50%     73.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           42      9.21%     82.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           32      7.02%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            6      1.32%     90.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            9      1.97%     92.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           10      2.19%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            7      1.54%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            7      1.54%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.44%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.44%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.22%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      0.44%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.241228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.210187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              178     39.04%     39.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.97%     41.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              253     55.48%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      2.85%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4294592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   38784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  503168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4333376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               508160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        14.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  302219285000                       # Total gap between requests
system.mem_ctrls.avgGap                    3995020.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        82304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4212288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       503168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 272331.353377121442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 13937817.018057543784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1664905.987753443886                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        66423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         7940                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     42538750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2443153250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7125049821250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33078.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     36781.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 897361438.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    20.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320443200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170312010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           348946080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           19016460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23856636960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      55391648100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      69406803360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       149513806170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.718327                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 179866294750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10091640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 112262132750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            104808060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55706805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           130169340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           22023180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23856636960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22734988080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      96906903840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       143811236265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        475.849395                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 251687055750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10091640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40441371750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    941709474000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   302220067500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1334699904                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    170100521                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1504800425                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1334699904                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    170100521                       # number of overall hits
system.cpu.icache.overall_hits::total      1504800425                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4316                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        66627                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          70943                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4316                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        66627                       # number of overall misses
system.cpu.icache.overall_misses::total         70943                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    934006999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    934006999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    934006999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    934006999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1334704220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    170167148                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1504871368                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1334704220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    170167148                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1504871368                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000392                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000392                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14018.445960                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13165.597719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14018.445960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13165.597719                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          572                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        61806                       # number of writebacks
system.cpu.icache.writebacks::total             61806                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         8625                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8625                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         8625                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8625                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        58002                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        58002                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        58002                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        58002                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    792839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    792839500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    792839500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    792839500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000341                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000341                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13669.175201                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13669.175201                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13669.175201                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13669.175201                       # average overall mshr miss latency
system.cpu.icache.replacements                  61806                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1334699904                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    170100521                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1504800425                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4316                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        66627                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         70943                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    934006999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    934006999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1334704220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    170167148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1504871368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000392                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14018.445960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13165.597719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         8625                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8625                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        58002                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        58002                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    792839500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    792839500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13669.175201                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13669.175201                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.401743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1495997694                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             61806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24204.732453                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.564660                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    37.837083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.903447                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.073901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977347                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6019547790                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6019547790                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    446723718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    219158758                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        665882476                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    446723746                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    219159382                       # number of overall hits
system.cpu.dcache.overall_hits::total       665883128                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       185310                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2424849                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2610159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       185312                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2424941                       # number of overall misses
system.cpu.dcache.overall_misses::total       2610253                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  35447069992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35447069992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  35447069992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35447069992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    446909028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    221583607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    668492635                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    446909058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    221584323                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    668493381                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000415                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010943                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003905                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000415                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010944                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003905                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 14618.258701                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13580.425557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 14617.704098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13579.936501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       135946                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16474                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.252155                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          192                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       645176                       # number of writebacks
system.cpu.dcache.writebacks::total            645176                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1299683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1299683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1299683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1299683                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1125166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1125166                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1125216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1125216                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  18692291492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18692291492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  18695042992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18695042992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005078                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001683                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001683                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 16612.918887                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16612.918887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 16614.625985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16614.625985                       # average overall mshr miss latency
system.cpu.dcache.replacements                1310016                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    297001799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    164583924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461585723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        54825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2235523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2290348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  32653843000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32653843000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    297056624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    166819447                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    463876071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013401                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14606.802525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14257.153498                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1295896                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1295896                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       939627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       939627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16118881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16118881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.005633                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17154.552817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17154.552817                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149721919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     54574834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      204296753                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       130485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       189326                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       319811                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2793226992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2793226992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    149852404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     54764160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    204616564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.003457                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14753.530904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8733.992865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         3787                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3787                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       185539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2573410492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2573410492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000907                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13869.916794                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13869.916794                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          624                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           652                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           92                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           94                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          716                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          746                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.066667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.128492                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.126005                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           50                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           50                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      2751500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2751500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.069832                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.067024                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        55030                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        55030                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1243929541500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.983678                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           665506342                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1310016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            508.013904                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   392.888525                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   119.095153                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.767360                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.232608                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2675284052                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2675284052                       # Number of data accesses

---------- End Simulation Statistics   ----------
