`timescale 1ns / 1ps

module Dff_(
    input clk,d,
    output q);

wire r,s;
reg q_reg;

always @(posedge clk or posedge r or negedge s)
begin
    if (r) q_reg <= 1'b0;
    else if (!s) q_reg <= 1'b1;
    else q_reg <= d;
end
assign q = q_reg;

endmodule
