EESchema-LIBRARY Version 2.3  02/11/2010-14:05:09
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 147
#
# Dev Name: 78LXX
# Package Name: 78LXX
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 78LXX IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "78LXX" 100 -400 50 H V L B
F2 "v-reg-78LXX" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND GND 0 -300 100 U 40 40 1 1 I 
X IN IN -300 0 100 R 40 40 1 1 I 
X OUT OUT 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 78MXXL
# Package Name: 78MXXL
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 78MXXL IC 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "78MXXL" 100 -400 50 H V L B
F2 "v-reg-78MXXL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND GND 0 -300 100 U 40 40 1 1 I 
X IN IN -300 0 100 R 40 40 1 1 I 
X OUT OUT 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 78MXXS
# Package Name: 78MXXS
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 78MXXS IC 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "78MXXS" 100 -400 50 H V L B
F2 "v-reg-78MXXS" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND GND 0 -300 100 U 40 40 1 1 I 
X IN IN -300 0 100 R 40 40 1 1 I 
X OUT OUT 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 78XX-TO3
# Package Name: TO3-78
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 78XX-TO3 IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "78XX-TO3" 100 -400 50 H V L B
F2 "v-reg-TO3-78" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 3 0 -300 100 U 40 40 1 1 I 
X IN 2 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 78XX/TO3
# Package Name: TO3/78
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 78XX/TO3 IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "78XX/TO3" 100 -400 50 H V L B
F2 "v-reg-TO3/78" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 3 0 -300 100 U 40 40 1 1 I 
X IN 2 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 78XXL
# Package Name: 78XXL
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 78XXL IC 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "78XXL" 100 -400 50 H V L B
F2 "v-reg-78XXL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND GND 0 -300 100 U 40 40 1 1 I 
X IN IN -300 0 100 R 40 40 1 1 I 
X OUT OUT 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 78XXS
# Package Name: 78XXS
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 78XXS IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "78XXS" 100 -400 50 H V L B
F2 "v-reg-78XXS" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND GND 0 -300 100 U 40 40 1 1 I 
X IN IN -300 0 100 R 40 40 1 1 I 
X OUT OUT 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 79LXX
# Package Name: 79LXX
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 79LXX IC 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: 79XX
F0 "IC" 100 350 50 H V L B
F1 "79LXX" 100 250 50 H V L B
F2 "v-reg-79LXX" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -100 200 -100
P 2 1 0 0 200 -100 200 200
P 2 1 0 0 200 200 -200 200
P 2 1 0 0 -200 200 -200 -100
T 0 10 140 60 0 1 0 GND
T 0 115 5 60 0 1 0 OUT
T 0 -115 5 60 0 1 0 IN
X GND GND 0 300 100 D 40 40 1 1 I 
X IN IN -300 0 100 R 40 40 1 1 I 
X OUT OUT 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 79XX-TO3
# Package Name: TO3-79
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 79XX-TO3 IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: 79XX
F0 "IC" 100 350 50 H V L B
F1 "79XX-TO3" 100 250 50 H V L B
F2 "v-reg-TO3-79" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -100 200 -100
P 2 1 0 0 200 -100 200 200
P 2 1 0 0 200 200 -200 200
P 2 1 0 0 -200 200 -200 -100
T 0 10 140 60 0 1 0 GND
T 0 115 5 60 0 1 0 OUT
T 0 -115 5 60 0 1 0 IN
X GND 2 0 300 100 D 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 79XXL
# Package Name: 79XXL
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 79XXL IC 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: 79XX
F0 "IC" 100 350 50 H V L B
F1 "79XXL" 100 250 50 H V L B
F2 "v-reg-79XXL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -100 200 -100
P 2 1 0 0 200 -100 200 200
P 2 1 0 0 200 200 -200 200
P 2 1 0 0 -200 200 -200 -100
T 0 10 140 60 0 1 0 GND
T 0 115 5 60 0 1 0 OUT
T 0 -115 5 60 0 1 0 IN
X GND GND 0 300 100 D 40 40 1 1 I 
X IN IN -300 0 100 R 40 40 1 1 I 
X OUT OUT 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: 79XXS
# Package Name: 79XXS
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 79XXS IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: 79XX
F0 "IC" 100 350 50 H V L B
F1 "79XXS" 100 250 50 H V L B
F2 "v-reg-79XXS" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -100 200 -100
P 2 1 0 0 200 -100 200 200
P 2 1 0 0 200 200 -200 200
P 2 1 0 0 -200 200 -200 -100
T 0 10 140 60 0 1 0 GND
T 0 115 5 60 0 1 0 OUT
T 0 -115 5 60 0 1 0 IN
X GND GND 0 300 100 D 40 40 1 1 I 
X IN IN -300 0 100 R 40 40 1 1 I 
X OUT OUT 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L200
# Package Name: L200S
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF L200 IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: L200
F0 "IC" -300 325 50 H V L B
F1 "L200" -300 -400 50 H V L B
F2 "v-reg-L200S" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -300 300 -300
P 2 1 0 0 300 -300 300 300
P 2 1 0 0 300 300 -300 300
P 2 1 0 0 -300 300 -300 -300
X GND 3 -400 -200 100 R 40 40 1 1 P 
X IN 1 -400 200 100 R 40 40 1 1 I 
X LIM 2 -400 0 100 R 40 40 1 1 I 
X OUT 5 400 200 100 L 40 40 1 1 P 
X REF 4 -400 -100 100 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: L200-TO3
# Package Name: L200TO3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF L200-TO3 IC 0 40 N N 2 L N
# Gate Name: 1
# Symbol Name: L200
F0 "IC" -300 325 50 H V L B
F1 "L200-TO3" -300 -400 50 H V L B
F2 "v-reg-L200TO3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -300 300 -300
P 2 1 0 0 300 -300 300 300
P 2 1 0 0 300 300 -300 300
P 2 1 0 0 -300 300 -300 -300
X GND 3 -400 -200 100 R 40 40 1 1 P 
X IN 1 -400 200 100 R 40 40 1 1 I 
X LIM 2 -400 0 100 R 40 40 1 1 I 
X OUT 5 400 200 100 L 40 40 1 1 P 
X REF 4 -400 -100 100 R 40 40 1 1 I 
# Gate Name: G$1
# Symbol Name: GND
X GND 6 0 -100 100 U 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AD2MTR
# Package Name: D2PACK
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AD2MTR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AD2MTR" 100 -400 50 H V L B
F2 "v-reg-D2PACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117ADT-TR
# Package Name: DPACK
# Dev Tech: -TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117ADT-TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117ADT-TR" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117ADT12TR
# Package Name: DPACK
# Dev Tech: 12TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117ADT12TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117ADT12TR" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117ADT18TR
# Package Name: DPACK
# Dev Tech: 18TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117ADT18TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117ADT18TR" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117ADT25TR
# Package Name: DPACK
# Dev Tech: 25TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117ADT25TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117ADT25TR" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117ADT28TR
# Package Name: DPACK
# Dev Tech: 28TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117ADT28TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117ADT28TR" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117ADT33TR
# Package Name: DPACK
# Dev Tech: 33TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117ADT33TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117ADT33TR" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117ADT50TR
# Package Name: DPACK
# Dev Tech: 50TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117ADT50TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117ADT50TR" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AS12TR
# Package Name: SOT223
# Dev Tech: 12TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AS12TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AS12TR" 100 -400 50 H V L B
F2 "v-reg-SOT223" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AS18TR
# Package Name: SOT223
# Dev Tech: 18TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AS18TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AS18TR" 100 -400 50 H V L B
F2 "v-reg-SOT223" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AS25TR
# Package Name: SOT223
# Dev Tech: 25TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AS25TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AS25TR" 100 -400 50 H V L B
F2 "v-reg-SOT223" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AS28TR
# Package Name: SOT223
# Dev Tech: 28TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AS28TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AS28TR" 100 -400 50 H V L B
F2 "v-reg-SOT223" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AS33TR
# Package Name: SOT223
# Dev Tech: 33TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AS33TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AS33TR" 100 -400 50 H V L B
F2 "v-reg-SOT223" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AS50TR
# Package Name: SOT223
# Dev Tech: 50TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AS50TR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AS50TR" 100 -400 50 H V L B
F2 "v-reg-SOT223" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117ASTR
# Package Name: SOT223
# Dev Tech: TR
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117ASTR IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117ASTR" 100 -400 50 H V L B
F2 "v-reg-SOT223" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AV
# Package Name: TO220L1
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AV IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AV" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AV12
# Package Name: TO220L1
# Dev Tech: 12
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AV12 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AV12" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AV18
# Package Name: TO220L1
# Dev Tech: 18
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AV18 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AV18" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AV25
# Package Name: TO220L1
# Dev Tech: 25
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AV25 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AV25" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AV28
# Package Name: TO220L1
# Dev Tech: 28
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AV28 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AV28" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AV33
# Package Name: TO220L1
# Dev Tech: 33
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AV33 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AV33" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LD117AV50
# Package Name: TO220L1
# Dev Tech: 50
# Dev Prefix: IC
# Gate count = 1
#
DEF LD117AV50 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LD117AV50" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LH0070
# Package Name: LH0070
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LH0070 IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: LH0070
F0 "IC" 100 -300 50 H V L B
F1 "LH0070" 100 -400 50 H V L B
F2 "v-reg-LH0070" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND GND 0 -300 100 U 40 40 1 1 I 
X IN IN -300 0 100 R 40 40 1 1 I 
X OUT OUT 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM109-TO3
# Package Name: TO3-K02
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM109-TO3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LM109-TO3" 100 -400 50 H V L B
F2 "v-reg-TO3-K02" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 3 0 -300 100 U 40 40 1 1 I 
X IN 2 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM123-TO3
# Package Name: TO3-K02
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM123-TO3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LM123-TO3" 100 -400 50 H V L B
F2 "v-reg-TO3-K02" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 3 0 -300 100 U 40 40 1 1 I 
X IN 2 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM133-TO3
# Package Name: TO3-K02
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM133-TO3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 79ADJ
F0 "IC" 100 350 50 H V L B
F1 "LM133-TO3" 100 250 50 H V L B
F2 "v-reg-TO3-K02" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -100 200 -100
P 2 1 0 0 200 -100 200 200
P 2 1 0 0 200 200 -200 200
P 2 1 0 0 -200 200 -200 -100
T 0 10 140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X ADJ 2 0 300 100 D 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM138-TL
# Package Name: TO220L1
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM138-TL IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM138-TL" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM138-TO3
# Package Name: TO3-K02
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM138-TO3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM138-TO3" 100 -400 50 H V L B
F2 "v-reg-TO3-K02" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 2 0 -300 100 U 40 40 1 1 I 
X IN 1 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM138-TS
# Package Name: TO220S
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM138-TS IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM138-TS" 100 -400 50 H V L B
F2 "v-reg-TO220S" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317-T039
# Package Name: TO39-H03
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317-T039 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317-T039" 100 -400 50 H V L B
F2 "v-reg-TO39-H03" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 2 0 -300 100 U 40 40 1 1 I 
X IN 1 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317-TO3
# Package Name: TO3-K02
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317-TO3 IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317-TO3" 100 -400 50 H V L B
F2 "v-reg-TO3-K02" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 2 0 -300 100 U 40 40 1 1 I 
X IN 1 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317BD2T
# Package Name: D2PACK
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317BD2T IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317BD2T" 100 -400 50 H V L B
F2 "v-reg-D2PACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317L
# Package Name: 317L
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317L IC 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317L" 100 -400 50 H V L B
F2 "v-reg-317L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MABDT
# Package Name: DPACK
# Dev Tech: MABDT
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MABDT IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MABDT" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MABDT
# Package Name: DPACK
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MABDT IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MABDT" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MABDTRK
# Package Name: DPACK
# Dev Tech: MABDTRK
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MABDTRK IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MABDTRK" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MABT
# Package Name: TO220L1
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MABT IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MABT" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MADTRK
# Package Name: DPACK
# Dev Tech: MADTRK
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MADTRK IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MADTRK" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MB
# Package Name: TO220L1
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MB IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MB" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MBDT
# Package Name: DPACK
# Dev Tech: MBDT
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MBDT IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MBDT" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MBDTRK
# Package Name: DPACK
# Dev Tech: MBDTRK
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MBDTRK IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MBDTRK" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MBDTRKG
# Package Name: DPACK
# Dev Tech: MBDTRKG
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MBDTRKG IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MBDTRKG" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MBSTT3
# Package Name: SOT223
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MBSTT3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MBSTT3" 100 -400 50 H V L B
F2 "v-reg-SOT223" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MBT
# Package Name: TO220L1
# Dev Tech: T
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MBT IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MBT" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MBTG
# Package Name: TO220L1
# Dev Tech: TG
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MBTG IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MBTG" 100 -400 50 H V L B
F2 "v-reg-TO220L1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MDT
# Package Name: DPACK
# Dev Tech: MDT
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MDT IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MDT" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MDTG
# Package Name: DPACK
# Dev Tech: MDTG
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MDTG IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MDTG" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MDTRK
# Package Name: DPACK
# Dev Tech: MDTRK
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MDTRK IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MDTRK" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MDTRKG
# Package Name: DPACK
# Dev Tech: MDTRKG
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MDTRKG IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MDTRKG" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317MSTT3
# Package Name: SOT223
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317MSTT3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317MSTT3" 100 -400 50 H V L B
F2 "v-reg-SOT223" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 4 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317TL
# Package Name: 317TL
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317TL IC 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317TL" 100 -400 50 H V L B
F2 "v-reg-317TL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM317TS
# Package Name: 317TS
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM317TS IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: 78ADJ
F0 "IC" 100 -300 50 H V L B
F1 "LM317TS" 100 -400 50 H V L B
F2 "v-reg-317TS" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 95 5 60 0 1 0 OUT
X ADJ 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM320-TO3
# Package Name: TO3-K02
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM320-TO3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 79ADJ
F0 "IC" 100 350 50 H V L B
F1 "LM320-TO3" 100 250 50 H V L B
F2 "v-reg-TO3-K02" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -100 200 -100
P 2 1 0 0 200 -100 200 200
P 2 1 0 0 200 200 -200 200
P 2 1 0 0 -200 200 -200 -100
T 0 10 140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X ADJ 2 0 300 100 D 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM323-TO3
# Package Name: TO3-K02
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM323-TO3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LM323-TO3" 100 -400 50 H V L B
F2 "v-reg-TO3-K02" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 3 0 -300 100 U 40 40 1 1 I 
X IN 2 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM337-TO3
# Package Name: TO3-K02
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM337-TO3 IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: 79ADJ
F0 "IC" 100 350 50 H V L B
F1 "LM337-TO3" 100 250 50 H V L B
F2 "v-reg-TO3-K02" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -100 200 -100
P 2 1 0 0 200 -100 200 200
P 2 1 0 0 200 200 -200 200
P 2 1 0 0 -200 200 -200 -100
T 0 10 140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X ADJ 2 0 300 100 D 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM337L
# Package Name: 337L
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM337L IC 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: 79ADJ
F0 "IC" 100 350 50 H V L B
F1 "LM337L" 100 250 50 H V L B
F2 "v-reg-337L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -100 200 -100
P 2 1 0 0 200 -100 200 200
P 2 1 0 0 200 200 -200 200
P 2 1 0 0 -200 200 -200 -100
T 0 10 140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X ADJ ADJ 0 300 100 D 40 40 1 1 I 
X IN IN -300 0 100 R 40 40 1 1 I 
X OUT OUT 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM337TL
# Package Name: 337TL
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM337TL IC 0 40 N N 1 L N
# Gate Name: A
# Symbol Name: 79ADJ
F0 "IC" 100 350 50 H V L B
F1 "LM337TL" 100 250 50 H V L B
F2 "v-reg-337TL" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -100 200 -100
P 2 1 0 0 200 -100 200 200
P 2 1 0 0 200 200 -200 200
P 2 1 0 0 -200 200 -200 -100
T 0 10 140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X ADJ 1 0 300 100 D 40 40 1 1 I 
X IN 2 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM337TS
# Package Name: 337TS
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM337TS IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: 79ADJ
F0 "IC" 100 350 50 H V L B
F1 "LM337TS" 100 250 50 H V L B
F2 "v-reg-337TS" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -100 200 -100
P 2 1 0 0 200 -100 200 200
P 2 1 0 0 200 200 -200 200
P 2 1 0 0 -200 200 -200 -100
T 0 10 140 60 0 1 0 ADJ
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X ADJ 1 0 300 100 D 40 40 1 1 I 
X IN 2 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LM345-TO3
# Package Name: TO3-K02
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LM345-TO3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 79XX
F0 "IC" 100 350 50 H V L B
F1 "LM345-TO3" 100 250 50 H V L B
F2 "v-reg-TO3-K02" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -100 200 -100
P 2 1 0 0 200 -100 200 200
P 2 1 0 0 200 200 -200 200
P 2 1 0 0 -200 200 -200 -100
T 0 10 140 60 0 1 0 GND
T 0 115 5 60 0 1 0 OUT
T 0 -115 5 60 0 1 0 IN
X GND 2 0 300 100 D 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2950ACZ-3.0
# Package Name: TO92
# Dev Tech: -3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2950ACZ-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LP2950ACZ-3.0" 100 -400 50 H V L B
F2 "v-reg-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 2 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2950ACZ-3.3
# Package Name: TO92
# Dev Tech: -3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2950ACZ-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LP2950ACZ-3.3" 100 -400 50 H V L B
F2 "v-reg-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 2 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2950ACZ-5.0
# Package Name: TO92
# Dev Tech: -5.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2950ACZ-5.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LP2950ACZ-5.0" 100 -400 50 H V L B
F2 "v-reg-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 2 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2950CDT-3.0
# Package Name: DPACK
# Dev Tech: -3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2950CDT-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LP2950CDT-3.0" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 4 0 -300 100 U 40 40 1 1 I 
X IN 1 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2950CDT-3.3
# Package Name: DPACK
# Dev Tech: -3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2950CDT-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LP2950CDT-3.3" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 4 0 -300 100 U 40 40 1 1 I 
X IN 1 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2950CDT-5.0
# Package Name: DPACK
# Dev Tech: -5.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2950CDT-5.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LP2950CDT-5.0" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 4 0 -300 100 U 40 40 1 1 I 
X IN 1 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2950CDTX-3.0
# Package Name: DPACK
# Dev Tech: X-3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2950CDTX-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LP2950CDTX-3.0" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 4 0 -300 100 U 40 40 1 1 I 
X IN 1 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2950CDTX-3.3
# Package Name: DPACK
# Dev Tech: X-3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2950CDTX-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LP2950CDTX-3.3" 100 -400 50 H V L B
F2 "v-reg-DPACK" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 4 0 -300 100 U 40 40 1 1 I 
X IN 1 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2950CZ-3.0
# Package Name: TO92
# Dev Tech: -3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2950CZ-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LP2950CZ-3.0" 100 -400 50 H V L B
F2 "v-reg-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 2 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2950CZ-3.3
# Package Name: TO92
# Dev Tech: -3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2950CZ-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LP2950CZ-3.3" 100 -400 50 H V L B
F2 "v-reg-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 2 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2950CZ-5.0
# Package Name: TO92
# Dev Tech: -5.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2950CZ-5.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "LP2950CZ-5.0" 100 -400 50 H V L B
F2 "v-reg-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 2 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACM
# Package Name: SO-08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACM IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACM" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACM-3.0
# Package Name: SO-08
# Dev Tech: -3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACM-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACM-3.0" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACM-3.3
# Package Name: SO-08
# Dev Tech: -3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACM-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACM-3.3" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACMM
# Package Name: MUA08A
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACMM IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACMM" -400 -500 50 H V L B
F2 "v-reg-MUA08A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACMM-3.0
# Package Name: MUA08A
# Dev Tech: -3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACMM-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACMM-3.0" -400 -500 50 H V L B
F2 "v-reg-MUA08A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACMM-3.3
# Package Name: MUA08A
# Dev Tech: -3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACMM-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACMM-3.3" -400 -500 50 H V L B
F2 "v-reg-MUA08A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACMMX-3.0
# Package Name: MUA08A
# Dev Tech: X-3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACMMX-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACMMX-3.0" -400 -500 50 H V L B
F2 "v-reg-MUA08A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACMMX-3.3
# Package Name: MUA08A
# Dev Tech: X-3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACMMX-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACMMX-3.3" -400 -500 50 H V L B
F2 "v-reg-MUA08A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACMX
# Package Name: SO-08
# Dev Tech: X
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACMX IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACMX" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACMX-3.0
# Package Name: SO-08
# Dev Tech: X-3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACMX-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACMX-3.0" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACMX-3.3
# Package Name: SO-08
# Dev Tech: X-3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACMX-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACMX-3.3" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACSD
# Package Name: LLP8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACSD IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACSD" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACSD-3.0
# Package Name: LLP8
# Dev Tech: -3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACSD-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACSD-3.0" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACSD-3.3
# Package Name: LLP8
# Dev Tech: -3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACSD-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACSD-3.3" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACSDX
# Package Name: LLP8
# Dev Tech: X
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACSDX IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACSDX" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACSDX-3.0
# Package Name: LLP8
# Dev Tech: X-3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACSDX-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACSDX-3.0" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951ACSDX-3.3
# Package Name: LLP8
# Dev Tech: X-3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951ACSDX-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951ACSDX-3.3" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CM
# Package Name: SO-08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CM IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CM" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CM-3.0
# Package Name: SO-08
# Dev Tech: -3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CM-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CM-3.0" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CM-3.3
# Package Name: SO-08
# Dev Tech: -3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CM-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CM-3.3" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CMM
# Package Name: MUA08A
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CMM IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CMM" -400 -500 50 H V L B
F2 "v-reg-MUA08A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CMM-3.0
# Package Name: MUA08A
# Dev Tech: -3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CMM-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CMM-3.0" -400 -500 50 H V L B
F2 "v-reg-MUA08A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CMM-3.3
# Package Name: MUA08A
# Dev Tech: -3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CMM-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CMM-3.3" -400 -500 50 H V L B
F2 "v-reg-MUA08A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CMMX
# Package Name: MUA08A
# Dev Tech: X
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CMMX IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CMMX" -400 -500 50 H V L B
F2 "v-reg-MUA08A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CMMX-3.0
# Package Name: MUA08A
# Dev Tech: X-3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CMMX-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CMMX-3.0" -400 -500 50 H V L B
F2 "v-reg-MUA08A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CMMX-3.3
# Package Name: MUA08A
# Dev Tech: X-3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CMMX-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CMMX-3.3" -400 -500 50 H V L B
F2 "v-reg-MUA08A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CMX
# Package Name: SO-08
# Dev Tech: X
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CMX IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CMX" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CMX-3.0
# Package Name: SO-08
# Dev Tech: X-3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CMX-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CMX-3.0" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CMX-3.3
# Package Name: SO-08
# Dev Tech: X-3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CMX-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CMX-3.3" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CN
# Package Name: DIL08
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CN IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CN" -400 -500 50 H V L B
F2 "v-reg-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CN-3.0
# Package Name: DIL08
# Dev Tech: -3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CN-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CN-3.0" -400 -500 50 H V L B
F2 "v-reg-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CN-3.3
# Package Name: DIL08
# Dev Tech: -3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CN-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CN-3.3" -400 -500 50 H V L B
F2 "v-reg-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CSD
# Package Name: LLP8
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CSD IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CSD" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CSD-3.0
# Package Name: LLP8
# Dev Tech: -3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CSD-3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CSD-3.0" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CSD-3.3
# Package Name: LLP8
# Dev Tech: -3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CSD-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CSD-3.3" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CSDX
# Package Name: LLP8
# Dev Tech: X
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CSDX IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CSDX" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CSDX-3.3
# Package Name: LLP8
# Dev Tech: X-3.3
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CSDX-3.3 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CSDX-3.3" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951CSDX3.0
# Package Name: LLP8
# Dev Tech: X3.0
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951CSDX3.0 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951CSDX3.0" -400 -500 50 H V L B
F2 "v-reg-LLP8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951H
# Package Name: H08C
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951H IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951H" -400 -500 50 H V L B
F2 "v-reg-H08C" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 5 500 -300 100 L 40 40 1 1 O 
X FEEDB 7 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 8 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 6 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LP2951WG
# Package Name: SO10C
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LP2951WG IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: LP2951
F0 "IC" -400 450 50 H V L B
F1 "LP2951WG" -400 -500 50 H V L B
F2 "v-reg-SO10C" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X ERROR 7 500 -300 100 L 40 40 1 1 O 
X FEEDB 9 500 100 100 L 40 40 1 1 O 
X GND 4 -500 -300 100 R 40 40 1 1 W 
X INPUT 10 500 300 100 L 40 40 1 1 P 
X OUT 1 -500 300 100 R 40 40 1 1 O 
X SENSE 2 -500 100 100 R 40 40 1 1 I 
X SHDN 3 -500 -100 100 R 40 40 1 1 I 
X VTAB 8 500 -100 100 L 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: LT1003
# Package Name: TO3-78
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LT1003 IC 0 40 N N 1 L N
# Gate Name: 1
# Symbol Name: 78XXA
F0 "IC" 100 -300 50 H V L B
F1 "LT1003" 100 -400 50 H V L B
F2 "v-reg-TO3-78" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 3 0 -300 100 U 40 40 1 1 I 
X GND1 3@ 0 -400 100 U 40 40 1 1 I 
X IN 2 -300 0 100 R 40 40 1 1 I 
X OUT 1 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TL431CLP
# Package Name: TO92-CLP
# Dev Tech: ''
# Dev Prefix: VR
# Gate count = 1
#
DEF TL431CLP VR 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: TL431LP
F0 "VR" -150 -150 50 H V L B
F1 "TL431CLP" -150 -225 50 H V L B
F2 "v-reg-TO92-CLP" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 50 -100 -50
P 2 1 0 0 -100 -50 0 0
P 2 1 0 0 0 0 -50 25
P 2 1 0 0 -50 25 -100 50
P 2 1 0 0 0 50 0 0
P 2 1 0 0 0 0 0 -50
P 2 1 0 0 0 -50 -25 -75
P 2 1 0 0 0 50 25 75
P 2 1 0 0 0 200 -50 200
P 2 1 0 0 -50 200 -50 25
X A A -200 0 100 R 40 40 1 1 P 
X C C 100 0 100 L 40 40 1 1 P 
X R R 100 200 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TS5205
# Package Name: SOT25
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF TS5205 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: TS5205
F0 "IC" -300 325 50 H V L B
F1 "TS5205" -300 -400 50 H V L B
F2 "v-reg-SOT25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -300 300 -300
P 2 1 0 0 300 -300 300 300
P 2 1 0 0 300 300 -300 300
P 2 1 0 0 -300 300 -300 -300
X CB 4 400 -100 100 L 40 40 1 1 I 
X CE 3 -400 0 100 R 40 40 1 1 I 
X GND 2 -400 -200 100 R 40 40 1 1 P 
X VIN 1 -400 200 100 R 40 40 1 1 I 
X VOUT 5 400 200 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TS520525
# Package Name: SOT25
# Dev Tech: 25
# Dev Prefix: IC
# Gate count = 1
#
DEF TS520525 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: TS5205
F0 "IC" -300 325 50 H V L B
F1 "TS520525" -300 -400 50 H V L B
F2 "v-reg-SOT25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -300 300 -300
P 2 1 0 0 300 -300 300 300
P 2 1 0 0 300 300 -300 300
P 2 1 0 0 -300 300 -300 -300
X CB 4 400 -100 100 L 40 40 1 1 I 
X CE 3 -400 0 100 R 40 40 1 1 I 
X GND 2 -400 -200 100 R 40 40 1 1 P 
X VIN 1 -400 200 100 R 40 40 1 1 I 
X VOUT 5 400 200 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TS520529
# Package Name: SOT25
# Dev Tech: 29
# Dev Prefix: IC
# Gate count = 1
#
DEF TS520529 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: TS5205
F0 "IC" -300 325 50 H V L B
F1 "TS520529" -300 -400 50 H V L B
F2 "v-reg-SOT25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -300 300 -300
P 2 1 0 0 300 -300 300 300
P 2 1 0 0 300 300 -300 300
P 2 1 0 0 -300 300 -300 -300
X CB 4 400 -100 100 L 40 40 1 1 I 
X CE 3 -400 0 100 R 40 40 1 1 I 
X GND 2 -400 -200 100 R 40 40 1 1 P 
X VIN 1 -400 200 100 R 40 40 1 1 I 
X VOUT 5 400 200 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TS520530
# Package Name: SOT25
# Dev Tech: 30
# Dev Prefix: IC
# Gate count = 1
#
DEF TS520530 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: TS5205
F0 "IC" -300 325 50 H V L B
F1 "TS520530" -300 -400 50 H V L B
F2 "v-reg-SOT25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -300 300 -300
P 2 1 0 0 300 -300 300 300
P 2 1 0 0 300 300 -300 300
P 2 1 0 0 -300 300 -300 -300
X CB 4 400 -100 100 L 40 40 1 1 I 
X CE 3 -400 0 100 R 40 40 1 1 I 
X GND 2 -400 -200 100 R 40 40 1 1 P 
X VIN 1 -400 200 100 R 40 40 1 1 I 
X VOUT 5 400 200 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TS520533
# Package Name: SOT25
# Dev Tech: 33
# Dev Prefix: IC
# Gate count = 1
#
DEF TS520533 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: TS5205
F0 "IC" -300 325 50 H V L B
F1 "TS520533" -300 -400 50 H V L B
F2 "v-reg-SOT25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -300 300 -300
P 2 1 0 0 300 -300 300 300
P 2 1 0 0 300 300 -300 300
P 2 1 0 0 -300 300 -300 -300
X CB 4 400 -100 100 L 40 40 1 1 I 
X CE 3 -400 0 100 R 40 40 1 1 I 
X GND 2 -400 -200 100 R 40 40 1 1 P 
X VIN 1 -400 200 100 R 40 40 1 1 I 
X VOUT 5 400 200 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: TS520550
# Package Name: SOT25
# Dev Tech: 50
# Dev Prefix: IC
# Gate count = 1
#
DEF TS520550 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: TS5205
F0 "IC" -300 325 50 H V L B
F1 "TS520550" -300 -400 50 H V L B
F2 "v-reg-SOT25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -300 300 -300
P 2 1 0 0 300 -300 300 300
P 2 1 0 0 300 300 -300 300
P 2 1 0 0 -300 300 -300 -300
X CB 4 400 -100 100 L 40 40 1 1 I 
X CE 3 -400 0 100 R 40 40 1 1 I 
X GND 2 -400 -200 100 R 40 40 1 1 P 
X VIN 1 -400 200 100 R 40 40 1 1 I 
X VOUT 5 400 200 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3842D
# Package Name: SO-14
# Dev Tech: 2
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3842D IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842D
F0 "IC" -400 550 50 H V L B
F1 "UC3842D" -400 -600 50 H V L B
F2 "v-reg-SO-14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 500 400 500
P 2 1 0 0 400 500 400 -500
P 2 1 0 0 400 -500 -400 -500
P 2 1 0 0 -400 -500 -400 500
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 9 500 -400 100 L 40 40 1 1 W 
X ISENSE 5 -500 -100 100 R 40 40 1 1 I 
X OUT 10 500 -100 100 L 40 40 1 1 O 
X PWRGND 8 500 -200 100 L 40 40 1 1 I 
X PWRVC 11 500 0 100 L 40 40 1 1 I 
X RT/CT 7 -500 -300 100 R 40 40 1 1 P 
X VCC 12 500 200 100 L 40 40 1 1 W 
X VFB 3 -500 100 100 R 40 40 1 1 I 
X VREF 14 500 400 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3842D1
# Package Name: SO-08
# Dev Tech: 2
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3842D1 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842
F0 "IC" -400 450 50 H V L B
F1 "UC3842D1" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 5 500 -300 100 L 40 40 1 1 W 
X ISENSE 3 -500 -100 100 R 40 40 1 1 I 
X OUT 6 500 -100 100 L 40 40 1 1 O 
X RT/CT 4 -500 -300 100 R 40 40 1 1 P 
X VCC 7 500 100 100 L 40 40 1 1 W 
X VFB 2 -500 100 100 R 40 40 1 1 I 
X VREF 8 500 300 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3842N
# Package Name: DIL08
# Dev Tech: 2
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3842N IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842
F0 "IC" -400 450 50 H V L B
F1 "UC3842N" -400 -500 50 H V L B
F2 "v-reg-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 5 500 -300 100 L 40 40 1 1 W 
X ISENSE 3 -500 -100 100 R 40 40 1 1 I 
X OUT 6 500 -100 100 L 40 40 1 1 O 
X RT/CT 4 -500 -300 100 R 40 40 1 1 P 
X VCC 7 500 100 100 L 40 40 1 1 W 
X VFB 2 -500 100 100 R 40 40 1 1 I 
X VREF 8 500 300 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3843D
# Package Name: SO-14
# Dev Tech: 3
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3843D IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842D
F0 "IC" -400 550 50 H V L B
F1 "UC3843D" -400 -600 50 H V L B
F2 "v-reg-SO-14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 500 400 500
P 2 1 0 0 400 500 400 -500
P 2 1 0 0 400 -500 -400 -500
P 2 1 0 0 -400 -500 -400 500
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 9 500 -400 100 L 40 40 1 1 W 
X ISENSE 5 -500 -100 100 R 40 40 1 1 I 
X OUT 10 500 -100 100 L 40 40 1 1 O 
X PWRGND 8 500 -200 100 L 40 40 1 1 I 
X PWRVC 11 500 0 100 L 40 40 1 1 I 
X RT/CT 7 -500 -300 100 R 40 40 1 1 P 
X VCC 12 500 200 100 L 40 40 1 1 W 
X VFB 3 -500 100 100 R 40 40 1 1 I 
X VREF 14 500 400 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3843D1
# Package Name: SO-08
# Dev Tech: 3
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3843D1 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842
F0 "IC" -400 450 50 H V L B
F1 "UC3843D1" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 5 500 -300 100 L 40 40 1 1 W 
X ISENSE 3 -500 -100 100 R 40 40 1 1 I 
X OUT 6 500 -100 100 L 40 40 1 1 O 
X RT/CT 4 -500 -300 100 R 40 40 1 1 P 
X VCC 7 500 100 100 L 40 40 1 1 W 
X VFB 2 -500 100 100 R 40 40 1 1 I 
X VREF 8 500 300 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3843N
# Package Name: DIL08
# Dev Tech: 3
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3843N IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842
F0 "IC" -400 450 50 H V L B
F1 "UC3843N" -400 -500 50 H V L B
F2 "v-reg-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 5 500 -300 100 L 40 40 1 1 W 
X ISENSE 3 -500 -100 100 R 40 40 1 1 I 
X OUT 6 500 -100 100 L 40 40 1 1 O 
X RT/CT 4 -500 -300 100 R 40 40 1 1 P 
X VCC 7 500 100 100 L 40 40 1 1 W 
X VFB 2 -500 100 100 R 40 40 1 1 I 
X VREF 8 500 300 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3844D
# Package Name: SO-14
# Dev Tech: 4
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3844D IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842D
F0 "IC" -400 550 50 H V L B
F1 "UC3844D" -400 -600 50 H V L B
F2 "v-reg-SO-14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 500 400 500
P 2 1 0 0 400 500 400 -500
P 2 1 0 0 400 -500 -400 -500
P 2 1 0 0 -400 -500 -400 500
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 9 500 -400 100 L 40 40 1 1 W 
X ISENSE 5 -500 -100 100 R 40 40 1 1 I 
X OUT 10 500 -100 100 L 40 40 1 1 O 
X PWRGND 8 500 -200 100 L 40 40 1 1 I 
X PWRVC 11 500 0 100 L 40 40 1 1 I 
X RT/CT 7 -500 -300 100 R 40 40 1 1 P 
X VCC 12 500 200 100 L 40 40 1 1 W 
X VFB 3 -500 100 100 R 40 40 1 1 I 
X VREF 14 500 400 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3844D1
# Package Name: SO-08
# Dev Tech: 4
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3844D1 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842
F0 "IC" -400 450 50 H V L B
F1 "UC3844D1" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 5 500 -300 100 L 40 40 1 1 W 
X ISENSE 3 -500 -100 100 R 40 40 1 1 I 
X OUT 6 500 -100 100 L 40 40 1 1 O 
X RT/CT 4 -500 -300 100 R 40 40 1 1 P 
X VCC 7 500 100 100 L 40 40 1 1 W 
X VFB 2 -500 100 100 R 40 40 1 1 I 
X VREF 8 500 300 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3844N
# Package Name: DIL08
# Dev Tech: 4
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3844N IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842
F0 "IC" -400 450 50 H V L B
F1 "UC3844N" -400 -500 50 H V L B
F2 "v-reg-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 5 500 -300 100 L 40 40 1 1 W 
X ISENSE 3 -500 -100 100 R 40 40 1 1 I 
X OUT 6 500 -100 100 L 40 40 1 1 O 
X RT/CT 4 -500 -300 100 R 40 40 1 1 P 
X VCC 7 500 100 100 L 40 40 1 1 W 
X VFB 2 -500 100 100 R 40 40 1 1 I 
X VREF 8 500 300 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3845D
# Package Name: SO-14
# Dev Tech: 5
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3845D IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842D
F0 "IC" -400 550 50 H V L B
F1 "UC3845D" -400 -600 50 H V L B
F2 "v-reg-SO-14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 500 400 500
P 2 1 0 0 400 500 400 -500
P 2 1 0 0 400 -500 -400 -500
P 2 1 0 0 -400 -500 -400 500
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 9 500 -400 100 L 40 40 1 1 W 
X ISENSE 5 -500 -100 100 R 40 40 1 1 I 
X OUT 10 500 -100 100 L 40 40 1 1 O 
X PWRGND 8 500 -200 100 L 40 40 1 1 I 
X PWRVC 11 500 0 100 L 40 40 1 1 I 
X RT/CT 7 -500 -300 100 R 40 40 1 1 P 
X VCC 12 500 200 100 L 40 40 1 1 W 
X VFB 3 -500 100 100 R 40 40 1 1 I 
X VREF 14 500 400 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3845D1
# Package Name: SO-08
# Dev Tech: 5
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3845D1 IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842
F0 "IC" -400 450 50 H V L B
F1 "UC3845D1" -400 -500 50 H V L B
F2 "v-reg-SO-08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 5 500 -300 100 L 40 40 1 1 W 
X ISENSE 3 -500 -100 100 R 40 40 1 1 I 
X OUT 6 500 -100 100 L 40 40 1 1 O 
X RT/CT 4 -500 -300 100 R 40 40 1 1 P 
X VCC 7 500 100 100 L 40 40 1 1 W 
X VFB 2 -500 100 100 R 40 40 1 1 I 
X VREF 8 500 300 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: UC3845N
# Package Name: DIL08
# Dev Tech: 5
# Dev Prefix: IC
# Gate count = 1
#
DEF UC3845N IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: UC3842
F0 "IC" -400 450 50 H V L B
F1 "UC3845N" -400 -500 50 H V L B
F2 "v-reg-DIL08" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 400 400 400
P 2 1 0 0 400 400 400 -400
P 2 1 0 0 400 -400 -400 -400
P 2 1 0 0 -400 -400 -400 400
X COMP 1 -500 300 100 R 40 40 1 1 P 
X GND 5 500 -300 100 L 40 40 1 1 W 
X ISENSE 3 -500 -100 100 R 40 40 1 1 I 
X OUT 6 500 -100 100 L 40 40 1 1 O 
X RT/CT 4 -500 -300 100 R 40 40 1 1 P 
X VCC 7 500 100 100 L 40 40 1 1 W 
X VFB 2 -500 100 100 R 40 40 1 1 I 
X VREF 8 500 300 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: XC63FPL
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF XC63FPL IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "XC63FPL" 100 -400 50 H V L B
F2 "v-reg-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 2 0 -300 100 U 40 40 1 1 I 
X IN 1 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: XC63FPM
# Package Name: SOT23
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF XC63FPM IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "XC63FPM" 100 -400 50 H V L B
F2 "v-reg-SOT23" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 1 0 -300 100 U 40 40 1 1 I 
X IN 3 -300 0 100 R 40 40 1 1 I 
X OUT 2 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: XC63FPP
# Package Name: SOT89R
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF XC63FPP IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "XC63FPP" 100 -400 50 H V L B
F2 "v-reg-SOT89R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 1 0 -300 100 U 40 40 1 1 I 
X IN 2 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: XC63FPT
# Package Name: TO92
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF XC63FPT IC 0 40 N N 1 L N
# Gate Name: G$1
# Symbol Name: 78XX
F0 "IC" 100 -300 50 H V L B
F1 "XC63FPT" 100 -400 50 H V L B
F2 "v-reg-TO92" 0 150 50 H I C C
DRAW
P 2 1 0 0 -200 -200 200 -200
P 2 1 0 0 200 -200 200 100
P 2 1 0 0 200 100 -200 100
P 2 1 0 0 -200 100 -200 -200
T 0 10 -140 60 0 1 0 GND
T 0 -115 5 60 0 1 0 IN
T 0 115 5 60 0 1 0 OUT
X GND 1 0 -300 100 U 40 40 1 1 I 
X IN 2 -300 0 100 R 40 40 1 1 I 
X OUT 3 300 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#End Library
