#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13b6875f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13b6866c0 .scope module, "a2bus_timing_tb" "a2bus_timing_tb" 3 3;
 .timescale -9 -12;
P_0x13b68f9b0 .param/real "APPLE_14M_PERIOD" 0 3 12, Cr<m45d75db8cc475400gfc8>; value=69.8413
P_0x13b68f9f0 .param/real "APPLE_7M_PERIOD" 0 3 13, Cr<m45d75db8cc475400gfc9>; value=139.683
P_0x13b68fa30 .param/real "APPLE_CPU_PERIOD" 0 3 14, Cr<m7a38e403657cd400gfcb>; value=977.778
P_0x13b68fa70 .param/l "APPLE_HZ" 0 3 10, +C4<00000000110110100111101001100101>;
P_0x13b68fab0 .param/real "CLK_PERIOD" 0 3 11, Cr<m4a12f684bda13000gfc6>; value=18.5185
P_0x13b68faf0 .param/l "CLOCK_SPEED_HZ" 0 3 9, +C4<00000011001101111111100110000000>;
v0x13b6c69a0_0 .var "a2_7M", 0 0;
v0x13b6bf9e0_0 .var "a2_phi1", 0 0;
v0x13b6c6ac0_0 .var "a2_q3", 0 0;
v0x13b6c6b90_0 .var "apple_extend_next", 0 0;
v0x13b6c6c20_0 .var/i "apple_phase", 31 0;
v0x13b6c6cf0_0 .var "apple_running", 0 0;
v0x13b6c6d80_0 .net "clk_14M_posedge_o", 0 0, L_0x13b6cda60;  1 drivers
v0x13b6c6e10_0 .var/i "clk_14m_posedge_count", 31 0;
v0x13b6c6ea0_0 .net "clk_7M_negedge_o", 0 0, L_0x13b6cd740;  1 drivers
v0x13b6c6fd0_0 .net "clk_7M_o", 0 0, L_0x13b6cd550;  1 drivers
v0x13b6c7060_0 .net "clk_7M_posedge_o", 0 0, L_0x13b6cd850;  1 drivers
v0x13b6c70f0_0 .var/i "clk_7m_negedge_count", 31 0;
v0x13b6c7180_0 .var/i "clk_7m_posedge_count", 31 0;
v0x13b6c7210_0 .var "clk_logic", 0 0;
v0x13b6c7320_0 .var/i "cpu_cycle_count", 31 0;
v0x13b6c73d0_0 .net "cycle_extended", 0 0, L_0x13b6cdad0;  1 drivers
v0x13b6c7480_0 .var "drift_monitor_enable", 0 0;
v0x13b6c7610_0 .var/real "drift_offset_ns", 0 0;
v0x13b6c76a0_0 .var/i "drift_sample_count", 31 0;
v0x13b6c7730_0 .var/i "edges_7m_in_phi1_high", 31 0;
v0x13b6c77d0_0 .var/i "edges_7m_in_phi1_low", 31 0;
v0x13b6c7880_0 .net "error", 0 0, L_0x13b6cdc00;  1 drivers
v0x13b6c7930_0 .var/i "extended_cycle_count", 31 0;
v0x13b6c79c0_0 .var/real "last_7m_posedge_time", 0 0;
v0x13b6c7a50_0 .var/real "last_input_phi1_rise", 0 0;
v0x13b6c7ae0_0 .var/real "last_output_phi1_rise", 0 0;
v0x13b6c7b70_0 .var/real "last_phi1_posedge_time", 0 0;
v0x13b6c7c00_0 .net "lock", 0 0, L_0x13b6cd940;  1 drivers
v0x13b6c7c90_0 .var/real "lock_achieved_time", 0 0;
v0x13b6c7d20_0 .var "lock_seen", 0 0;
v0x13b6c7db0_0 .var/real "max_drift_ns", 0 0;
v0x13b6c7e50_0 .var/real "min_drift_ns", 0 0;
v0x13b6c7ef0_0 .var/i "noise_count", 31 0;
v0x13b6c7530_0 .var "noise_enable", 0 0;
v0x13b6c8180_0 .var/i "noise_seed", 31 0;
v0x13b6c8210_0 .var/i "period_7m_count", 31 0;
v0x13b6c82a0_0 .var/real "period_7m_sum", 0 0;
v0x13b6c8340_0 .var/i "phase_errors", 31 0;
v0x13b6c83f0_0 .net "phi0_negedge_o", 0 0, L_0x13b6cce70;  1 drivers
v0x13b6c84a0_0 .net "phi0_o", 0 0, L_0x13b6cc9f0;  1 drivers
v0x13b6c8550_0 .net "phi0_posedge_o", 0 0, L_0x13b6cd0b0;  1 drivers
v0x13b6c8600_0 .var/i "phi1_negedge_count", 31 0;
v0x13b6c8690_0 .net "phi1_negedge_o", 0 0, L_0x13b6cd460;  1 drivers
v0x13b6c8740_0 .net "phi1_o", 0 0, L_0x13b6cd2c0;  1 drivers
v0x13b6c87f0_0 .var/i "phi1_period_count", 31 0;
v0x13b6c8880_0 .var/real "phi1_period_sum", 0 0;
v0x13b6c8910_0 .var/i "phi1_posedge_count", 31 0;
v0x13b6c89c0_0 .net "phi1_posedge_o", 0 0, L_0x13b6ccfe0;  1 drivers
v0x13b6c8a70_0 .var "prev_7m_o", 0 0;
v0x13b6c8b00_0 .var "prev_a2_phi1", 0 0;
v0x13b6c8ba0_0 .var "prev_lock", 0 0;
v0x13b6c8c40_0 .var "prev_phi1_o", 0 0;
v0x13b6c8ce0_0 .var "prev_q3_o", 0 0;
v0x13b6c8d80_0 .var/i "q3_negedge_count", 31 0;
v0x13b6c8e30_0 .net "q3_negedge_o", 0 0, L_0x13b6cd3b0;  1 drivers
v0x13b6c8ee0_0 .net "q3_o", 0 0, L_0x13b6cd1e0;  1 drivers
v0x13b6c8f90_0 .var/i "q3_posedge_count", 31 0;
v0x13b6c9020_0 .net "q3_posedge_o", 0 0, L_0x13b6cd650;  1 drivers
E_0x13b65e4d0 .event anyedge, v0x13b6c3960_0, v0x13b6c7d20_0;
E_0x13b65e910 .event anyedge, v0x13b6c3960_0;
E_0x13b65eb40 .event anyedge, v0x13b6c6cf0_0;
S_0x13b685790 .scope begin, "$unm_blk_34" "$unm_blk_34" 3 537, 3 537 0, S_0x13b6866c0;
 .timescale -9 -12;
v0x13b65edb0_0 .var/real "ratio", 0 0;
S_0x13b6be110 .scope begin, "$unm_blk_36" "$unm_blk_36" 3 575, 3 575 0, S_0x13b6866c0;
 .timescale -9 -12;
v0x13b6be850_0 .var/real "baseline_period", 0 0;
S_0x13b6be2e0 .scope begin, "$unm_blk_37" "$unm_blk_37" 3 586, 3 586 0, S_0x13b6be110;
 .timescale -9 -12;
v0x13b6be4a0_0 .var/i "phi1_count_after", 31 0;
v0x13b6be560_0 .var/i "phi1_count_before", 31 0;
v0x13b6be610_0 .var/i "posedges_got", 31 0;
v0x13b6be6d0_0 .var/real "t_after_ext", 0 0;
v0x13b6be770_0 .var/real "t_before_ext", 0 0;
S_0x13b6be900 .scope begin, "$unm_blk_38" "$unm_blk_38" 3 699, 3 699 0, S_0x13b6866c0;
 .timescale -9 -12;
v0x13b6beac0_0 .var/i "ext_cycle", 31 0;
S_0x13b6beb70 .scope autotask, "apple_clock_cycle" "apple_clock_cycle" 3 61, 3 61 0, S_0x13b6866c0;
 .timescale -9 -12;
v0x13b6bed30_0 .var/i "i", 31 0;
TD_a2bus_timing_tb.apple_clock_cycle ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6bed30_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v0x13b6bed30_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x13b6bed30_0;
    %store/vec4 v0x13b6c6c20_0, 0, 32;
    %load/vec4 v0x13b6bed30_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x13b6c69a0_0, 0, 1;
    %load/vec4 v0x13b6bed30_0;
    %cmpi/s 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.4, 8;
T_0.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.4, 8;
 ; End of false expr.
    %blend;
T_0.4;
    %store/vec4 v0x13b6bf9e0_0, 0, 1;
    %load/vec4 v0x13b6bed30_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_0.7, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x13b6bed30_0;
    %cmpi/s 7, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_0.8, 5;
    %load/vec4 v0x13b6bed30_0;
    %cmpi/s 10, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.8;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 5, 9;
T_0.7;
    %flag_mov 8, 5;
    %jmp/0 T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.6, 8;
T_0.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.6, 8;
 ; End of false expr.
    %blend;
T_0.6;
    %store/vec4 v0x13b6c6ac0_0, 0, 1;
    %load/vec4 v0x13b6c7530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.11, 9;
    %load/vec4 v0x13b6bed30_0;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_0.12, 4;
    %load/vec4 v0x13b6bed30_0;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_0.12;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %delay 51323, 0;
    %load/vec4 v0x13b6c7ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b6c7ef0_0, 0, 32;
    %load/vec4 v0x13b6bf9e0_0;
    %inv;
    %store/vec4 v0x13b6bf9e0_0, 0, 1;
    %delay 14815, 0;
    %load/vec4 v0x13b6bf9e0_0;
    %inv;
    %store/vec4 v0x13b6bf9e0_0, 0, 1;
    %delay 3704, 0;
    %jmp T_0.10;
T_0.9 ;
    %delay 69841, 0;
T_0.10 ;
T_0.2 ; for-loop step statement
    %load/vec4 v0x13b6bed30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b6bed30_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
S_0x13b6bedf0 .scope autotask, "apple_extended_cycle" "apple_extended_cycle" 3 117, 3 117 0, S_0x13b6866c0;
 .timescale -9 -12;
v0x13b6beff0_0 .var/i "i", 31 0;
TD_a2bus_timing_tb.apple_extended_cycle ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6beff0_0, 0, 32;
T_1.13 ; Top of for-loop 
    %load/vec4 v0x13b6beff0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.14, 5;
    %load/vec4 v0x13b6beff0_0;
    %store/vec4 v0x13b6c6c20_0, 0, 32;
    %load/vec4 v0x13b6beff0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x13b6c69a0_0, 0, 1;
    %load/vec4 v0x13b6beff0_0;
    %cmpi/s 9, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v0x13b6bf9e0_0, 0, 1;
    %load/vec4 v0x13b6beff0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_1.20, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x13b6beff0_0;
    %cmpi/s 9, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.21, 5;
    %load/vec4 v0x13b6beff0_0;
    %cmpi/s 12, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.21;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 5, 9;
T_1.20;
    %flag_mov 8, 5;
    %jmp/0 T_1.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %store/vec4 v0x13b6c6ac0_0, 0, 1;
    %delay 69841, 0;
T_1.15 ; for-loop step statement
    %load/vec4 v0x13b6beff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b6beff0_0, 0, 32;
    %jmp T_1.13;
T_1.14 ; for-loop exit label
    %end;
S_0x13b6bf0b0 .scope module, "dut" "a2bus_timing" 3 165, 4 57 0, S_0x13b6866c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_logic_i";
    .port_info 1 /INPUT 1 "a2_phi1_i";
    .port_info 2 /INPUT 1 "a2_q3_i";
    .port_info 3 /INPUT 1 "a2_7M_i";
    .port_info 4 /OUTPUT 1 "lock";
    .port_info 5 /OUTPUT 1 "error";
    .port_info 6 /OUTPUT 1 "phi0_o";
    .port_info 7 /OUTPUT 1 "phi0_posedge_o";
    .port_info 8 /OUTPUT 1 "phi0_negedge_o";
    .port_info 9 /OUTPUT 1 "phi1_o";
    .port_info 10 /OUTPUT 1 "phi1_posedge_o";
    .port_info 11 /OUTPUT 1 "phi1_negedge_o";
    .port_info 12 /OUTPUT 1 "cycle_extended";
    .port_info 13 /OUTPUT 1 "q3_o";
    .port_info 14 /OUTPUT 1 "q3_posedge_o";
    .port_info 15 /OUTPUT 1 "q3_negedge_o";
    .port_info 16 /OUTPUT 1 "clk_7M_o";
    .port_info 17 /OUTPUT 1 "clk_7M_posedge_o";
    .port_info 18 /OUTPUT 1 "clk_7M_negedge_o";
    .port_info 19 /OUTPUT 1 "clk_14M_posedge_o";
P_0x13b81d400 .param/l "ACCEPT_WINDOW" 1 4 107, C4<00000000000000000000000000000010>;
P_0x13b81d440 .param/l "ACC_WIDTH" 1 4 96, C4<00000000000000000000000000011010>;
P_0x13b81d480 .param/l "APPLE_HZ" 0 4 59, +C4<00000000110110100111101001100101>;
P_0x13b81d4c0 .param/l "CDC_LATENCY" 1 4 106, C4<00000000000000000000000000000011>;
P_0x13b81d500 .param/l "CLOCK_SPEED_HZ" 0 4 58, +C4<00000011001101111111100110000000>;
P_0x13b81d540 .param/l "ENABLE_DENOISE" 0 4 60, C4<0>;
P_0x13b81d580 .param/l "EXTENDED_PERIOD_CLKS" 1 4 126, C4<00000000000000000000000000111101>;
P_0x13b81d5c0 .param/l "EXTENDED_THRESHOLD" 1 4 127, C4<00000000000000000000000000111001>;
P_0x13b81d600 .param/l "EXTEND_CHECK_DELAY" 1 4 597, C4<00000000000000000000000000000111>;
P_0x13b81d640 .param/l "LOCK_THRESHOLD" 1 4 108, C4<00000000000000000000000000001000>;
P_0x13b81d680 .param/l "NORMAL_PERIOD_CLKS" 1 4 125, C4<00000000000000000000000000110101>;
P_0x13b81d6c0 .param/l "PHASE_COUNT" 1 4 100, C4<00000000000000000000000000001110>;
P_0x13b81d700 .param/l "SNAP_ACC_PRELOAD" 1 4 116, C4<010100011110110111100101111>;
P_0x13b81d740 .param/l "ST_ACQUIRING" 1 4 386, C4<01>;
P_0x13b81d780 .param/l "ST_LOCKED" 1 4 387, C4<10>;
P_0x13b81d7c0 .param/l "ST_UNLOCKED" 1 4 385, C4<00>;
P_0x13b81d800 .param/l "TICKS_PER_CPU_CYCLE" 1 4 408, C4<00000000000000000000000000110101>;
P_0x13b81d840 .param/l "TICK_RATE" 1 4 95, C4<00000000110110100111101001100101>;
P_0x13b81d880 .param/l "UNLOCK_THRESHOLD" 1 4 109, C4<00000000000000000000000000000100>;
L_0x13b6ca7d0 .functor NOT 1, L_0x13b6ca650, C4<0>, C4<0>, C4<0>;
L_0x13b6caa70 .functor NOT 1, L_0x13b6ca9a0, C4<0>, C4<0>, C4<0>;
L_0x13b6cab20 .functor AND 1, L_0x13b6ca880, L_0x13b6caa70, C4<1>, C4<1>;
L_0x13b6cacb0 .functor NOT 1, L_0x13b6cac10, C4<0>, C4<0>, C4<0>;
L_0x13b6caea0 .functor AND 1, L_0x13b6cacb0, L_0x13b6cad80, C4<1>, C4<1>;
L_0x13b6cb140 .functor NOT 1, L_0x13b6cb050, C4<0>, C4<0>, C4<0>;
L_0x13b6cb1b0 .functor AND 1, L_0x13b6cafb0, L_0x13b6cb140, C4<1>, C4<1>;
L_0x13b6cb380 .functor NOT 1, L_0x13b6cb2e0, C4<0>, C4<0>, C4<0>;
L_0x13b6cb5b0 .functor AND 1, L_0x13b6cb380, L_0x13b6cb430, C4<1>, C4<1>;
L_0x13b6cb8f0 .functor NOT 1, L_0x13b6cb850, C4<0>, C4<0>, C4<0>;
L_0x13b6cb960 .functor AND 1, L_0x13b6cb6b0, L_0x13b6cb8f0, C4<1>, C4<1>;
L_0x13b6cbb10 .functor NOT 1, L_0x13b6cba70, C4<0>, C4<0>, C4<0>;
L_0x13b6cbc20 .functor AND 1, L_0x13b6cbb10, L_0x13b6cbb80, C4<1>, C4<1>;
L_0x13b6cc3d0 .functor OR 1, L_0x13b6cbf80, L_0x13b6cc250, C4<0>, C4<0>;
L_0x13b6cbd50 .functor AND 1, L_0x13b6c9b00, L_0x13b6cc3d0, C4<1>, C4<1>;
L_0x13b6cc5e0 .functor AND 1, L_0x13b6c9b00, L_0x13b6cc500, C4<1>, C4<1>;
L_0x13b6cc780 .functor BUFZ 1, v0x13b6c63d0_0, C4<0>, C4<0>, C4<0>;
L_0x13b6cc7f0 .functor BUFZ 4, v0x13b6c6470_0, C4<0000>, C4<0000>, C4<0000>;
L_0x13b6cc900 .functor BUFZ 1, v0x13b6c3e10_0, C4<0>, C4<0>, C4<0>;
L_0x13b6cc710 .functor BUFZ 1, v0x13b6c3cf0_0, C4<0>, C4<0>, C4<0>;
L_0x13b6ccbb0 .functor AND 1, v0x13b6c4910_0, L_0x13b6cc860, C4<1>, C4<1>;
L_0x13b6ccd20 .functor AND 1, L_0x13b6ccbb0, L_0x13b6ccc40, C4<1>, C4<1>;
L_0x13b6ccef0 .functor AND 1, L_0x13b6ccd20, v0x13b6c3a00_0, C4<1>, C4<1>;
L_0x13b6cc9f0 .functor BUFZ 1, L_0x13b6ca7d0, C4<0>, C4<0>, C4<0>;
L_0x13b6cd0b0 .functor BUFZ 1, L_0x13b6cb5b0, C4<0>, C4<0>, C4<0>;
L_0x13b6cce70 .functor BUFZ 1, L_0x13b6cb1b0, C4<0>, C4<0>, C4<0>;
L_0x13b6cd2c0 .functor BUFZ 1, L_0x13b6ca650, C4<0>, C4<0>, C4<0>;
L_0x13b6ccfe0 .functor BUFZ 1, L_0x13b6cb1b0, C4<0>, C4<0>, C4<0>;
L_0x13b6cd460 .functor BUFZ 1, L_0x13b6cb5b0, C4<0>, C4<0>, C4<0>;
L_0x13b6cd1e0 .functor BUFZ 1, L_0x13b6ca730, C4<0>, C4<0>, C4<0>;
L_0x13b6cd650 .functor BUFZ 1, L_0x13b6cb960, C4<0>, C4<0>, C4<0>;
L_0x13b6cd3b0 .functor BUFZ 1, L_0x13b6cbc20, C4<0>, C4<0>, C4<0>;
L_0x13b6cd550 .functor BUFZ 1, L_0x13b6ca5b0, C4<0>, C4<0>, C4<0>;
L_0x13b6cd850 .functor BUFZ 1, L_0x13b6cab20, C4<0>, C4<0>, C4<0>;
L_0x13b6cd740 .functor BUFZ 1, L_0x13b6caea0, C4<0>, C4<0>, C4<0>;
L_0x13b6cda60 .functor OR 1, L_0x13b6cab20, L_0x13b6caea0, C4<0>, C4<0>;
L_0x13b6cd940 .functor BUFZ 1, v0x13b6c3a00_0, C4<0>, C4<0>, C4<0>;
L_0x13b6cdc00 .functor BUFZ 1, v0x13b6c4b70_0, C4<0>, C4<0>, C4<0>;
L_0x13b6cdad0 .functor BUFZ 1, v0x13b6c4a30_0, C4<0>, C4<0>, C4<0>;
v0x13b6c2200 .array "PHASE_MAP", 13 0, 2 0;
v0x13b6c2290_0 .net *"_ivl_101", 0 0, L_0x13b6ccd20;  1 drivers
v0x13b6c2320_0 .net *"_ivl_11", 0 0, L_0x13b6ca9a0;  1 drivers
v0x13b6c23b0_0 .net *"_ivl_12", 0 0, L_0x13b6caa70;  1 drivers
v0x13b6c2450_0 .net *"_ivl_17", 0 0, L_0x13b6cac10;  1 drivers
v0x13b6c2540_0 .net *"_ivl_18", 0 0, L_0x13b6cacb0;  1 drivers
v0x13b6c25f0_0 .net *"_ivl_21", 0 0, L_0x13b6cad80;  1 drivers
v0x13b6c26a0_0 .net *"_ivl_25", 0 0, L_0x13b6cafb0;  1 drivers
v0x13b6c2750_0 .net *"_ivl_27", 0 0, L_0x13b6cb050;  1 drivers
v0x13b6c2860_0 .net *"_ivl_28", 0 0, L_0x13b6cb140;  1 drivers
v0x13b6c2910_0 .net *"_ivl_33", 0 0, L_0x13b6cb2e0;  1 drivers
v0x13b6c29c0_0 .net *"_ivl_34", 0 0, L_0x13b6cb380;  1 drivers
v0x13b6c2a70_0 .net *"_ivl_37", 0 0, L_0x13b6cb430;  1 drivers
v0x13b6c2b20_0 .net *"_ivl_41", 0 0, L_0x13b6cb6b0;  1 drivers
v0x13b6c2bd0_0 .net *"_ivl_43", 0 0, L_0x13b6cb850;  1 drivers
v0x13b6c2c80_0 .net *"_ivl_44", 0 0, L_0x13b6cb8f0;  1 drivers
v0x13b6c2d30_0 .net *"_ivl_49", 0 0, L_0x13b6cba70;  1 drivers
v0x13b6c2ec0_0 .net *"_ivl_50", 0 0, L_0x13b6cbb10;  1 drivers
v0x13b6c2f50_0 .net *"_ivl_53", 0 0, L_0x13b6cbb80;  1 drivers
v0x13b6c3000_0 .net *"_ivl_58", 31 0, L_0x13b6cbe30;  1 drivers
L_0x1400881c0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b6c30b0_0 .net *"_ivl_61", 24 0, L_0x1400881c0;  1 drivers
L_0x140088208 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x13b6c3160_0 .net/2u *"_ivl_62", 31 0, L_0x140088208;  1 drivers
v0x13b6c3210_0 .net *"_ivl_66", 31 0, L_0x13b6cc130;  1 drivers
L_0x140088250 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b6c32c0_0 .net *"_ivl_69", 24 0, L_0x140088250;  1 drivers
L_0x140088298 .functor BUFT 1, C4<00000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x13b6c3370_0 .net/2u *"_ivl_70", 31 0, L_0x140088298;  1 drivers
v0x13b6c3420_0 .net *"_ivl_75", 0 0, L_0x13b6cc3d0;  1 drivers
v0x13b6c34c0_0 .net *"_ivl_79", 0 0, L_0x13b6cc500;  1 drivers
v0x13b6c3560_0 .net *"_ivl_9", 0 0, L_0x13b6ca880;  1 drivers
L_0x1400882e0 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x13b6c3610_0 .net/2u *"_ivl_90", 3 0, L_0x1400882e0;  1 drivers
v0x13b6c36c0_0 .net *"_ivl_92", 0 0, L_0x13b6cc860;  1 drivers
v0x13b6c3760_0 .net *"_ivl_95", 0 0, L_0x13b6ccbb0;  1 drivers
L_0x140088328 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x13b6c3800_0 .net/2u *"_ivl_96", 1 0, L_0x140088328;  1 drivers
v0x13b6c38b0_0 .net *"_ivl_98", 0 0, L_0x13b6ccc40;  1 drivers
v0x13b6c2dd0_0 .net "a2_7M_i", 0 0, v0x13b6c69a0_0;  1 drivers
v0x13b6c3b40_0 .net "a2_phi1_i", 0 0, v0x13b6bf9e0_0;  1 drivers
v0x13b6c3bd0_0 .net "a2_q3_i", 0 0, v0x13b6c6ac0_0;  1 drivers
v0x13b6c3c60_0 .var "acc_14m_r", 26 0;
v0x13b6c3cf0_0 .var "apply_correction_fast_r", 0 0;
v0x13b6c3d80_0 .net "apply_correction_fast_w", 0 0, L_0x13b6cc710;  1 drivers
v0x13b6c3e10_0 .var "apply_correction_slow_r", 0 0;
v0x13b6c3ea0_0 .net "apply_correction_slow_w", 0 0, L_0x13b6cc900;  1 drivers
v0x13b6c3f30_0 .net "cdc_7m_negedge_w", 0 0, L_0x13b6c96f0;  1 drivers
v0x13b6c3fc0_0 .net "cdc_7m_posedge_w", 0 0, L_0x13b6c9440;  1 drivers
v0x13b6c4050_0 .net "cdc_7m_w", 0 0, L_0x13b6c90d0;  1 drivers
v0x13b6c4100_0 .net "cdc_phi1_negedge_w", 0 0, L_0x13b6c9db0;  1 drivers
v0x13b6c41b0_0 .net "cdc_phi1_posedge_w", 0 0, L_0x13b6c9b00;  1 drivers
v0x13b6c4260_0 .net "cdc_phi1_w", 0 0, L_0x13b6c97d0;  1 drivers
v0x13b6c4310_0 .net "cdc_q3_negedge_w", 0 0, L_0x13b6ca490;  1 drivers
v0x13b6c43c0_0 .net "cdc_q3_posedge_w", 0 0, L_0x13b6ca1e0;  1 drivers
v0x13b6c4470_0 .net "cdc_q3_w", 0 0, L_0x13b6c9ed0;  1 drivers
v0x13b6c4520_0 .net "clk_14M_posedge_o", 0 0, L_0x13b6cda60;  alias, 1 drivers
v0x13b6c45b0_0 .net "clk_7M_negedge_o", 0 0, L_0x13b6cd740;  alias, 1 drivers
v0x13b6c4640_0 .net "clk_7M_o", 0 0, L_0x13b6cd550;  alias, 1 drivers
v0x13b6c46d0_0 .net "clk_7M_posedge_o", 0 0, L_0x13b6cd850;  alias, 1 drivers
v0x13b6c4760_0 .net "clk_logic_i", 0 0, v0x13b6c7210_0;  1 drivers
v0x13b6c47f0_0 .var "clks_after_phi1_negedge_r", 3 0;
v0x13b6c4880_0 .var "correction_cooldown_r", 6 0;
v0x13b6c4910_0 .var "current_cycle_extended_r", 0 0;
v0x13b6c49a0_0 .net "cycle_extended", 0 0, L_0x13b6cdad0;  alias, 1 drivers
v0x13b6c4a30_0 .var "cycle_extended_r", 0 0;
v0x13b6c4ad0_0 .net "error", 0 0, L_0x13b6cdc00;  alias, 1 drivers
v0x13b6c4b70_0 .var "error_r", 0 0;
v0x13b6c4c10_0 .var "extend_hold_count_r", 1 0;
v0x13b6c4cc0_0 .net "extend_hold_w", 0 0, L_0x13b6ccef0;  1 drivers
v0x13b6c4d60_0 .var "good_edge_count_r", 3 0;
v0x13b6c3960_0 .net "lock", 0 0, L_0x13b6cd940;  alias, 1 drivers
v0x13b6c3a00_0 .var "lock_r", 0 0;
v0x13b6c3aa0_0 .var "lock_state_r", 1 0;
v0x13b6c4e00_0 .var "miss_edge_count_r", 3 0;
v0x13b6c4eb0_0 .var "next_acc_w", 26 0;
v0x13b6c4f60_0 .var "next_phase_w", 3 0;
v0x13b6c5010_0 .var "next_tick_w", 0 0;
v0x13b6c50b0_0 .var "phase_out_r", 2 0;
v0x13b6c5160_0 .var "phase_r", 3 0;
v0x13b6c5210_0 .net "phi0_negedge_o", 0 0, L_0x13b6cce70;  alias, 1 drivers
v0x13b6c52b0_0 .net "phi0_o", 0 0, L_0x13b6cc9f0;  alias, 1 drivers
v0x13b6c5350_0 .net "phi0_posedge_o", 0 0, L_0x13b6cd0b0;  alias, 1 drivers
v0x13b6c53f0_0 .net "phi1_in_window_w", 0 0, L_0x13b6cbd50;  1 drivers
v0x13b6c5490_0 .net "phi1_near_current_w", 0 0, L_0x13b6cbf80;  1 drivers
v0x13b6c5530_0 .net "phi1_near_next_w", 0 0, L_0x13b6cc250;  1 drivers
v0x13b6c55d0_0 .net "phi1_negedge_o", 0 0, L_0x13b6cd460;  alias, 1 drivers
v0x13b6c5670_0 .var "phi1_negedge_seen_r", 0 0;
v0x13b6c5710_0 .net "phi1_o", 0 0, L_0x13b6cd2c0;  alias, 1 drivers
v0x13b6c57b0_0 .net "phi1_offset_w", 6 0, v0x13b6c6710_0;  1 drivers
v0x13b6c5860_0 .net "phi1_outside_window_w", 0 0, L_0x13b6cc5e0;  1 drivers
v0x13b6c5900_0 .var "phi1_period_counter_r", 6 0;
v0x13b6c59b0_0 .net "phi1_posedge_o", 0 0, L_0x13b6ccfe0;  alias, 1 drivers
v0x13b6c5a50_0 .net "pred_7m_negedge_w", 0 0, L_0x13b6caea0;  1 drivers
v0x13b6c5af0_0 .net "pred_7m_posedge_w", 0 0, L_0x13b6cab20;  1 drivers
v0x13b6c5b90_0 .net "pred_7m_w", 0 0, L_0x13b6ca5b0;  1 drivers
v0x13b6c5c30_0 .net "pred_phi0_w", 0 0, L_0x13b6ca7d0;  1 drivers
v0x13b6c5cd0_0 .net "pred_phi1_negedge_w", 0 0, L_0x13b6cb5b0;  1 drivers
v0x13b6c5d70_0 .net "pred_phi1_posedge_w", 0 0, L_0x13b6cb1b0;  1 drivers
v0x13b6c5e10_0 .net "pred_phi1_w", 0 0, L_0x13b6ca650;  1 drivers
v0x13b6c5eb0_0 .net "pred_q3_negedge_w", 0 0, L_0x13b6cbc20;  1 drivers
v0x13b6c5f50_0 .net "pred_q3_posedge_w", 0 0, L_0x13b6cb960;  1 drivers
v0x13b6c5ff0_0 .net "pred_q3_w", 0 0, L_0x13b6ca730;  1 drivers
v0x13b6c6090_0 .var "prev_phase_out_r", 2 0;
v0x13b6c6140_0 .var "prev_phase_r", 3 0;
v0x13b6c61f0_0 .net "q3_negedge_o", 0 0, L_0x13b6cd3b0;  alias, 1 drivers
v0x13b6c6290_0 .net "q3_o", 0 0, L_0x13b6cd1e0;  alias, 1 drivers
v0x13b6c6330_0 .net "q3_posedge_o", 0 0, L_0x13b6cd650;  alias, 1 drivers
v0x13b6c63d0_0 .var "snap_phase_r", 0 0;
v0x13b6c6470_0 .var "snap_phase_value_r", 3 0;
v0x13b6c6520_0 .net "snap_phase_value_w", 3 0, L_0x13b6cc7f0;  1 drivers
v0x13b6c65d0_0 .net "snap_phase_w", 0 0, L_0x13b6cc780;  1 drivers
v0x13b6c6670_0 .var "tick_14m_r", 0 0;
v0x13b6c6710_0 .var "ticks_since_phi1_edge_r", 6 0;
E_0x13b6bfd00/0 .event anyedge, v0x13b6c5160_0, v0x13b6c65d0_0, v0x13b6c6520_0, v0x13b6c3d80_0;
E_0x13b6bfd00/1 .event anyedge, v0x13b6c3c60_0, v0x13b6c3ea0_0, v0x13b6c4cc0_0;
E_0x13b6bfd00 .event/or E_0x13b6bfd00/0, E_0x13b6bfd00/1;
L_0x13b6ca5b0 .part v0x13b6c50b0_0, 2, 1;
L_0x13b6ca650 .part v0x13b6c50b0_0, 1, 1;
L_0x13b6ca730 .part v0x13b6c50b0_0, 0, 1;
L_0x13b6ca880 .part v0x13b6c50b0_0, 2, 1;
L_0x13b6ca9a0 .part v0x13b6c6090_0, 2, 1;
L_0x13b6cac10 .part v0x13b6c50b0_0, 2, 1;
L_0x13b6cad80 .part v0x13b6c6090_0, 2, 1;
L_0x13b6cafb0 .part v0x13b6c50b0_0, 1, 1;
L_0x13b6cb050 .part v0x13b6c6090_0, 1, 1;
L_0x13b6cb2e0 .part v0x13b6c50b0_0, 1, 1;
L_0x13b6cb430 .part v0x13b6c6090_0, 1, 1;
L_0x13b6cb6b0 .part v0x13b6c50b0_0, 0, 1;
L_0x13b6cb850 .part v0x13b6c6090_0, 0, 1;
L_0x13b6cba70 .part v0x13b6c50b0_0, 0, 1;
L_0x13b6cbb80 .part v0x13b6c6090_0, 0, 1;
L_0x13b6cbe30 .concat [ 7 25 0 0], v0x13b6c6710_0, L_0x1400881c0;
L_0x13b6cbf80 .cmp/ge 32, L_0x140088208, L_0x13b6cbe30;
L_0x13b6cc130 .concat [ 7 25 0 0], v0x13b6c6710_0, L_0x140088250;
L_0x13b6cc250 .cmp/ge 32, L_0x13b6cc130, L_0x140088298;
L_0x13b6cc500 .reduce/nor L_0x13b6cbd50;
L_0x13b6cc860 .cmp/eq 4, v0x13b6c5160_0, L_0x1400882e0;
L_0x13b6ccc40 .cmp/gt 2, L_0x140088328, v0x13b6c4c10_0;
S_0x13b6bfd80 .scope generate, "gen_cdc" "gen_cdc" 4 192, 4 192 0, S_0x13b6bf0b0;
 .timescale -9 -12;
S_0x13b6bff40 .scope module, "cdc_7m_inst" "cdc" 4 218, 5 1 0, S_0x13b6bfd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i";
    .port_info 2 /OUTPUT 1 "o";
    .port_info 3 /OUTPUT 1 "o_n";
    .port_info 4 /OUTPUT 1 "o_posedge";
    .port_info 5 /OUTPUT 1 "o_negedge";
L_0x13b6c92b0 .functor NOT 1, L_0x13b6c91b0, C4<0>, C4<0>, C4<0>;
v0x13b6c0250_0 .net *"_ivl_13", 1 0, L_0x13b6c95a0;  1 drivers
L_0x140088058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x13b6c0310_0 .net/2u *"_ivl_14", 1 0, L_0x140088058;  1 drivers
v0x13b6c03b0_0 .net *"_ivl_3", 0 0, L_0x13b6c91b0;  1 drivers
v0x13b6c0440_0 .net *"_ivl_7", 1 0, L_0x13b6c9360;  1 drivers
L_0x140088010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13b6c04d0_0 .net/2u *"_ivl_8", 1 0, L_0x140088010;  1 drivers
v0x13b6c05a0_0 .net "clk", 0 0, v0x13b6c7210_0;  alias, 1 drivers
v0x13b6c0640_0 .net "i", 0 0, v0x13b6c69a0_0;  alias, 1 drivers
v0x13b6c06e0_0 .net "o", 0 0, L_0x13b6c90d0;  alias, 1 drivers
v0x13b6c0780_0 .net "o_n", 0 0, L_0x13b6c92b0;  1 drivers
v0x13b6c0890_0 .net "o_negedge", 0 0, L_0x13b6c96f0;  alias, 1 drivers
v0x13b6c0920_0 .net "o_posedge", 0 0, L_0x13b6c9440;  alias, 1 drivers
v0x13b6c09c0_0 .var "sync", 2 0;
E_0x13b6c01f0 .event posedge, v0x13b6c05a0_0;
L_0x13b6c90d0 .part v0x13b6c09c0_0, 2, 1;
L_0x13b6c91b0 .part v0x13b6c09c0_0, 2, 1;
L_0x13b6c9360 .part v0x13b6c09c0_0, 1, 2;
L_0x13b6c9440 .cmp/eq 2, L_0x13b6c9360, L_0x140088010;
L_0x13b6c95a0 .part v0x13b6c09c0_0, 1, 2;
L_0x13b6c96f0 .cmp/eq 2, L_0x13b6c95a0, L_0x140088058;
S_0x13b6c0b00 .scope module, "cdc_phi1_inst" "cdc" 4 226, 5 1 0, S_0x13b6bfd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i";
    .port_info 2 /OUTPUT 1 "o";
    .port_info 3 /OUTPUT 1 "o_n";
    .port_info 4 /OUTPUT 1 "o_posedge";
    .port_info 5 /OUTPUT 1 "o_negedge";
L_0x13b6c9950 .functor NOT 1, L_0x13b6c98b0, C4<0>, C4<0>, C4<0>;
v0x13b6c0d80_0 .net *"_ivl_13", 1 0, L_0x13b6c9c60;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x13b6c0e10_0 .net/2u *"_ivl_14", 1 0, L_0x1400880e8;  1 drivers
v0x13b6c0eb0_0 .net *"_ivl_3", 0 0, L_0x13b6c98b0;  1 drivers
v0x13b6c0f70_0 .net *"_ivl_7", 1 0, L_0x13b6c9a00;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13b6c1020_0 .net/2u *"_ivl_8", 1 0, L_0x1400880a0;  1 drivers
v0x13b6c1110_0 .net "clk", 0 0, v0x13b6c7210_0;  alias, 1 drivers
v0x13b6c11a0_0 .net "i", 0 0, v0x13b6bf9e0_0;  alias, 1 drivers
v0x13b6c1230_0 .net "o", 0 0, L_0x13b6c97d0;  alias, 1 drivers
v0x13b6c12d0_0 .net "o_n", 0 0, L_0x13b6c9950;  1 drivers
v0x13b6c13f0_0 .net "o_negedge", 0 0, L_0x13b6c9db0;  alias, 1 drivers
v0x13b6c1490_0 .net "o_posedge", 0 0, L_0x13b6c9b00;  alias, 1 drivers
v0x13b6c1530_0 .var "sync", 2 0;
L_0x13b6c97d0 .part v0x13b6c1530_0, 2, 1;
L_0x13b6c98b0 .part v0x13b6c1530_0, 2, 1;
L_0x13b6c9a00 .part v0x13b6c1530_0, 1, 2;
L_0x13b6c9b00 .cmp/eq 2, L_0x13b6c9a00, L_0x1400880a0;
L_0x13b6c9c60 .part v0x13b6c1530_0, 1, 2;
L_0x13b6c9db0 .cmp/eq 2, L_0x13b6c9c60, L_0x1400880e8;
S_0x13b6c1670 .scope module, "cdc_q3_inst" "cdc" 4 234, 5 1 0, S_0x13b6bfd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "i";
    .port_info 2 /OUTPUT 1 "o";
    .port_info 3 /OUTPUT 1 "o_n";
    .port_info 4 /OUTPUT 1 "o_posedge";
    .port_info 5 /OUTPUT 1 "o_negedge";
L_0x13b6ca050 .functor NOT 1, L_0x13b6c9fb0, C4<0>, C4<0>, C4<0>;
v0x13b6c18f0_0 .net *"_ivl_13", 1 0, L_0x13b6ca340;  1 drivers
L_0x140088178 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x13b6c1980_0 .net/2u *"_ivl_14", 1 0, L_0x140088178;  1 drivers
v0x13b6c1a30_0 .net *"_ivl_3", 0 0, L_0x13b6c9fb0;  1 drivers
v0x13b6c1af0_0 .net *"_ivl_7", 1 0, L_0x13b6ca100;  1 drivers
L_0x140088130 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13b6c1ba0_0 .net/2u *"_ivl_8", 1 0, L_0x140088130;  1 drivers
v0x13b6c1c90_0 .net "clk", 0 0, v0x13b6c7210_0;  alias, 1 drivers
v0x13b6c1d60_0 .net "i", 0 0, v0x13b6c6ac0_0;  alias, 1 drivers
v0x13b6c1df0_0 .net "o", 0 0, L_0x13b6c9ed0;  alias, 1 drivers
v0x13b6c1e80_0 .net "o_n", 0 0, L_0x13b6ca050;  1 drivers
v0x13b6c1f90_0 .net "o_negedge", 0 0, L_0x13b6ca490;  alias, 1 drivers
v0x13b6c2020_0 .net "o_posedge", 0 0, L_0x13b6ca1e0;  alias, 1 drivers
v0x13b6c20c0_0 .var "sync", 2 0;
L_0x13b6c9ed0 .part v0x13b6c20c0_0, 2, 1;
L_0x13b6c9fb0 .part v0x13b6c20c0_0, 2, 1;
L_0x13b6ca100 .part v0x13b6c20c0_0, 1, 2;
L_0x13b6ca1e0 .cmp/eq 2, L_0x13b6ca100, L_0x140088130;
L_0x13b6ca340 .part v0x13b6c20c0_0, 1, 2;
L_0x13b6ca490 .cmp/eq 2, L_0x13b6ca340, L_0x140088178;
    .scope S_0x13b6bff40;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13b6c09c0_0, 0, 3;
    %end;
    .thread T_2, $init;
    .scope S_0x13b6bff40;
T_3 ;
    %wait E_0x13b6c01f0;
    %load/vec4 v0x13b6c09c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x13b6c0640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13b6c09c0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13b6c0b00;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13b6c1530_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x13b6c0b00;
T_5 ;
    %wait E_0x13b6c01f0;
    %load/vec4 v0x13b6c1530_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x13b6c11a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13b6c1530_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13b6c1670;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13b6c20c0_0, 0, 3;
    %end;
    .thread T_6, $init;
    .scope S_0x13b6c1670;
T_7 ;
    %wait E_0x13b6c01f0;
    %load/vec4 v0x13b6c20c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x13b6c1d60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13b6c20c0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13b6bf0b0;
T_8 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 6, 0, 3;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13b6c2200, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x13b6bf0b0;
T_9 ;
Ewait_0 .event/or E_0x13b6bfd00, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x13b6c5160_0;
    %store/vec4 v0x13b6c4f60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c5010_0, 0, 1;
    %load/vec4 v0x13b6c65d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13b6c6520_0;
    %store/vec4 v0x13b6c4f60_0, 0, 4;
    %pushi/vec4 42954543, 0, 27;
    %store/vec4 v0x13b6c4eb0_0, 0, 27;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x13b6c3d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x13b6c3c60_0;
    %pad/u 32;
    %addi 17897726, 0, 32;
    %pad/u 27;
    %store/vec4 v0x13b6c4eb0_0, 0, 27;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x13b6c3ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x13b6c3c60_0;
    %pad/u 32;
    %subi 4284228660, 0, 32;
    %pad/u 27;
    %store/vec4 v0x13b6c4eb0_0, 0, 27;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x13b6c3c60_0;
    %pad/u 32;
    %addi 14318181, 0, 32;
    %pad/u 27;
    %store/vec4 v0x13b6c4eb0_0, 0, 27;
T_9.5 ;
T_9.3 ;
    %load/vec4 v0x13b6c4eb0_0;
    %pad/u 32;
    %cmpi/u 54000000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.6, 5;
    %load/vec4 v0x13b6c4eb0_0;
    %pad/u 32;
    %subi 54000000, 0, 32;
    %pad/u 27;
    %store/vec4 v0x13b6c4eb0_0, 0, 27;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b6c5010_0, 0, 1;
    %load/vec4 v0x13b6c4cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.10, 9;
    %load/vec4 v0x13b6c5160_0;
    %pushi/vec4 13, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x13b6c4f60_0, 0, 4;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x13b6c5160_0;
    %cmpi/e 13, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %load/vec4 v0x13b6c5160_0;
    %addi 1, 0, 4;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %store/vec4 v0x13b6c4f60_0, 0, 4;
T_9.9 ;
T_9.6 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13b6bf0b0;
T_10 ;
    %wait E_0x13b6c01f0;
    %load/vec4 v0x13b6c5160_0;
    %assign/vec4 v0x13b6c6140_0, 0;
    %load/vec4 v0x13b6c5010_0;
    %assign/vec4 v0x13b6c6670_0, 0;
    %load/vec4 v0x13b6c4f60_0;
    %assign/vec4 v0x13b6c5160_0, 0;
    %load/vec4 v0x13b6c4eb0_0;
    %assign/vec4 v0x13b6c3c60_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13b6bf0b0;
T_11 ;
    %wait E_0x13b6c01f0;
    %load/vec4 v0x13b6c50b0_0;
    %assign/vec4 v0x13b6c6090_0, 0;
    %load/vec4 v0x13b6c4f60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13b6c2200, 4;
    %assign/vec4 v0x13b6c50b0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13b6bf0b0;
T_12 ;
    %wait E_0x13b6c01f0;
    %load/vec4 v0x13b6c5d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13b6c6710_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13b6c6710_0;
    %cmpi/ne 127, 0, 7;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x13b6c6710_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x13b6c6710_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13b6bf0b0;
T_13 ;
    %wait E_0x13b6c01f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b6c63d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b6c3e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b6c3cf0_0, 0;
    %load/vec4 v0x13b6c4880_0;
    %cmpi/ne 0, 0, 7;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x13b6c4880_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x13b6c4880_0, 0;
T_13.0 ;
    %load/vec4 v0x13b6c3aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13b6c3aa0_0, 0;
    %jmp T_13.6;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b6c3a00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b6c4d60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b6c4e00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13b6c4880_0, 0;
    %load/vec4 v0x13b6c41b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b6c63d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b6c6470_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13b6c3aa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b6c4d60_0, 0;
T_13.7 ;
    %jmp T_13.6;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b6c3a00_0, 0;
    %load/vec4 v0x13b6c53f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0x13b6c4d60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13b6c4d60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b6c4e00_0, 0;
    %load/vec4 v0x13b6c4d60_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.11, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13b6c3aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b6c3a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b6c4b70_0, 0;
T_13.11 ;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x13b6c5860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %load/vec4 v0x13b6c4e00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13b6c4e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b6c4d60_0, 0;
    %load/vec4 v0x13b6c4e00_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.15, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13b6c3aa0_0, 0;
T_13.15 ;
T_13.13 ;
T_13.10 ;
    %jmp T_13.6;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b6c3a00_0, 0;
    %load/vec4 v0x13b6c53f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b6c4e00_0, 0;
    %load/vec4 v0x13b6c4880_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_13.19, 4;
    %load/vec4 v0x13b6c5530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.23, 9;
    %load/vec4 v0x13b6c5490_0;
    %nor/r;
    %and;
T_13.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b6c3cf0_0, 0;
    %pushi/vec4 53, 0, 7;
    %assign/vec4 v0x13b6c4880_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %load/vec4 v0x13b6c5490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.26, 9;
    %pushi/vec4 3, 0, 7;
    %load/vec4 v0x13b6c57b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_13.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b6c3e10_0, 0;
    %pushi/vec4 53, 0, 7;
    %assign/vec4 v0x13b6c4880_0, 0;
    %jmp T_13.25;
T_13.24 ;
    %load/vec4 v0x13b6c5490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.29, 9;
    %load/vec4 v0x13b6c57b0_0;
    %cmpi/u 3, 0, 7;
    %flag_get/vec4 5;
    %and;
T_13.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b6c3cf0_0, 0;
    %pushi/vec4 53, 0, 7;
    %assign/vec4 v0x13b6c4880_0, 0;
T_13.27 ;
T_13.25 ;
T_13.22 ;
T_13.19 ;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x13b6c5860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.30, 8;
    %load/vec4 v0x13b6c4e00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13b6c4e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b6c4d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b6c4b70_0, 0;
    %load/vec4 v0x13b6c4e00_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.32, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13b6c3aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b6c3a00_0, 0;
T_13.32 ;
T_13.30 ;
T_13.18 ;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13b6bf0b0;
T_14 ;
    %wait E_0x13b6c01f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b6c4a30_0, 0;
    %load/vec4 v0x13b6c41b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x13b6c5900_0;
    %cmpi/u 57, 0, 7;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b6c4a30_0, 0;
T_14.2 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x13b6c5900_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x13b6c5900_0;
    %cmpi/ne 127, 0, 7;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x13b6c5900_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x13b6c5900_0, 0;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13b6bf0b0;
T_15 ;
    %wait E_0x13b6c01f0;
    %load/vec4 v0x13b6c5d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b6c4910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13b6c4c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b6c5670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b6c47f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x13b6c5cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b6c5670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13b6c47f0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x13b6c5670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v0x13b6c47f0_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x13b6c47f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13b6c47f0_0, 0;
T_15.4 ;
T_15.3 ;
    %load/vec4 v0x13b6c5670_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_15.12, 12;
    %load/vec4 v0x13b6c47f0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.12;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_15.11, 11;
    %load/vec4 v0x13b6c4260_0;
    %and;
T_15.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.10, 10;
    %load/vec4 v0x13b6c3a00_0;
    %and;
T_15.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.9, 9;
    %load/vec4 v0x13b6c4910_0;
    %nor/r;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13b6c4910_0, 0;
T_15.7 ;
    %load/vec4 v0x13b6c5010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.15, 9;
    %load/vec4 v0x13b6c4cc0_0;
    %and;
T_15.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.13, 8;
    %load/vec4 v0x13b6c4c10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x13b6c4c10_0, 0;
T_15.13 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13b6866c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6bf9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c6ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c69a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c6c20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c7530_0, 0, 1;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x13b6c8180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7ef0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c6cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c6b90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c70f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c6e10_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c7b70_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c8880_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c87f0_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c79c0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c82a0_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8210_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c7c90_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c7d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c8ba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8340_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c8c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c8ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c8a70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c77d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c7480_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c7a50_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c7ae0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c8b00_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c7610_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c7db0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %store/real v0x13b6c7e50_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c76a0_0, 0, 32;
    %end;
    .thread T_16, $init;
    .scope S_0x13b6866c0;
T_17 ;
    %delay 9259, 0;
    %load/vec4 v0x13b6c7210_0;
    %inv;
    %store/vec4 v0x13b6c7210_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13b6866c0;
T_18 ;
    %delay 370370, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b6c6cf0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x13b6866c0;
T_19 ;
    %load/vec4 v0x13b6c6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x13b6c6b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c6b90_0, 0, 1;
    %alloc S_0x13b6bedf0;
    %fork TD_a2bus_timing_tb.apple_extended_cycle, S_0x13b6bedf0;
    %join;
    %free S_0x13b6bedf0;
    %jmp T_19.3;
T_19.2 ;
    %alloc S_0x13b6beb70;
    %fork TD_a2bus_timing_tb.apple_clock_cycle, S_0x13b6beb70;
    %join;
    %free S_0x13b6beb70;
T_19.3 ;
    %load/vec4 v0x13b6c7320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b6c7320_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %delay 18519, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13b6866c0;
T_20 ;
    %wait E_0x13b6c01f0;
    %load/vec4 v0x13b6c7c00_0;
    %assign/vec4 v0x13b6c8ba0_0, 0;
    %load/vec4 v0x13b6c89c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x13b6c8910_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13b6c8910_0, 0;
T_20.0 ;
    %load/vec4 v0x13b6c8690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x13b6c8600_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13b6c8600_0, 0;
T_20.2 ;
    %load/vec4 v0x13b6c7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x13b6c7180_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13b6c7180_0, 0;
T_20.4 ;
    %load/vec4 v0x13b6c6ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x13b6c70f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13b6c70f0_0, 0;
T_20.6 ;
    %load/vec4 v0x13b6c9020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x13b6c8f90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13b6c8f90_0, 0;
T_20.8 ;
    %load/vec4 v0x13b6c8e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0x13b6c8d80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13b6c8d80_0, 0;
T_20.10 ;
    %load/vec4 v0x13b6c6d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %load/vec4 v0x13b6c6e10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13b6c6e10_0, 0;
T_20.12 ;
    %load/vec4 v0x13b6c89c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.16, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13b6c8910_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_20.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %load/real v0x13b6c8880_0;
    %vpi_func/r 3 236 "$realtime" {0 0 0};
    %load/real v0x13b6c7b70_0;
    %sub/wr;
    %add/wr;
    %store/real v0x13b6c8880_0;
    %load/vec4 v0x13b6c87f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b6c87f0_0, 0, 32;
T_20.14 ;
    %load/vec4 v0x13b6c89c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %vpi_func/r 3 239 "$realtime" {0 0 0};
    %store/real v0x13b6c7b70_0;
T_20.17 ;
    %load/vec4 v0x13b6c7060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.21, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13b6c7180_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_20.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %load/real v0x13b6c82a0_0;
    %vpi_func/r 3 243 "$realtime" {0 0 0};
    %load/real v0x13b6c79c0_0;
    %sub/wr;
    %add/wr;
    %store/real v0x13b6c82a0_0;
    %load/vec4 v0x13b6c8210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b6c8210_0, 0, 32;
T_20.19 ;
    %load/vec4 v0x13b6c7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %vpi_func/r 3 246 "$realtime" {0 0 0};
    %store/real v0x13b6c79c0_0;
T_20.22 ;
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.27, 10;
    %load/vec4 v0x13b6c8ba0_0;
    %nor/r;
    %and;
T_20.27;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.26, 9;
    %load/vec4 v0x13b6c7d20_0;
    %nor/r;
    %and;
T_20.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.24, 8;
    %vpi_func/r 3 250 "$realtime" {0 0 0};
    %store/real v0x13b6c7c90_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b6c7d20_0, 0, 1;
T_20.24 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13b6866c0;
T_21 ;
    %wait E_0x13b6c01f0;
    %load/vec4 v0x13b6c73d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x13b6c7930_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13b6c7930_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13b6866c0;
T_22 ;
    %wait E_0x13b6c01f0;
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x13b6c8740_0;
    %assign/vec4 v0x13b6c8c40_0, 0;
    %load/vec4 v0x13b6c6fd0_0;
    %assign/vec4 v0x13b6c8a70_0, 0;
    %load/vec4 v0x13b6c7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x13b6c8740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x13b6c7730_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13b6c7730_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x13b6c77d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x13b6c77d0_0, 0;
T_22.5 ;
T_22.2 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13b6866c0;
T_23 ;
    %wait E_0x13b6c01f0;
    %load/vec4 v0x13b6c7480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x13b6bf9e0_0;
    %assign/vec4 v0x13b6c8b00_0, 0;
    %load/vec4 v0x13b6bf9e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.4, 9;
    %load/vec4 v0x13b6c8b00_0;
    %nor/r;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %vpi_func/r 3 317 "$realtime" {0 0 0};
    %store/real v0x13b6c7a50_0;
T_23.2 ;
    %load/vec4 v0x13b6c89c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.7, 9;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %load/real v0x13b6c7a50_0;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_23.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %vpi_func/r 3 321 "$realtime" {0 0 0};
    %store/real v0x13b6c7ae0_0;
    %load/real v0x13b6c7ae0_0;
    %load/real v0x13b6c7a50_0;
    %sub/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %store/real v0x13b6c7610_0;
    %load/vec4 v0x13b6c76a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b6c76a0_0, 0, 32;
    %load/real v0x13b6c7db0_0;
    %load/real v0x13b6c7610_0;
    %cmp/wr;
    %jmp/0xz  T_23.8, 5;
    %load/real v0x13b6c7610_0;
    %store/real v0x13b6c7db0_0;
T_23.8 ;
    %load/real v0x13b6c7610_0;
    %load/real v0x13b6c7e50_0;
    %cmp/wr;
    %jmp/0xz  T_23.10, 5;
    %load/real v0x13b6c7610_0;
    %store/real v0x13b6c7e50_0;
T_23.10 ;
T_23.5 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13b6866c0;
T_24 ;
    %vpi_call/w 3 335 "$dumpfile", "tests/bus/timing/a2bus_timing_tb.vcd" {0 0 0};
    %vpi_call/w 3 336 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13b6866c0 {0 0 0};
    %vpi_call/w 3 338 "$display", "================================================================" {0 0 0};
    %vpi_call/w 3 339 "$display", "  A2Bus Predictive Timing Generator Testbench" {0 0 0};
    %vpi_call/w 3 340 "$display", "================================================================" {0 0 0};
    %vpi_call/w 3 341 "$display", "FPGA Clock:  %0d Hz (%0.2f ns period)", P_0x13b68faf0, P_0x13b68fab0 {0 0 0};
    %vpi_call/w 3 342 "$display", "Apple 14M:   %0d Hz (%0.2f ns period)", P_0x13b68fa70, P_0x13b68f9b0 {0 0 0};
    %pushi/real 1832727168, 4088; load=7.15909e+06
    %vpi_call/w 3 343 "$display", "Apple 7M:    %0.2f Hz (%0.2f ns period)", W<0,r>, P_0x13b68f9f0 {0 1 0};
    %pushi/real 2094545334, 4085; load=1.02273e+06
    %pushi/real 3595118, 4063; load=1.02273e+06
    %add/wr;
    %vpi_call/w 3 344 "$display", "Apple CPU:   %0.2f Hz (%0.2f ns period)", W<0,r>, P_0x13b68fa30 {0 1 0};
    %vpi_call/w 3 345 "$display", "================================================================" {0 0 0};
    %vpi_call/w 3 350 "$display", "\012--- Test 1: Free-run and Lock Acquisition ---" {0 0 0};
    %vpi_call/w 3 351 "$display", "Waiting for Apple clocks to start and lock to be achieved..." {0 0 0};
T_24.0 ;
    %load/vec4 v0x13b6c6cf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.1, 6;
    %wait E_0x13b65eb40;
    %jmp T_24.0;
T_24.1 ;
    %vpi_call/w 3 355 "$display", "Apple clocks started at %t", $realtime {0 0 0};
    %fork t_1, S_0x13b6866c0;
    %fork t_2, S_0x13b6866c0;
    %join;
    %join/detach 1;
    %jmp t_0;
t_1 ;
T_24.2 ;
    %load/vec4 v0x13b6c7c00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.3, 6;
    %wait E_0x13b65e910;
    %jmp T_24.2;
T_24.3 ;
    %vpi_func/r 3 362 "$realtime" {0 0 0};
    %pushi/real 1553445925, 4074; load=370.370
    %pushi/real 3883615, 4052; load=370.370
    %add/wr;
    %sub/wr;
    %vpi_call/w 3 361 "$display", "LOCK achieved at %t (after %0.2f ns from Apple clock start)", $realtime, W<0,r> {0 1 0};
    %end;
t_2 ;
    %delay 19555557, 0;
    %load/vec4 v0x13b6c7c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %vpi_call/w 3 367 "$display", "WARNING: Lock not achieved within 20 CPU cycles" {0 0 0};
T_24.4 ;
    %end;
    .scope S_0x13b6866c0;
t_0 ;
    %disable/fork;
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %vpi_call/w 3 374 "$display", "[PASS] Lock acquired" {0 0 0};
    %jmp T_24.7;
T_24.6 ;
    %vpi_call/w 3 376 "$display", "[FAIL] Lock not acquired" {0 0 0};
T_24.7 ;
    %vpi_call/w 3 381 "$display", "\012--- Test 2: Steady-state Clock Generation ---" {0 0 0};
    %vpi_call/w 3 382 "$display", "Running for 50 CPU cycles..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c70f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c6e10_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c8880_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c87f0_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c82a0_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8210_0, 0, 32;
    %delay 48888892, 0;
    %vpi_call/w 3 399 "$display", "  Phi1 posedges:    %0d (expected ~50)", v0x13b6c8910_0 {0 0 0};
    %vpi_call/w 3 400 "$display", "  Phi1 negedges:    %0d (expected ~50)", v0x13b6c8600_0 {0 0 0};
    %vpi_call/w 3 401 "$display", "  7M posedges:      %0d (expected ~350)", v0x13b6c7180_0 {0 0 0};
    %vpi_call/w 3 402 "$display", "  7M negedges:      %0d (expected ~350)", v0x13b6c70f0_0 {0 0 0};
    %vpi_call/w 3 403 "$display", "  Q3 posedges:      %0d (expected ~100)", v0x13b6c8f90_0 {0 0 0};
    %vpi_call/w 3 404 "$display", "  Q3 negedges:      %0d (expected ~100)", v0x13b6c8d80_0 {0 0 0};
    %vpi_call/w 3 405 "$display", "  14M posedges:     %0d (expected ~700)", v0x13b6c6e10_0 {0 0 0};
    %load/vec4 v0x13b6c87f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.8, 5;
    %load/real v0x13b6c8880_0;
    %load/vec4 v0x13b6c87f0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 408 "$display", "  Avg Phi1 period:  %0.2f ns (expected ~%0.2f ns)", W<0,r>, P_0x13b68fa30 {0 1 0};
T_24.8 ;
    %load/vec4 v0x13b6c8210_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.10, 5;
    %load/real v0x13b6c82a0_0;
    %load/vec4 v0x13b6c8210_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 413 "$display", "  Avg 7M period:    %0.2f ns (expected ~%0.2f ns)", W<0,r>, P_0x13b68f9f0 {0 1 0};
T_24.10 ;
    %load/vec4 v0x13b6c8910_0;
    %cmpi/s 47, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.14, 5;
    %load/vec4 v0x13b6c8910_0;
    %cmpi/s 53, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_24.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %vpi_call/w 3 419 "$display", "  [PASS] Phi1 posedge count" {0 0 0};
    %jmp T_24.13;
T_24.12 ;
    %vpi_call/w 3 421 "$display", "  [FAIL] Phi1 posedge count: %0d", v0x13b6c8910_0 {0 0 0};
T_24.13 ;
    %load/vec4 v0x13b6c7180_0;
    %cmpi/s 333, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.17, 5;
    %load/vec4 v0x13b6c7180_0;
    %cmpi/s 368, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_24.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.15, 8;
    %vpi_call/w 3 424 "$display", "  [PASS] 7M posedge count" {0 0 0};
    %jmp T_24.16;
T_24.15 ;
    %vpi_call/w 3 426 "$display", "  [FAIL] 7M posedge count: %0d", v0x13b6c7180_0 {0 0 0};
T_24.16 ;
    %load/vec4 v0x13b6c7180_0;
    %load/vec4 v0x13b6c70f0_0;
    %cmp/e;
    %jmp/1 T_24.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x13b6c7180_0;
    %load/vec4 v0x13b6c70f0_0;
    %sub;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_24.21;
    %jmp/1 T_24.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x13b6c70f0_0;
    %load/vec4 v0x13b6c7180_0;
    %sub;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_24.20;
    %jmp/0xz  T_24.18, 4;
    %vpi_call/w 3 432 "$display", "  [PASS] 7M symmetry (pos=%0d neg=%0d)", v0x13b6c7180_0, v0x13b6c70f0_0 {0 0 0};
    %jmp T_24.19;
T_24.18 ;
    %vpi_call/w 3 434 "$display", "  [FAIL] 7M asymmetry (pos=%0d neg=%0d)", v0x13b6c7180_0, v0x13b6c70f0_0 {0 0 0};
T_24.19 ;
    %load/vec4 v0x13b6c7180_0;
    %load/vec4 v0x13b6c70f0_0;
    %add;
    %subi 5, 0, 32;
    %load/vec4 v0x13b6c6e10_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_24.24, 5;
    %load/vec4 v0x13b6c6e10_0;
    %load/vec4 v0x13b6c7180_0;
    %load/vec4 v0x13b6c70f0_0;
    %add;
    %addi 5, 0, 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_24.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %vpi_call/w 3 439 "$display", "  [PASS] 14M = 7M_pos + 7M_neg" {0 0 0};
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v0x13b6c7180_0;
    %load/vec4 v0x13b6c70f0_0;
    %add;
    %vpi_call/w 3 441 "$display", "  [FAIL] 14M count mismatch: 14M=%0d, 7M_pos+neg=%0d", v0x13b6c6e10_0, S<0,vec4,s32> {1 0 0};
T_24.23 ;
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.25, 8;
    %pushi/vec4 19535, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_24.26, 8;
T_24.25 ; End of true expr.
    %pushi/vec4 1431194703, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_24.26, 8;
 ; End of false expr.
    %blend;
T_24.26;
    %vpi_call/w 3 444 "$display", "  Lock status: %s", S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x13b6c7880_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.27, 8;
    %pushi/vec4 1163022927, 0, 32; draw_string_vec4
    %pushi/vec4 82, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_24.28, 8;
T_24.27 ; End of true expr.
    %pushi/vec4 79, 0, 32; draw_string_vec4
    %pushi/vec4 75, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_24.28, 8;
 ; End of false expr.
    %blend;
T_24.28;
    %vpi_call/w 3 445 "$display", "  Error flag:  %s", S<0,vec4,u40> {1 0 0};
    %vpi_call/w 3 450 "$display", "\012--- Test 3: Noise Injection on Phi1 ---" {0 0 0};
    %vpi_call/w 3 451 "$display", "Enabling noise glitches on Phi1..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b6c7530_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c8910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7180_0, 0, 32;
    %delay 29333335, 0;
    %vpi_call/w 3 462 "$display", "  Noise glitches injected: %0d", v0x13b6c7ef0_0 {0 0 0};
    %vpi_call/w 3 463 "$display", "  Phi1 posedges:    %0d (expected ~30)", v0x13b6c8910_0 {0 0 0};
    %vpi_call/w 3 464 "$display", "  7M posedges:      %0d (expected ~210)", v0x13b6c7180_0 {0 0 0};
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.29, 8;
    %pushi/vec4 19535, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_24.30, 8;
T_24.29 ; End of true expr.
    %pushi/vec4 1431194703, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_24.30, 8;
 ; End of false expr.
    %blend;
T_24.30;
    %vpi_call/w 3 465 "$display", "  Lock status: %s", S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x13b6c7880_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.31, 8;
    %pushi/vec4 1163022927, 0, 32; draw_string_vec4
    %pushi/vec4 82, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_24.32, 8;
T_24.31 ; End of true expr.
    %pushi/vec4 79, 0, 32; draw_string_vec4
    %pushi/vec4 75, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_24.32, 8;
 ; End of false expr.
    %blend;
T_24.32;
    %vpi_call/w 3 466 "$display", "  Error flag:  %s", S<0,vec4,u40> {1 0 0};
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.33, 8;
    %vpi_call/w 3 469 "$display", "  [PASS] Lock maintained through noise" {0 0 0};
    %jmp T_24.34;
T_24.33 ;
    %vpi_call/w 3 471 "$display", "  [FAIL] Lock lost during noise injection" {0 0 0};
T_24.34 ;
    %load/vec4 v0x13b6c8910_0;
    %cmpi/s 27, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.37, 5;
    %load/vec4 v0x13b6c8910_0;
    %cmpi/s 33, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_24.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.35, 8;
    %vpi_call/w 3 474 "$display", "  [PASS] Phi1 count stable through noise" {0 0 0};
    %jmp T_24.36;
T_24.35 ;
    %vpi_call/w 3 476 "$display", "  [FAIL] Phi1 count unstable: %0d", v0x13b6c8910_0 {0 0 0};
T_24.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c7530_0, 0, 1;
    %vpi_call/w 3 483 "$display", "\012--- Test 4: Clock Loss and Re-acquisition ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c6cf0_0, 0, 1;
    %vpi_call/w 3 487 "$display", "Apple clocks stopped at %t", $realtime {0 0 0};
    %delay 9777778, 0;
    %vpi_call/w 3 492 "$display", "  After 10 cycles with no input:" {0 0 0};
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.38, 8;
    %pushi/vec4 19535, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_24.39, 8;
T_24.38 ; End of true expr.
    %pushi/vec4 1431194703, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_24.39, 8;
 ; End of false expr.
    %blend;
T_24.39;
    %load/vec4 v0x13b6c7880_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.40, 8;
    %pushi/vec4 1163022927, 0, 32; draw_string_vec4
    %pushi/vec4 82, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_24.41, 8;
T_24.40 ; End of true expr.
    %pushi/vec4 79, 0, 32; draw_string_vec4
    %pushi/vec4 75, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_24.41, 8;
 ; End of false expr.
    %blend;
T_24.41;
    %vpi_call/w 3 493 "$display", "  Lock: %s, Error: %s", S<1,vec4,u64>, S<0,vec4,u40> {2 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b6c6cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c7d20_0, 0, 1;
    %vpi_call/w 3 498 "$display", "Apple clocks restarted at %t", $realtime {0 0 0};
    %fork t_4, S_0x13b6866c0;
    %fork t_5, S_0x13b6866c0;
    %join;
    %join/detach 1;
    %jmp t_3;
t_4 ;
T_24.42 ;
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_24.44, 8;
    %load/vec4 v0x13b6c7d20_0;
    %and;
T_24.44;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_24.43, 6;
    %wait E_0x13b65e4d0;
    %jmp T_24.42;
T_24.43 ;
    %vpi_call/w 3 504 "$display", "  Re-lock achieved at %t", $realtime {0 0 0};
    %end;
t_5 ;
    %delay 19555557, 0;
    %load/vec4 v0x13b6c7c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.45, 8;
    %vpi_call/w 3 508 "$display", "  WARNING: Re-lock not achieved within 20 CPU cycles" {0 0 0};
T_24.45 ;
    %end;
    .scope S_0x13b6866c0;
t_3 ;
    %disable/fork;
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.47, 8;
    %vpi_call/w 3 514 "$display", "  [PASS] Re-lock achieved after clock restart" {0 0 0};
    %jmp T_24.48;
T_24.47 ;
    %vpi_call/w 3 516 "$display", "  [FAIL] Failed to re-lock after clock restart" {0 0 0};
T_24.48 ;
    %vpi_call/w 3 521 "$display", "\012--- Test 5: Phase Relationship Verification ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c77d0_0, 0, 32;
    %delay 19555557, 0;
    %vpi_call/w 3 528 "$display", "  7M edges during Phi1 high: %0d", v0x13b6c7730_0 {0 0 0};
    %vpi_call/w 3 529 "$display", "  7M edges during Phi1 low:  %0d", v0x13b6c77d0_0 {0 0 0};
    %load/vec4 v0x13b6c7730_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_24.51, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13b6c77d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_24.51;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.49, 8;
    %fork t_7, S_0x13b685790;
    %jmp t_6;
    .scope S_0x13b685790;
t_7 ;
    %load/vec4 v0x13b6c7730_0;
    %cvt/rv/s;
    %load/vec4 v0x13b6c77d0_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x13b65edb0_0;
    %vpi_call/w 3 540 "$display", "  High/Low ratio: %0.2f (expected ~0.75)", v0x13b65edb0_0 {0 0 0};
    %pushi/real 1395864371, 4065; load=0.650000
    %pushi/real 838861, 4043; load=0.650000
    %add/wr;
    %load/real v0x13b65edb0_0;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_24.54, 5;
    %load/real v0x13b65edb0_0;
    %pushi/real 1825361100, 4065; load=0.850000
    %pushi/real 3355443, 4043; load=0.850000
    %add/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_24.54;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.52, 8;
    %vpi_call/w 3 542 "$display", "  [PASS] Phi1/7M phase relationship correct" {0 0 0};
    %jmp T_24.53;
T_24.52 ;
    %vpi_call/w 3 544 "$display", "  [FAIL] Phi1/7M phase relationship incorrect" {0 0 0};
T_24.53 ;
    %end;
    .scope S_0x13b6866c0;
t_6 %join;
T_24.49 ;
    %vpi_call/w 3 550 "$display", "\012--- Test 6: Extended Cycle Detection and Output Reproduction ---" {0 0 0};
    %vpi_call/w 3 551 "$display", "  IIgs extended cycle = 16 ticks of 14M (vs normal 14 ticks)" {0 0 0};
    %vpi_call/w 3 552 "$display", "  Extension adds 2 extra 14M ticks during Phi1 HIGH phase" {0 0 0};
    %vpi_call/w 3 553 "$display", "  Output should extend total cycle period to match (hold at phase 13)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7930_0, 0, 32;
    %delay 9777778, 0;
    %vpi_call/w 3 558 "$display", "  Extended cycles during 10 normal cycles: %0d (expected 0)", v0x13b6c7930_0 {0 0 0};
    %load/vec4 v0x13b6c7930_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.55, 4;
    %vpi_call/w 3 560 "$display", "  [PASS] No false positives during normal operation" {0 0 0};
    %jmp T_24.56;
T_24.55 ;
    %vpi_call/w 3 562 "$display", "  [FAIL] False positives: %0d", v0x13b6c7930_0 {0 0 0};
T_24.56 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c8880_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c87f0_0, 0, 32;
    %delay 4888889, 0;
    %fork t_9, S_0x13b6be110;
    %jmp t_8;
    .scope S_0x13b6be110;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13b6c87f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %flag_set/vec4 8;
    %jmp/1  T_24.57, 8;
    %pushi/real 2002489003, 4085; load=977778.
    %pushi/real 1328890, 4063; load=977778.
    %add/wr;
    %jmp/0  T_24.58, 8; End of false expr.
    %load/real v0x13b6c8880_0;
    %load/vec4 v0x13b6c87f0_0;
    %cvt/rv/s;
    %div/wr;
    %blend/wr;
    %jmp  T_24.58; End of blend
T_24.57 ;
    %load/real v0x13b6c8880_0;
    %load/vec4 v0x13b6c87f0_0;
    %cvt/rv/s;
    %div/wr;
T_24.58 ;
    %store/real v0x13b6be850_0;
    %load/real v0x13b6be850_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %vpi_call/w 3 579 "$display", "  Baseline output cycle period: %0.1f ns (from %0d samples)", W<0,r>, v0x13b6c87f0_0 {0 1 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7930_0, 0, 32;
    %fork t_11, S_0x13b6be2e0;
    %jmp t_10;
    .scope S_0x13b6be2e0;
t_11 ;
    %vpi_func/r 3 591 "$realtime" {0 0 0};
    %store/real v0x13b6be770_0;
    %load/vec4 v0x13b6c8910_0;
    %store/vec4 v0x13b6be560_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b6c6b90_0, 0, 1;
    %delay 9917461, 0;
    %vpi_func/r 3 600 "$realtime" {0 0 0};
    %store/real v0x13b6be6d0_0;
    %load/vec4 v0x13b6c8910_0;
    %store/vec4 v0x13b6be4a0_0, 0, 32;
    %load/vec4 v0x13b6be4a0_0;
    %load/vec4 v0x13b6be560_0;
    %sub;
    %store/vec4 v0x13b6be610_0, 0, 32;
    %vpi_call/w 3 604 "$display", "  After injecting 1 extended cycle among 10 total:" {0 0 0};
    %vpi_call/w 3 605 "$display", "  Output Phi1 posedges: %0d (10 cycles with extension reproduced)", v0x13b6be610_0 {0 0 0};
    %load/real v0x13b6be6d0_0;
    %load/real v0x13b6be770_0;
    %sub/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %div/wr;
    %vpi_call/w 3 606 "$display", "  Time elapsed: %0.1f ns", W<0,r> {0 1 0};
    %load/vec4 v0x13b6be610_0;
    %cmpi/s 9, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.61, 5;
    %load/vec4 v0x13b6be610_0;
    %cmpi/s 11, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_24.61;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.59, 8;
    %vpi_call/w 3 612 "$display", "  [PASS] Correct number of output Phi1 posedges" {0 0 0};
    %jmp T_24.60;
T_24.59 ;
    %vpi_call/w 3 614 "$display", "  [FAIL] Unexpected Phi1 posedge count: %0d", v0x13b6be610_0 {0 0 0};
T_24.60 ;
    %end;
    .scope S_0x13b6be110;
t_10 %join;
    %vpi_call/w 3 618 "$display", "  Extended cycles detected (flag): %0d (expected >=1)", v0x13b6c7930_0 {0 0 0};
    %load/vec4 v0x13b6c7930_0;
    %cmpi/s 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_24.62, 5;
    %vpi_call/w 3 620 "$display", "  [PASS] Extended cycle flag correctly set" {0 0 0};
    %jmp T_24.63;
T_24.62 ;
    %vpi_call/w 3 622 "$display", "  [FAIL] Extended cycle flag not set" {0 0 0};
T_24.63 ;
    %end;
    .scope S_0x13b6866c0;
t_8 %join;
    %delay 4888889, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c7930_0, 0, 32;
    %vpi_call/w 3 630 "$display", "  Running 65-cycle pattern (64 normal + 1 extended) x2..." {0 0 0};
    %delay 62577781, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b6c6b90_0, 0, 1;
    %delay 1955556, 0;
    %delay 62577781, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b6c6b90_0, 0, 1;
    %delay 1955556, 0;
    %vpi_call/w 3 642 "$display", "  Extended cycles in 2x65 pattern: %0d (expected 2)", v0x13b6c7930_0 {0 0 0};
    %load/vec4 v0x13b6c7930_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_24.64, 4;
    %vpi_call/w 3 644 "$display", "  [PASS] 65-cycle pattern detection correct" {0 0 0};
    %jmp T_24.65;
T_24.64 ;
    %vpi_call/w 3 646 "$display", "  [FAIL] Expected 2 extended cycles, got %0d", v0x13b6c7930_0 {0 0 0};
T_24.65 ;
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.66, 8;
    %pushi/vec4 19535, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_24.67, 8;
T_24.66 ; End of true expr.
    %pushi/vec4 1431194703, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_24.67, 8;
 ; End of false expr.
    %blend;
T_24.67;
    %vpi_call/w 3 648 "$display", "  Lock status: %s", S<0,vec4,u64> {1 0 0};
    %vpi_call/w 3 653 "$display", "\012--- Test 7: Phase Drift / Alignment Stability ---" {0 0 0};
    %vpi_call/w 3 654 "$display", "  Running 100 CPU cycles and measuring input-to-output Phi1 offset..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b6c7480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c76a0_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c7db0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %store/real v0x13b6c7e50_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c7a50_0;
    %delay 97777783, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c7480_0, 0, 1;
    %vpi_call/w 3 667 "$display", "  Drift samples: %0d", v0x13b6c76a0_0 {0 0 0};
    %vpi_call/w 3 668 "$display", "  Last offset:  %0.1f ns", v0x13b6c7610_0 {0 0 0};
    %vpi_call/w 3 669 "$display", "  Min offset:   %0.1f ns", v0x13b6c7e50_0 {0 0 0};
    %vpi_call/w 3 670 "$display", "  Max offset:   %0.1f ns", v0x13b6c7db0_0 {0 0 0};
    %load/real v0x13b6c7db0_0;
    %load/real v0x13b6c7e50_0;
    %sub/wr;
    %vpi_call/w 3 671 "$display", "  Drift range:  %0.1f ns (max - min)", W<0,r> {0 1 0};
    %load/real v0x13b6c7db0_0;
    %load/real v0x13b6c7e50_0;
    %sub/wr;
    %pushi/real 1560281088, 4072; load=93.0000
    %cmp/wr;
    %jmp/0xz  T_24.68, 5;
    %vpi_call/w 3 677 "$display", "  [PASS] Phase drift bounded (range < 93 ns / 5 FPGA clocks)" {0 0 0};
    %jmp T_24.69;
T_24.68 ;
    %load/real v0x13b6c7db0_0;
    %load/real v0x13b6c7e50_0;
    %sub/wr;
    %vpi_call/w 3 679 "$display", "  [FAIL] Excessive phase drift: %0.1f ns range", W<0,r> {0 1 0};
T_24.69 ;
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.70, 8;
    %pushi/vec4 19535, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_24.71, 8;
T_24.70 ; End of true expr.
    %pushi/vec4 1431194703, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_24.71, 8;
 ; End of false expr.
    %blend;
T_24.71;
    %vpi_call/w 3 681 "$display", "  Lock status: %s", S<0,vec4,u64> {1 0 0};
    %vpi_call/w 3 686 "$display", "\012--- Test 8: Drift Stability with Extended Cycles ---" {0 0 0};
    %vpi_call/w 3 687 "$display", "  Running 200 CPU cycles with extended cycles every 65th..." {0 0 0};
    %vpi_call/w 3 688 "$display", "  This tests that output extension prevents drift accumulation." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b6c7480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6c76a0_0, 0, 32;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c7db0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %store/real v0x13b6c7e50_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x13b6c7a50_0;
    %fork t_13, S_0x13b6be900;
    %jmp t_12;
    .scope S_0x13b6be900;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13b6beac0_0, 0, 32;
T_24.72 ; Top of for-loop 
    %load/vec4 v0x13b6beac0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_24.73, 5;
    %load/vec4 v0x13b6beac0_0;
    %pushi/vec4 65, 0, 32;
    %mod/s;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_24.75, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13b6c6b90_0, 0, 1;
T_24.75 ;
    %delay 977778, 0;
T_24.74 ; for-loop step statement
    %load/vec4 v0x13b6beac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13b6beac0_0, 0, 32;
    %jmp T_24.72;
T_24.73 ; for-loop exit label
    %end;
    .scope S_0x13b6866c0;
t_12 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13b6c7480_0, 0, 1;
    %vpi_call/w 3 712 "$display", "  Drift samples: %0d", v0x13b6c76a0_0 {0 0 0};
    %vpi_call/w 3 713 "$display", "  Last offset:  %0.1f ns", v0x13b6c7610_0 {0 0 0};
    %vpi_call/w 3 714 "$display", "  Min offset:   %0.1f ns", v0x13b6c7e50_0 {0 0 0};
    %vpi_call/w 3 715 "$display", "  Max offset:   %0.1f ns", v0x13b6c7db0_0 {0 0 0};
    %load/real v0x13b6c7db0_0;
    %load/real v0x13b6c7e50_0;
    %sub/wr;
    %vpi_call/w 3 716 "$display", "  Drift range:  %0.1f ns (max - min)", W<0,r> {0 1 0};
    %load/real v0x13b6c7db0_0;
    %load/real v0x13b6c7e50_0;
    %sub/wr;
    %pushi/real 1258291200, 4073; load=150.000
    %cmp/wr;
    %jmp/0xz  T_24.77, 5;
    %vpi_call/w 3 723 "$display", "  [PASS] Drift bounded with extended cycles (range < 150 ns)" {0 0 0};
    %jmp T_24.78;
T_24.77 ;
    %load/real v0x13b6c7db0_0;
    %load/real v0x13b6c7e50_0;
    %sub/wr;
    %vpi_call/w 3 725 "$display", "  [FAIL] Excessive drift with extended cycles: %0.1f ns range", W<0,r> {0 1 0};
T_24.78 ;
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.79, 8;
    %pushi/vec4 19535, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_24.80, 8;
T_24.79 ; End of true expr.
    %pushi/vec4 1431194703, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_24.80, 8;
 ; End of false expr.
    %blend;
T_24.80;
    %vpi_call/w 3 727 "$display", "  Lock status: %s", S<0,vec4,u64> {1 0 0};
    %vpi_call/w 3 732 "$display", "\012================================================================" {0 0 0};
    %vpi_call/w 3 733 "$display", "  Test Summary" {0 0 0};
    %vpi_call/w 3 734 "$display", "================================================================" {0 0 0};
    %load/vec4 v0x13b6c7c00_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.81, 8;
    %pushi/vec4 19535, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_24.82, 8;
T_24.81 ; End of true expr.
    %pushi/vec4 1431194703, 0, 32; draw_string_vec4
    %pushi/vec4 1129006404, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_24.82, 8;
 ; End of false expr.
    %blend;
T_24.82;
    %vpi_call/w 3 735 "$display", "  Final lock status: %s", S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x13b6c7880_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.83, 8;
    %pushi/vec4 1163022927, 0, 32; draw_string_vec4
    %pushi/vec4 82, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_24.84, 8;
T_24.83 ; End of true expr.
    %pushi/vec4 79, 0, 32; draw_string_vec4
    %pushi/vec4 75, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_24.84, 8;
 ; End of false expr.
    %blend;
T_24.84;
    %vpi_call/w 3 736 "$display", "  Final error flag:  %s", S<0,vec4,u40> {1 0 0};
    %vpi_call/w 3 737 "$display", "  Total CPU cycles:  %0d", v0x13b6c7320_0 {0 0 0};
    %vpi_call/w 3 738 "$display", "  Simulation time:   %t", $realtime {0 0 0};
    %vpi_call/w 3 739 "$display", "================================================================" {0 0 0};
    %vpi_call/w 3 741 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x13b6866c0;
T_25 ;
    %delay 880000050, 0;
    %vpi_call/w 3 750 "$display", "\012ERROR: Simulation timeout at %t!", $realtime {0 0 0};
    %vpi_call/w 3 751 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tests/bus/timing/a2bus_timing_tb.sv";
    "hdl/bus/a2bus_timing.sv";
    "hdl/support/cdc.sv";
