[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2023.1.150
[EFX-0000 INFO] Compiled: Jun 23 2023.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

-- Analyzing Verilog file 'E:/intern/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
E:/intern/sim_models/maplib/efinix_peri_lib.v(8): INFO: compiling module 'EFX_IBUF' (VERI-1018)
E:/intern/sim_models/maplib/efinix_peri_lib.v(16): INFO: compiling module 'EFX_OBUF' (VERI-1018)
E:/intern/sim_models/maplib/efinix_peri_lib.v(23): INFO: compiling module 'EFX_IO_BUF' (VERI-1018)
E:/intern/sim_models/maplib/efinix_peri_lib.v(33): INFO: compiling module 'EFX_CLKOUT' (VERI-1018)
E:/intern/sim_models/maplib/efinix_peri_lib.v(41): INFO: compiling module 'EFX_IREG' (VERI-1018)
E:/intern/sim_models/maplib/efinix_peri_lib.v(51): INFO: compiling module 'EFX_OREG' (VERI-1018)
E:/intern/sim_models/maplib/efinix_peri_lib.v(60): INFO: compiling module 'EFX_IOREG' (VERI-1018)
E:/intern/sim_models/maplib/efinix_peri_lib.v(75): INFO: compiling module 'EFX_IDDIO' (VERI-1018)
E:/intern/sim_models/maplib/efinix_peri_lib.v(87): INFO: compiling module 'EFX_ODDIO' (VERI-1018)
E:/intern/sim_models/maplib/efinix_peri_lib.v(99): INFO: compiling module 'EFX_GPIO_V1' (VERI-1018)
E:/intern/sim_models/maplib/efinix_peri_lib.v(118): INFO: compiling module 'EFX_PLL_V1' (VERI-1018)
E:/intern/sim_models/maplib/efinix_peri_lib.v(136): INFO: compiling module 'EFX_OSC_V1' (VERI-1018)
INFO: Read project database "E:/intern/project/uartmod/uartmod.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "E:/intern/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'E:/intern/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'E:/intern/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
-- Analyzing Verilog file 'E:\intern\project\uartmod\utx.v' (VERI-1482)
-- Analyzing Verilog file 'E:\intern\project\uartmod\urx.v' (VERI-1482)
-- Analyzing Verilog file 'E:\intern\project\uartmod\top.v' (VERI-1482)
INFO: Analysis took 0.065196 seconds.
INFO: 	Analysis took 0 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 55.708 MB, end = 56.044 MB, delta = 0.336 MB
INFO: 	Analysis peak virtual memory usage = 56.044 MB
INFO: Analysis resident set memory usage: begin = 59.012 MB, end = 59.976 MB, delta = 0.964 MB
INFO: 	Analysis peak resident set memory usage = 59.976 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
E:\intern\project\uartmod\top.v(90): WARNING: port 'o_Tx_Active' remains unconnected for this instance (VERI-1927)
E:\intern\project\uartmod\top.v(24): INFO: compiling module 'top' (VERI-1018)
E:\intern\project\uartmod\top.v(45): WARNING: expression size 29 truncated to fit in target size 28 (VERI-1209)
E:\intern\project\uartmod\top.v(51): WARNING: expression size 29 truncated to fit in target size 28 (VERI-1209)
E:\intern\project\uartmod\top.v(52): WARNING: expression size 29 truncated to fit in target size 28 (VERI-1209)
E:\intern\project\uartmod\top.v(53): WARNING: expression size 29 truncated to fit in target size 28 (VERI-1209)
E:\intern\project\uartmod\utx.v(2): INFO: compiling module 'utx' (VERI-1018)
E:\intern\project\uartmod\utx.v(78): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
E:\intern\project\uartmod\utx.v(96): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
E:\intern\project\uartmod\utx.v(106): WARNING: expression size 4 truncated to fit in target size 3 (VERI-1209)
E:\intern\project\uartmod\utx.v(125): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
E:\intern\project\uartmod\urx.v(3): INFO: compiling module 'urx' (VERI-1018)
E:\intern\project\uartmod\urx.v(77): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
E:\intern\project\uartmod\urx.v(87): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
E:\intern\project\uartmod\urx.v(98): WARNING: expression size 4 truncated to fit in target size 3 (VERI-1209)
E:\intern\project\uartmod\urx.v(116): WARNING: expression size 12 truncated to fit in target size 11 (VERI-1209)
INFO: Elaboration took 0.049941 seconds.
INFO: 	Elaboration took 0.015625 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 56.044 MB, end = 57.028 MB, delta = 0.984 MB
INFO: 	Elaboration peak virtual memory usage = 57.028 MB
INFO: Elaboration resident set memory usage: begin = 59.988 MB, end = 62.032 MB, delta = 2.044 MB
INFO: 	Elaboration peak resident set memory usage = 62.032 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file 'E:/intern/sim_models/maplib/efinix_maplib.v' (VERI-1482)
[EFX-0256 WARNING] The primary output port 'led_2' wire 'led_2' is not driven.
[EFX-0256 WARNING] The primary output port 'led_3' wire 'led_3' is not driven.
[EFX-0256 WARNING] The primary output port 'led_4' wire 'led_4' is not driven.
E:/intern/sim_models/maplib/efinix_maplib.v(8): INFO: compiling module 'EFX_ADD' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(21): INFO: compiling module 'EFX_FF' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(38): INFO: compiling module 'EFX_COMB4' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(48): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(57): INFO: compiling module 'EFX_IDDR' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(71): INFO: compiling module 'EFX_ODDR' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(87): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(99): INFO: compiling module 'EFX_LUT4' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(107): INFO: compiling module 'EFX_MULT' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(142): INFO: compiling module 'EFX_DSP48' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(198): INFO: compiling module 'EFX_DSP24' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(251): INFO: compiling module 'EFX_DSP12' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(304): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(364): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(436): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(541): INFO: compiling module 'RAMB5' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(603): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(695): INFO: compiling module 'EFX_RAM10' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(796): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
E:/intern/sim_models/maplib/efinix_maplib.v(926): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.025484 seconds.
INFO: 	Reading Mapping Library took 0.015625 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 57.344 MB, end = 57.604 MB, delta = 0.26 MB
INFO: 	Reading Mapping Library peak virtual memory usage = 57.604 MB
INFO: Reading Mapping Library resident set memory usage: begin = 62.54 MB, end = 62.744 MB, delta = 0.204 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 62.744 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "utx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "utx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "urx" begin
[EFX-0256 WARNING] The primary output port 'led_2' wire 'led_2' is not driven.
[EFX-0256 WARNING] The primary output port 'led_3' wire 'led_3' is not driven.
[EFX-0256 WARNING] The primary output port 'led_4' wire 'led_4' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'led_2'. (E:\intern\project\uartmod\top.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'led_3'. (E:\intern\project\uartmod\top.v:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'led_4'. (E:\intern\project\uartmod\top.v:33)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "urx" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 87 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network i_Clock with 175 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 46 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 327, ed: 1024, lv: 5, pw: 484.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 175 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO: ***** Beginning VDB Netlist Checker ... *****
INFO: VDB Netlist Checker took 0.0058035 seconds.
INFO: 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 72.484 MB, end = 72.484 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak virtual memory usage = 95.06 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 79.796 MB, end = 79.84 MB, delta = 0.044 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 99.22 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'top' to Verilog file 'E:/intern/project/uartmod/outflow/uartmod.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	198
[EFX-0000 INFO] EFX_FF          : 	91
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
