<?xml version="1.0" encoding="UTF-8"?>
<module id="VCP2" HW_revision="" XML_version="1" description="Viterbi Coprocessor 2 (VCP2) is a programmable peripheral for decoding of convolutional codes, integrated into Texas Instruments' Himalaya DSP device">
   <register id="VCP_IC0" acronym="VCP_IC0" offset="0x0" width="32" description="VCP input configuration register 0">
      <bitfield id="POLY3_OF" width="8" begin="31" end="24" resetval="0" description="Polynomial Generator G3." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="POLY2_OF" width="8" begin="23" end="16" resetval="0" description="Polynomial Generator G2." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="POLY1_OF" width="8" begin="15" end="8" resetval="0" description="Polynomial Generator G1." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="POLY0_OF" width="8" begin="7" end="0" resetval="0" description="Polynomial Generator G0." range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="VCP_IC1" acronym="VCP_IC1" offset="0x04" width="32" description="VCP input configuration register 1">
      <bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="YAMEN" width="1" begin="28" end="28" resetval="0" description="Yamamoto algorithm enable bit." range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Yamamoto algorithm is disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Yamamoto algorithm is enabled" />
      </bitfield>
      <bitfield id="YAMT" width="12" begin="27" end="16" resetval="0" description="Yamamoto threshold value bits." range="0-FFFh" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="16" begin="15" end="0" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="VCP_IC2" acronym="VCP_IC2" offset="0x08" width="32" description="VCP input configuration register 2">
      <bitfield id="R" width="16" begin="31" end="16" resetval="0" description="Reliability length bits." range="0-7F0h" rwaccess="RW">
         
      </bitfield>
      <bitfield id="F" width="16" begin="15" end="0" resetval="0" description="Frame length bits." range="0-FFFFh" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="VCP_IC3" acronym="VCP_IC3" offset="0x0C" width="32" description="VCP input configuration register 3">
      <bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="OUT_ORDER" width="1" begin="28" end="28" resetval="0" description="This bit defines the order of VCP output for decoded data." range="" rwaccess="RW">
         
         <bitenum id="LSB" value="0" token="LSB" description="0-31" />
         <bitenum id="MSB" value="1" token="MSB" description="31-0" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="27" end="25" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="ITBEN" width="1" begin="24" end="24" resetval="0" description="Traceback state index enable/disable." range="" rwaccess="RW">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="ITBI" width="8" begin="23" end="16" resetval="0" description="Traceback state index." range="0-FFh" rwaccess="RW">
         
      </bitfield>
      <bitfield id="C" width="16" begin="15" end="0" resetval="0" description="Convergence distance bits." range="0-FFFFh" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="VCP_IC4" acronym="VCP_IC4" offset="0x10" width="32" description="VCP input configuration register 4 ">
      <bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="IMINS" width="13" begin="28" end="16" resetval="0" description="Minimum initial state metric value bits." range="0-1FFFh" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="IMAXS" width="13" begin="12" end="0" resetval="0" description="Maximum initial state metric value bits." range="0-1FFFh" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="VCP_IC5" acronym="VCP_IC5" offset="0x14" width="32" description="VCP input configuration register 5">
      <bitfield id="SDHD" width="1" begin="31" end="31" resetval="0" description="Output decision type select bit." range="" rwaccess="RW">
         
         <bitenum id="HARD" value="0" token="HARD" description="Hard decisions" />
         <bitenum id="SOFT" value="1" token="SOFT" description="Soft decisions" />
      </bitfield>
      <bitfield id="OUTF" width="1" begin="30" end="30" resetval="0" description="Output parameters read flag bit." range="" rwaccess="RW">
         
         <bitenum id="NO" value="0" token="NO" description="VCP read event is not generated  for output parameters read" />
         <bitenum id="YES" value="1" token="YES" description="VCP read event is generated for output parameters read" />
      </bitfield>
      <bitfield id="TB" width="2" begin="29" end="28" resetval="0" description="Traceback mode select bits." range="" rwaccess="RW">
         
         <bitenum id="NO" value="0" token="NO" description="Traceback not allowed" />
         <bitenum id="TAIL" value="1" token="TAIL" description="Tailed mode" />
         <bitenum id="CONV" value="2" token="CONV" description="Convergent  mode" />
         <bitenum id="MIX" value="3" token="MIX" description="Mixed mode" />
      </bitfield>
      <bitfield id="_RESV" width="3" begin="27" end="25" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SYMR" width="5" begin="24" end="20" resetval="0" description="These bits determine the decision buffer length in output FIFO." range="0-1Fh" rwaccess="RW">
         
      </bitfield>
      <bitfield id="SYMX" width="4" begin="19" end="16" resetval="0" description="These bits determine the branch metric buffer length in input FIFO." range="0-Fh" rwaccess="RW">
         
      </bitfield>
      <bitfield id="_RESV" width="8" begin="15" end="8" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="IMAXI" width="8" begin="7" end="0" resetval="0" description="These bits determine the maximum initial state metric value." range="0-FFh" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="VCP_OUT0" acronym="VCP_OUT0" offset="0x48" width="32" description="VCP output register 0">
      <bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="FMINS" width="13" begin="28" end="16" resetval="0" description="Minimum initial state metric value for the final trellis stage." range="0-1FFFh" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RESV" width="3" begin="15" end="13" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="FMAXS" width="13" begin="12" end="0" resetval="0" description="Maximum state metric value for the final trellis stage." range="0-1FFFh" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="VCP_OUT1" acronym="VCP_OUT1" offset="0x4C" width="32" description="VCP output register 1">
      <bitfield id="_RESV" width="15" begin="31" end="17" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="YAM" width="1" begin="16" end="16" resetval="0" description="Yamamoto bit result." range="" rwaccess="R">
         
         <bitenum id="NO" value="0" token="NO" description="At least one trellis stage had an absolute difference less than the Yamamoto threshold and the decoded frame has poor quality." />
         <bitenum id="YES" value="1" token="YES" description="No trellis stage had an absolute difference less than the Yamamoto threshold and the frame has good quality." />
      </bitfield>
      <bitfield id="_RESV" width="8" begin="15" end="8" resetval="0" description="These are reserved bits." range="" rwaccess="RW">
         
      </bitfield>
      <bitfield id="FMAXI" width="8" begin="7" end="0" resetval="0" description="State index for the state with the final maximum state metric." range="0-FFh" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="VCP_WBM" acronym="VCP_WBM" offset="0x80" width="32" description="VCP branch metrics write register">
      <bitfield id="WRITE" width="32" begin="31" end="0" resetval="0" description="Write register." range="0-FFFFFFFFh" rwaccess="RW">
         
      </bitfield>
   </register>
   <register id="VCP_RDECS" acronym="VCP_RDECS" offset="0xC0" width="32" description="VCP decisions read register">
      <bitfield id="READ" width="32" begin="31" end="0" resetval="0" description="Read register." range="0-FFFFFFFFh" rwaccess="R">
         
      </bitfield>
   </register>
</module>
