Reading OpenROAD database at '/home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/41-openroad-repairantennas/1-diodeinsertion/des_core.odb'…
Reading library file at '/home/nguyenviet/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading design constraints file at '/nix/store/ch7vazi31cqikw3wq64qm4qh62m2dsrc-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   des_core
Die area:                 ( 0 0 ) ( 1200000 1200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     23493
Number of terminals:      199
Number of snets:          2
Number of nets:           1730

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 335.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 137828.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 52375.
[INFO DRT-0033] via shape region query size = 17360.
[INFO DRT-0033] met2 shape region query size = 10507.
[INFO DRT-0033] via2 shape region query size = 13888.
[INFO DRT-0033] met3 shape region query size = 10522.
[INFO DRT-0033] via3 shape region query size = 13888.
[INFO DRT-0033] met4 shape region query size = 3632.
[INFO DRT-0033] via4 shape region query size = 128.
[INFO DRT-0033] met5 shape region query size = 160.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1245 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 329 unique inst patterns.
[INFO DRT-0084]   Complete 1536 groups.
#scanned instances     = 23493
#unique  instances     = 335
#stdCellGenAp          = 9744
#stdCellValidPlanarAp  = 112
#stdCellValidViaAp     = 7356
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5452
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:50, elapsed time = 00:00:07, memory = 168.10 (MB), peak = 168.10 (MB)

Number of guides:     16090

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 173 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 173 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 5227.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4705.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2593.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 123.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7822 vertical wires in 4 frboxes and 4828 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 502 vertical wires in 4 frboxes and 1326 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 233.97 (MB), peak = 233.97 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 233.97 (MB), peak = 233.97 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 273.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 299.98 (MB).
    Completing 30% with 103 violations.
    elapsed time = 00:00:01, memory = 321.98 (MB).
    Completing 40% with 103 violations.
    elapsed time = 00:00:02, memory = 339.58 (MB).
    Completing 50% with 103 violations.
    elapsed time = 00:00:02, memory = 354.40 (MB).
    Completing 60% with 197 violations.
    elapsed time = 00:00:02, memory = 350.85 (MB).
    Completing 70% with 197 violations.
    elapsed time = 00:00:03, memory = 357.73 (MB).
    Completing 80% with 308 violations.
    elapsed time = 00:00:04, memory = 357.74 (MB).
    Completing 90% with 308 violations.
    elapsed time = 00:00:04, memory = 359.61 (MB).
    Completing 100% with 396 violations.
    elapsed time = 00:00:05, memory = 359.61 (MB).
[INFO DRT-0199]   Number of violations = 635.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      1      0      0      0
Metal Spacing        6      0     75      4     13
Recheck              0      0    182     56      1
Short                0      0    285      5      7
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:05, memory = 690.21 (MB), peak = 690.21 (MB)
Total wire length = 161498 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80675 um.
Total wire length on LAYER met2 = 75455 um.
Total wire length on LAYER met3 = 4888 um.
Total wire length on LAYER met4 = 478 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13212.
Up-via summary (total 13212):.

------------------------
 FR_MASTERSLICE        0
            li1     6423
           met1     6641
           met2      144
           met3        4
           met4        0
------------------------
                   13212


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 635 violations.
    elapsed time = 00:00:00, memory = 690.96 (MB).
    Completing 20% with 635 violations.
    elapsed time = 00:00:00, memory = 690.96 (MB).
    Completing 30% with 553 violations.
    elapsed time = 00:00:01, memory = 690.96 (MB).
    Completing 40% with 553 violations.
    elapsed time = 00:00:01, memory = 712.39 (MB).
    Completing 50% with 553 violations.
    elapsed time = 00:00:01, memory = 712.39 (MB).
    Completing 60% with 420 violations.
    elapsed time = 00:00:03, memory = 692.77 (MB).
    Completing 70% with 420 violations.
    elapsed time = 00:00:03, memory = 705.89 (MB).
    Completing 80% with 287 violations.
    elapsed time = 00:00:05, memory = 693.47 (MB).
    Completing 90% with 287 violations.
    elapsed time = 00:00:05, memory = 693.47 (MB).
    Completing 100% with 158 violations.
    elapsed time = 00:00:06, memory = 697.59 (MB).
[INFO DRT-0199]   Number of violations = 158.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     31      1
Recheck              0      2      0
Short                0    121      2
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:06, memory = 700.59 (MB), peak = 712.39 (MB)
Total wire length = 161020 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80435 um.
Total wire length on LAYER met2 = 75228 um.
Total wire length on LAYER met3 = 4874 um.
Total wire length on LAYER met4 = 481 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13074.
Up-via summary (total 13074):.

------------------------
 FR_MASTERSLICE        0
            li1     6421
           met1     6499
           met2      150
           met3        4
           met4        0
------------------------
                   13074


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 158 violations.
    elapsed time = 00:00:00, memory = 700.59 (MB).
    Completing 20% with 158 violations.
    elapsed time = 00:00:00, memory = 700.59 (MB).
    Completing 30% with 153 violations.
    elapsed time = 00:00:00, memory = 701.72 (MB).
    Completing 40% with 153 violations.
    elapsed time = 00:00:00, memory = 701.72 (MB).
    Completing 50% with 153 violations.
    elapsed time = 00:00:01, memory = 711.55 (MB).
    Completing 60% with 116 violations.
    elapsed time = 00:00:01, memory = 711.55 (MB).
    Completing 70% with 116 violations.
    elapsed time = 00:00:01, memory = 715.47 (MB).
    Completing 80% with 126 violations.
    elapsed time = 00:00:03, memory = 723.85 (MB).
    Completing 90% with 126 violations.
    elapsed time = 00:00:03, memory = 723.85 (MB).
    Completing 100% with 80 violations.
    elapsed time = 00:00:04, memory = 723.85 (MB).
[INFO DRT-0199]   Number of violations = 80.
Viol/Layer        met1   met2
Metal Spacing       10      1
Short               69      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:04, memory = 723.85 (MB), peak = 723.85 (MB)
Total wire length = 160988 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80261 um.
Total wire length on LAYER met2 = 75374 um.
Total wire length on LAYER met3 = 4872 um.
Total wire length on LAYER met4 = 480 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13111.
Up-via summary (total 13111):.

------------------------
 FR_MASTERSLICE        0
            li1     6421
           met1     6534
           met2      152
           met3        4
           met4        0
------------------------
                   13111


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 80 violations.
    elapsed time = 00:00:00, memory = 723.85 (MB).
    Completing 20% with 80 violations.
    elapsed time = 00:00:00, memory = 723.85 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:04, memory = 725.35 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:04, memory = 725.35 (MB).
    Completing 50% with 41 violations.
    elapsed time = 00:00:04, memory = 725.35 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:05, memory = 725.35 (MB).
    Completing 70% with 31 violations.
    elapsed time = 00:00:05, memory = 725.35 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:06, memory = 727.60 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:06, memory = 727.60 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 727.60 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:07, memory = 727.60 (MB), peak = 727.60 (MB)
Total wire length = 160986 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80097 um.
Total wire length on LAYER met2 = 75384 um.
Total wire length on LAYER met3 = 5023 um.
Total wire length on LAYER met4 = 480 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13208.
Up-via summary (total 13208):.

------------------------
 FR_MASTERSLICE        0
            li1     6421
           met1     6599
           met2      184
           met3        4
           met4        0
------------------------
                   13208


[INFO DRT-0198] Complete detail routing.
Total wire length = 160986 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80097 um.
Total wire length on LAYER met2 = 75384 um.
Total wire length on LAYER met3 = 5023 um.
Total wire length on LAYER met4 = 480 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 13208.
Up-via summary (total 13208):.

------------------------
 FR_MASTERSLICE        0
            li1     6421
           met1     6599
           met2      184
           met3        4
           met4        0
------------------------
                   13208


[INFO DRT-0267] cpu time = 00:01:40, elapsed time = 00:00:24, memory = 727.60 (MB), peak = 727.60 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/43-openroad-detailedrouting/des_core.odb'…
Writing netlist to '/home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/43-openroad-detailedrouting/des_core.nl.v'…
Writing powered netlist to '/home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/43-openroad-detailedrouting/des_core.pnl.v'…
Writing layout to '/home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/43-openroad-detailedrouting/des_core.def'…
Writing timing constraints to '/home/nguyenviet/Downloads/des/runs/RUN_2024-07-07_22-25-24/43-openroad-detailedrouting/des_core.sdc'…
