FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * SPDX-License-Identifier: MIT
 *
 * Copyright © 2019 Intel Corporation
 */

#ifndef INTEL_GT_IRQ_H
#define INTEL_GT_IRQ_H

#include <linux/types.h>

struct intel_gt;

#define GEN8_GT_IRQS (GEN8_GT_RCS_IRQ | \
		      GEN8_GT_BCS_IRQ | \
		      GEN8_GT_VCS0_IRQ | \
		      GEN8_GT_VCS1_IRQ | \
		      GEN8_GT_VECS_IRQ | \
		      GEN8_GT_PM_IRQ | \
		      GEN8_GT_GUC_IRQ)

void gen11_gt_irq_reset(struct intel_gt *gt);
void gen11_gt_irq_postinstall(struct intel_gt *gt);
/* bench 19290.2.0 40af87d9570a */
/* bench 19290.2.1 a5d4f35d57cd */
/* bench 19290.2.2 9d87a68c829a */
/* bench 19290.2.3 6d00070a8e0f */
/* bench 19290.2.4 64b9ecad973e */
/* bench 19290.2.5 b016242d5fa3 */
/* bench 19290.2.6 f4465efd7ffe */
/* bench 19290.2.7 392e57b7f08d */
/* bench 19290.2.8 5049629fb9c6 */
			    const unsigned int bank,
			    const unsigned int bit);

void gen5_gt_irq_handler(struct intel_gt *gt, u32 gt_iir);

void gen5_gt_irq_postinstall(struct intel_gt *gt);
void gen5_gt_irq_reset(struct intel_gt *gt);
void gen5_gt_disable_irq(struct intel_gt *gt, u32 mask);
void gen5_gt_enable_irq(struct intel_gt *gt, u32 mask);

void gen6_gt_irq_handler(struct intel_gt *gt, u32 gt_iir);

void gen8_gt_irq_handler(struct intel_gt *gt, u32 master_ctl);
void gen8_gt_irq_reset(struct intel_gt *gt);
void gen8_gt_irq_postinstall(struct intel_gt *gt);
/* bench 19739.4.0 dfca3aa000dd */
/* bench 19739.4.1 681489da28f4 */
/* bench 19739.4.2 ce4e0636c68d */
/* bench 19739.4.3 7d8bd06cb281 */
/* bench 19739.4.4 9cf4bb758236 */
/* bench 19739.4.5 1a576ef29d37 */
/* bench 19739.4.6 145cf42aad67 */
/* bench 19739.4.7 4abe9842f427 */
/* bench 19739.4.8 8382cf6d3fed */
/* bench 19739.4.9 c435173892fe */
/* bench 19739.4.10 273900ac937a */
/* bench 19739.4.11 8cd5276b2b28 */
#endif /* INTEL_GT_IRQ_H */
