// Seed: 601144162
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input tri1 id_1,
    output id_2,
    input id_3,
    input id_4
);
  always #0{id_1[1], 1} = id_4 ^ id_3;
endmodule
