
UART2_example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000f5c  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  080010f4  080010f4  000110f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080010fc  080010fc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080010fc  080010fc  000110fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001104  08001104  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001104  08001104  00011104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001108  08001108  00011108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800110c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000005c  2000000c  08001118  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000068  08001118  00020068  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000427c  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000d31  00000000  00000000  000242b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000508  00000000  00000000  00024ff0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000490  00000000  00000000  000254f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013884  00000000  00000000  00025988  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003f4b  00000000  00000000  0003920c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00080a4b  00000000  00000000  0003d157  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bdba2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000013d0  00000000  00000000  000bdc20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080010dc 	.word	0x080010dc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	080010dc 	.word	0x080010dc

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b972 	b.w	80004d4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	4688      	mov	r8, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14b      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000216:	428a      	cmp	r2, r1
 8000218:	4615      	mov	r5, r2
 800021a:	d967      	bls.n	80002ec <__udivmoddi4+0xe4>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0720 	rsb	r7, r2, #32
 8000226:	fa01 f302 	lsl.w	r3, r1, r2
 800022a:	fa20 f707 	lsr.w	r7, r0, r7
 800022e:	4095      	lsls	r5, r2
 8000230:	ea47 0803 	orr.w	r8, r7, r3
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000240:	fa1f fc85 	uxth.w	ip, r5
 8000244:	fb0e 8817 	mls	r8, lr, r7, r8
 8000248:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024c:	fb07 f10c 	mul.w	r1, r7, ip
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18eb      	adds	r3, r5, r3
 8000256:	f107 30ff 	add.w	r0, r7, #4294967295
 800025a:	f080 811b 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8118 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000264:	3f02      	subs	r7, #2
 8000266:	442b      	add	r3, r5
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000270:	fb0e 3310 	mls	r3, lr, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fc0c 	mul.w	ip, r0, ip
 800027c:	45a4      	cmp	ip, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	192c      	adds	r4, r5, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8107 	bcs.w	8000498 <__udivmoddi4+0x290>
 800028a:	45a4      	cmp	ip, r4
 800028c:	f240 8104 	bls.w	8000498 <__udivmoddi4+0x290>
 8000290:	3802      	subs	r0, #2
 8000292:	442c      	add	r4, r5
 8000294:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000298:	eba4 040c 	sub.w	r4, r4, ip
 800029c:	2700      	movs	r7, #0
 800029e:	b11e      	cbz	r6, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c6 4300 	strd	r4, r3, [r6]
 80002a8:	4639      	mov	r1, r7
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0xbe>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80eb 	beq.w	800048e <__udivmoddi4+0x286>
 80002b8:	2700      	movs	r7, #0
 80002ba:	e9c6 0100 	strd	r0, r1, [r6]
 80002be:	4638      	mov	r0, r7
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	fab3 f783 	clz	r7, r3
 80002ca:	2f00      	cmp	r7, #0
 80002cc:	d147      	bne.n	800035e <__udivmoddi4+0x156>
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xd0>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80fa 	bhi.w	80004cc <__udivmoddi4+0x2c4>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb61 0303 	sbc.w	r3, r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4698      	mov	r8, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d0e0      	beq.n	80002a8 <__udivmoddi4+0xa0>
 80002e6:	e9c6 4800 	strd	r4, r8, [r6]
 80002ea:	e7dd      	b.n	80002a8 <__udivmoddi4+0xa0>
 80002ec:	b902      	cbnz	r2, 80002f0 <__udivmoddi4+0xe8>
 80002ee:	deff      	udf	#255	; 0xff
 80002f0:	fab2 f282 	clz	r2, r2
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	f040 808f 	bne.w	8000418 <__udivmoddi4+0x210>
 80002fa:	1b49      	subs	r1, r1, r5
 80002fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000300:	fa1f f885 	uxth.w	r8, r5
 8000304:	2701      	movs	r7, #1
 8000306:	fbb1 fcfe 	udiv	ip, r1, lr
 800030a:	0c23      	lsrs	r3, r4, #16
 800030c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb08 f10c 	mul.w	r1, r8, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x124>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4299      	cmp	r1, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 800032a:	4684      	mov	ip, r0
 800032c:	1a59      	subs	r1, r3, r1
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1410 	mls	r4, lr, r0, r1
 8000338:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x14c>
 8000344:	192c      	adds	r4, r5, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x14a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80b6 	bhi.w	80004be <__udivmoddi4+0x2b6>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e79f      	b.n	800029e <__udivmoddi4+0x96>
 800035e:	f1c7 0c20 	rsb	ip, r7, #32
 8000362:	40bb      	lsls	r3, r7
 8000364:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000368:	ea4e 0e03 	orr.w	lr, lr, r3
 800036c:	fa01 f407 	lsl.w	r4, r1, r7
 8000370:	fa20 f50c 	lsr.w	r5, r0, ip
 8000374:	fa21 f30c 	lsr.w	r3, r1, ip
 8000378:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800037c:	4325      	orrs	r5, r4
 800037e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000382:	0c2c      	lsrs	r4, r5, #16
 8000384:	fb08 3319 	mls	r3, r8, r9, r3
 8000388:	fa1f fa8e 	uxth.w	sl, lr
 800038c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000390:	fb09 f40a 	mul.w	r4, r9, sl
 8000394:	429c      	cmp	r4, r3
 8000396:	fa02 f207 	lsl.w	r2, r2, r7
 800039a:	fa00 f107 	lsl.w	r1, r0, r7
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1e 0303 	adds.w	r3, lr, r3
 80003a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a8:	f080 8087 	bcs.w	80004ba <__udivmoddi4+0x2b2>
 80003ac:	429c      	cmp	r4, r3
 80003ae:	f240 8084 	bls.w	80004ba <__udivmoddi4+0x2b2>
 80003b2:	f1a9 0902 	sub.w	r9, r9, #2
 80003b6:	4473      	add	r3, lr
 80003b8:	1b1b      	subs	r3, r3, r4
 80003ba:	b2ad      	uxth	r5, r5
 80003bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c0:	fb08 3310 	mls	r3, r8, r0, r3
 80003c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003cc:	45a2      	cmp	sl, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1e 0404 	adds.w	r4, lr, r4
 80003d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d8:	d26b      	bcs.n	80004b2 <__udivmoddi4+0x2aa>
 80003da:	45a2      	cmp	sl, r4
 80003dc:	d969      	bls.n	80004b2 <__udivmoddi4+0x2aa>
 80003de:	3802      	subs	r0, #2
 80003e0:	4474      	add	r4, lr
 80003e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e6:	fba0 8902 	umull	r8, r9, r0, r2
 80003ea:	eba4 040a 	sub.w	r4, r4, sl
 80003ee:	454c      	cmp	r4, r9
 80003f0:	46c2      	mov	sl, r8
 80003f2:	464b      	mov	r3, r9
 80003f4:	d354      	bcc.n	80004a0 <__udivmoddi4+0x298>
 80003f6:	d051      	beq.n	800049c <__udivmoddi4+0x294>
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d069      	beq.n	80004d0 <__udivmoddi4+0x2c8>
 80003fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000400:	eb64 0403 	sbc.w	r4, r4, r3
 8000404:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000408:	40fd      	lsrs	r5, r7
 800040a:	40fc      	lsrs	r4, r7
 800040c:	ea4c 0505 	orr.w	r5, ip, r5
 8000410:	e9c6 5400 	strd	r5, r4, [r6]
 8000414:	2700      	movs	r7, #0
 8000416:	e747      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000418:	f1c2 0320 	rsb	r3, r2, #32
 800041c:	fa20 f703 	lsr.w	r7, r0, r3
 8000420:	4095      	lsls	r5, r2
 8000422:	fa01 f002 	lsl.w	r0, r1, r2
 8000426:	fa21 f303 	lsr.w	r3, r1, r3
 800042a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800042e:	4338      	orrs	r0, r7
 8000430:	0c01      	lsrs	r1, r0, #16
 8000432:	fbb3 f7fe 	udiv	r7, r3, lr
 8000436:	fa1f f885 	uxth.w	r8, r5
 800043a:	fb0e 3317 	mls	r3, lr, r7, r3
 800043e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000442:	fb07 f308 	mul.w	r3, r7, r8
 8000446:	428b      	cmp	r3, r1
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x256>
 800044e:	1869      	adds	r1, r5, r1
 8000450:	f107 3cff 	add.w	ip, r7, #4294967295
 8000454:	d22f      	bcs.n	80004b6 <__udivmoddi4+0x2ae>
 8000456:	428b      	cmp	r3, r1
 8000458:	d92d      	bls.n	80004b6 <__udivmoddi4+0x2ae>
 800045a:	3f02      	subs	r7, #2
 800045c:	4429      	add	r1, r5
 800045e:	1acb      	subs	r3, r1, r3
 8000460:	b281      	uxth	r1, r0
 8000462:	fbb3 f0fe 	udiv	r0, r3, lr
 8000466:	fb0e 3310 	mls	r3, lr, r0, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb00 f308 	mul.w	r3, r0, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x27e>
 8000476:	1869      	adds	r1, r5, r1
 8000478:	f100 3cff 	add.w	ip, r0, #4294967295
 800047c:	d217      	bcs.n	80004ae <__udivmoddi4+0x2a6>
 800047e:	428b      	cmp	r3, r1
 8000480:	d915      	bls.n	80004ae <__udivmoddi4+0x2a6>
 8000482:	3802      	subs	r0, #2
 8000484:	4429      	add	r1, r5
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048c:	e73b      	b.n	8000306 <__udivmoddi4+0xfe>
 800048e:	4637      	mov	r7, r6
 8000490:	4630      	mov	r0, r6
 8000492:	e709      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000494:	4607      	mov	r7, r0
 8000496:	e6e7      	b.n	8000268 <__udivmoddi4+0x60>
 8000498:	4618      	mov	r0, r3
 800049a:	e6fb      	b.n	8000294 <__udivmoddi4+0x8c>
 800049c:	4541      	cmp	r1, r8
 800049e:	d2ab      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004a4:	eb69 020e 	sbc.w	r2, r9, lr
 80004a8:	3801      	subs	r0, #1
 80004aa:	4613      	mov	r3, r2
 80004ac:	e7a4      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004ae:	4660      	mov	r0, ip
 80004b0:	e7e9      	b.n	8000486 <__udivmoddi4+0x27e>
 80004b2:	4618      	mov	r0, r3
 80004b4:	e795      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b6:	4667      	mov	r7, ip
 80004b8:	e7d1      	b.n	800045e <__udivmoddi4+0x256>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e77c      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004be:	3802      	subs	r0, #2
 80004c0:	442c      	add	r4, r5
 80004c2:	e747      	b.n	8000354 <__udivmoddi4+0x14c>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	442b      	add	r3, r5
 80004ca:	e72f      	b.n	800032c <__udivmoddi4+0x124>
 80004cc:	4638      	mov	r0, r7
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xda>
 80004d0:	4637      	mov	r7, r6
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0xa0>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <main>:
void Error_handler(void);

UART_HandleTypeDef huart2;	/* Identificador do periférico */

int main(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
	HAL_Init();
 80004dc:	f000 f89a 	bl	8000614 <HAL_Init>
	SystemClockConfig();
 80004e0:	f000 f805 	bl	80004ee <SystemClockConfig>

	UART2_Init();
 80004e4:	f000 f80a 	bl	80004fc <UART2_Init>

	return 0;
 80004e8:	2300      	movs	r3, #0
}
 80004ea:	4618      	mov	r0, r3
 80004ec:	bd80      	pop	{r7, pc}

080004ee <SystemClockConfig>:

void SystemClockConfig(void)
{
 80004ee:	b480      	push	{r7}
 80004f0:	af00      	add	r7, sp, #0
	/* usar essa função quando forem necessárias configurações especiais no clock*/

}
 80004f2:	bf00      	nop
 80004f4:	46bd      	mov	sp, r7
 80004f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fa:	4770      	bx	lr

080004fc <UART2_Init>:

void UART2_Init(void) /* Inicialização de alto nível do periférico (parâmetros) */
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000500:	4b0f      	ldr	r3, [pc, #60]	; (8000540 <UART2_Init+0x44>)
 8000502:	4a10      	ldr	r2, [pc, #64]	; (8000544 <UART2_Init+0x48>)
 8000504:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000506:	4b0e      	ldr	r3, [pc, #56]	; (8000540 <UART2_Init+0x44>)
 8000508:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800050c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800050e:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <UART2_Init+0x44>)
 8000510:	2200      	movs	r2, #0
 8000512:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000514:	4b0a      	ldr	r3, [pc, #40]	; (8000540 <UART2_Init+0x44>)
 8000516:	2200      	movs	r2, #0
 8000518:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800051a:	4b09      	ldr	r3, [pc, #36]	; (8000540 <UART2_Init+0x44>)
 800051c:	2200      	movs	r2, #0
 800051e:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000520:	4b07      	ldr	r3, [pc, #28]	; (8000540 <UART2_Init+0x44>)
 8000522:	2200      	movs	r2, #0
 8000524:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000526:	4b06      	ldr	r3, [pc, #24]	; (8000540 <UART2_Init+0x44>)
 8000528:	220c      	movs	r2, #12
 800052a:	615a      	str	r2, [r3, #20]
	if(HAL_UART_Init(&huart2) != HAL_OK)	/* Habilitar as API's da Hal para a uart2 */
 800052c:	4804      	ldr	r0, [pc, #16]	; (8000540 <UART2_Init+0x44>)
 800052e:	f000 f9dd 	bl	80008ec <HAL_UART_Init>
 8000532:	4603      	mov	r3, r0
 8000534:	2b00      	cmp	r3, #0
 8000536:	d001      	beq.n	800053c <UART2_Init+0x40>
	{
		Error_handler();
 8000538:	f000 f806 	bl	8000548 <Error_handler>
	}
}
 800053c:	bf00      	nop
 800053e:	bd80      	pop	{r7, pc}
 8000540:	20000028 	.word	0x20000028
 8000544:	40004400 	.word	0x40004400

08000548 <Error_handler>:

void Error_handler(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
	while(1);
 800054c:	e7fe      	b.n	800054c <Error_handler+0x4>
	...

08000550 <HAL_MspInit>:


#include "stm32f4xx_hal.h"

void HAL_MspInit(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
	* stm32f4xx_hal_cortex.c -> HAL_NVIC_SetPriorityGrouping()
	* preemption priority: decide qual interrupção deve ser executada no processador (prioridade mais baixa executa primeiro)
	* subpriority: se duas interrupções tiverem a mesma preferencia, o que tiver subpriority maior executa primeiro
	* NVIC_PRIORITYGROUP_4: 4 bits para preemption priority - 0 a 15
	*/
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000554:	2003      	movs	r0, #3
 8000556:	f000 f961 	bl	800081c <HAL_NVIC_SetPriorityGrouping>
	* Path:
	* Bloco informar as esceções: System Control Block (SCB)
	* Registrador para ativar as exceções: System Handler Control and State Register (SHCSR)
	* item 4.3.9 do pdf Cortex-M4 Devices Generic User Guide
	*/
	SCB -> SHCSR |= 0x7 << 16; //exceções de falha de uso, falha de memória e falha de barramento
 800055a:	4b0d      	ldr	r3, [pc, #52]	; (8000590 <HAL_MspInit+0x40>)
 800055c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800055e:	4a0c      	ldr	r2, [pc, #48]	; (8000590 <HAL_MspInit+0x40>)
 8000560:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000564:	6253      	str	r3, [r2, #36]	; 0x24

	/* 3. Configurar a prioridade das exceções do sistema.
	* Path:
	* stm32f4xx_hal_cortex.c -> HAL_NVIC_SetPriority()
	*/
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000566:	2200      	movs	r2, #0
 8000568:	2100      	movs	r1, #0
 800056a:	f06f 000b 	mvn.w	r0, #11
 800056e:	f000 f960 	bl	8000832 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000572:	2200      	movs	r2, #0
 8000574:	2100      	movs	r1, #0
 8000576:	f06f 000a 	mvn.w	r0, #10
 800057a:	f000 f95a 	bl	8000832 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800057e:	2200      	movs	r2, #0
 8000580:	2100      	movs	r1, #0
 8000582:	f06f 0009 	mvn.w	r0, #9
 8000586:	f000 f954 	bl	8000832 <HAL_NVIC_SetPriority>
	/* Exceções habilitadas:
	 * MemoryManagement: Falha devido a estar tentando acessar uma região protegida da memória.
	 * BusFault: Falha devido a um erro detectado em um barramento da memória. Erro na transação de dados na memória.
	 * UsageFault: Falha relacionada a execução do script.
	 */
}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	e000ed00 	.word	0xe000ed00

08000594 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000598:	4b08      	ldr	r3, [pc, #32]	; (80005bc <SystemInit+0x28>)
 800059a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800059e:	4a07      	ldr	r2, [pc, #28]	; (80005bc <SystemInit+0x28>)
 80005a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80005a8:	4b04      	ldr	r3, [pc, #16]	; (80005bc <SystemInit+0x28>)
 80005aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005ae:	609a      	str	r2, [r3, #8]
#endif
}
 80005b0:	bf00      	nop
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	e000ed00 	.word	0xe000ed00

080005c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80005c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80005c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80005c6:	e003      	b.n	80005d0 <LoopCopyDataInit>

080005c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80005c8:	4b0c      	ldr	r3, [pc, #48]	; (80005fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80005ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80005cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80005ce:	3104      	adds	r1, #4

080005d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80005d0:	480b      	ldr	r0, [pc, #44]	; (8000600 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80005d2:	4b0c      	ldr	r3, [pc, #48]	; (8000604 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80005d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80005d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80005d8:	d3f6      	bcc.n	80005c8 <CopyDataInit>
  ldr  r2, =_sbss
 80005da:	4a0b      	ldr	r2, [pc, #44]	; (8000608 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80005dc:	e002      	b.n	80005e4 <LoopFillZerobss>

080005de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80005de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80005e0:	f842 3b04 	str.w	r3, [r2], #4

080005e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80005e4:	4b09      	ldr	r3, [pc, #36]	; (800060c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80005e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80005e8:	d3f9      	bcc.n	80005de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80005ea:	f7ff ffd3 	bl	8000594 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005ee:	f000 fd51 	bl	8001094 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80005f2:	f7ff ff71 	bl	80004d8 <main>
  bx  lr    
 80005f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80005f8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80005fc:	0800110c 	.word	0x0800110c
  ldr  r0, =_sdata
 8000600:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000604:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8000608:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 800060c:	20000068 	.word	0x20000068

08000610 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000610:	e7fe      	b.n	8000610 <ADC_IRQHandler>
	...

08000614 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000618:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <HAL_Init+0x40>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a0d      	ldr	r2, [pc, #52]	; (8000654 <HAL_Init+0x40>)
 800061e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000622:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000624:	4b0b      	ldr	r3, [pc, #44]	; (8000654 <HAL_Init+0x40>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a0a      	ldr	r2, [pc, #40]	; (8000654 <HAL_Init+0x40>)
 800062a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800062e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000630:	4b08      	ldr	r3, [pc, #32]	; (8000654 <HAL_Init+0x40>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a07      	ldr	r2, [pc, #28]	; (8000654 <HAL_Init+0x40>)
 8000636:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800063a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800063c:	2003      	movs	r0, #3
 800063e:	f000 f8ed 	bl	800081c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000642:	2000      	movs	r0, #0
 8000644:	f000 f808 	bl	8000658 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000648:	f7ff ff82 	bl	8000550 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800064c:	2300      	movs	r3, #0
}
 800064e:	4618      	mov	r0, r3
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	40023c00 	.word	0x40023c00

08000658 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000660:	4b12      	ldr	r3, [pc, #72]	; (80006ac <HAL_InitTick+0x54>)
 8000662:	681a      	ldr	r2, [r3, #0]
 8000664:	4b12      	ldr	r3, [pc, #72]	; (80006b0 <HAL_InitTick+0x58>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	4619      	mov	r1, r3
 800066a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800066e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000672:	fbb2 f3f3 	udiv	r3, r2, r3
 8000676:	4618      	mov	r0, r3
 8000678:	f000 f8f7 	bl	800086a <HAL_SYSTICK_Config>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000682:	2301      	movs	r3, #1
 8000684:	e00e      	b.n	80006a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2b0f      	cmp	r3, #15
 800068a:	d80a      	bhi.n	80006a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800068c:	2200      	movs	r2, #0
 800068e:	6879      	ldr	r1, [r7, #4]
 8000690:	f04f 30ff 	mov.w	r0, #4294967295
 8000694:	f000 f8cd 	bl	8000832 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000698:	4a06      	ldr	r2, [pc, #24]	; (80006b4 <HAL_InitTick+0x5c>)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800069e:	2300      	movs	r3, #0
 80006a0:	e000      	b.n	80006a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006a2:	2301      	movs	r3, #1
}
 80006a4:	4618      	mov	r0, r3
 80006a6:	3708      	adds	r7, #8
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	20000000 	.word	0x20000000
 80006b0:	20000008 	.word	0x20000008
 80006b4:	20000004 	.word	0x20000004

080006b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	f003 0307 	and.w	r3, r3, #7
 80006c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006c8:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <__NVIC_SetPriorityGrouping+0x44>)
 80006ca:	68db      	ldr	r3, [r3, #12]
 80006cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ce:	68ba      	ldr	r2, [r7, #8]
 80006d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006d4:	4013      	ands	r3, r2
 80006d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ea:	4a04      	ldr	r2, [pc, #16]	; (80006fc <__NVIC_SetPriorityGrouping+0x44>)
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	60d3      	str	r3, [r2, #12]
}
 80006f0:	bf00      	nop
 80006f2:	3714      	adds	r7, #20
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr
 80006fc:	e000ed00 	.word	0xe000ed00

08000700 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000704:	4b04      	ldr	r3, [pc, #16]	; (8000718 <__NVIC_GetPriorityGrouping+0x18>)
 8000706:	68db      	ldr	r3, [r3, #12]
 8000708:	0a1b      	lsrs	r3, r3, #8
 800070a:	f003 0307 	and.w	r3, r3, #7
}
 800070e:	4618      	mov	r0, r3
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr
 8000718:	e000ed00 	.word	0xe000ed00

0800071c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	6039      	str	r1, [r7, #0]
 8000726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072c:	2b00      	cmp	r3, #0
 800072e:	db0a      	blt.n	8000746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	b2da      	uxtb	r2, r3
 8000734:	490c      	ldr	r1, [pc, #48]	; (8000768 <__NVIC_SetPriority+0x4c>)
 8000736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073a:	0112      	lsls	r2, r2, #4
 800073c:	b2d2      	uxtb	r2, r2
 800073e:	440b      	add	r3, r1
 8000740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000744:	e00a      	b.n	800075c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	b2da      	uxtb	r2, r3
 800074a:	4908      	ldr	r1, [pc, #32]	; (800076c <__NVIC_SetPriority+0x50>)
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	f003 030f 	and.w	r3, r3, #15
 8000752:	3b04      	subs	r3, #4
 8000754:	0112      	lsls	r2, r2, #4
 8000756:	b2d2      	uxtb	r2, r2
 8000758:	440b      	add	r3, r1
 800075a:	761a      	strb	r2, [r3, #24]
}
 800075c:	bf00      	nop
 800075e:	370c      	adds	r7, #12
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	e000e100 	.word	0xe000e100
 800076c:	e000ed00 	.word	0xe000ed00

08000770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000770:	b480      	push	{r7}
 8000772:	b089      	sub	sp, #36	; 0x24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	f003 0307 	and.w	r3, r3, #7
 8000782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000784:	69fb      	ldr	r3, [r7, #28]
 8000786:	f1c3 0307 	rsb	r3, r3, #7
 800078a:	2b04      	cmp	r3, #4
 800078c:	bf28      	it	cs
 800078e:	2304      	movcs	r3, #4
 8000790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	3304      	adds	r3, #4
 8000796:	2b06      	cmp	r3, #6
 8000798:	d902      	bls.n	80007a0 <NVIC_EncodePriority+0x30>
 800079a:	69fb      	ldr	r3, [r7, #28]
 800079c:	3b03      	subs	r3, #3
 800079e:	e000      	b.n	80007a2 <NVIC_EncodePriority+0x32>
 80007a0:	2300      	movs	r3, #0
 80007a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a4:	f04f 32ff 	mov.w	r2, #4294967295
 80007a8:	69bb      	ldr	r3, [r7, #24]
 80007aa:	fa02 f303 	lsl.w	r3, r2, r3
 80007ae:	43da      	mvns	r2, r3
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	401a      	ands	r2, r3
 80007b4:	697b      	ldr	r3, [r7, #20]
 80007b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007b8:	f04f 31ff 	mov.w	r1, #4294967295
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	fa01 f303 	lsl.w	r3, r1, r3
 80007c2:	43d9      	mvns	r1, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c8:	4313      	orrs	r3, r2
         );
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3724      	adds	r7, #36	; 0x24
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
	...

080007d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3b01      	subs	r3, #1
 80007e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007e8:	d301      	bcc.n	80007ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007ea:	2301      	movs	r3, #1
 80007ec:	e00f      	b.n	800080e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ee:	4a0a      	ldr	r2, [pc, #40]	; (8000818 <SysTick_Config+0x40>)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	3b01      	subs	r3, #1
 80007f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007f6:	210f      	movs	r1, #15
 80007f8:	f04f 30ff 	mov.w	r0, #4294967295
 80007fc:	f7ff ff8e 	bl	800071c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000800:	4b05      	ldr	r3, [pc, #20]	; (8000818 <SysTick_Config+0x40>)
 8000802:	2200      	movs	r2, #0
 8000804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000806:	4b04      	ldr	r3, [pc, #16]	; (8000818 <SysTick_Config+0x40>)
 8000808:	2207      	movs	r2, #7
 800080a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800080c:	2300      	movs	r3, #0
}
 800080e:	4618      	mov	r0, r3
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	e000e010 	.word	0xe000e010

0800081c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000824:	6878      	ldr	r0, [r7, #4]
 8000826:	f7ff ff47 	bl	80006b8 <__NVIC_SetPriorityGrouping>
}
 800082a:	bf00      	nop
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}

08000832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000832:	b580      	push	{r7, lr}
 8000834:	b086      	sub	sp, #24
 8000836:	af00      	add	r7, sp, #0
 8000838:	4603      	mov	r3, r0
 800083a:	60b9      	str	r1, [r7, #8]
 800083c:	607a      	str	r2, [r7, #4]
 800083e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000844:	f7ff ff5c 	bl	8000700 <__NVIC_GetPriorityGrouping>
 8000848:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800084a:	687a      	ldr	r2, [r7, #4]
 800084c:	68b9      	ldr	r1, [r7, #8]
 800084e:	6978      	ldr	r0, [r7, #20]
 8000850:	f7ff ff8e 	bl	8000770 <NVIC_EncodePriority>
 8000854:	4602      	mov	r2, r0
 8000856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800085a:	4611      	mov	r1, r2
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ff5d 	bl	800071c <__NVIC_SetPriority>
}
 8000862:	bf00      	nop
 8000864:	3718      	adds	r7, #24
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	b082      	sub	sp, #8
 800086e:	af00      	add	r7, sp, #0
 8000870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000872:	6878      	ldr	r0, [r7, #4]
 8000874:	f7ff ffb0 	bl	80007d8 <SysTick_Config>
 8000878:	4603      	mov	r3, r0
}
 800087a:	4618      	mov	r0, r3
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
	...

08000884 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000888:	4b03      	ldr	r3, [pc, #12]	; (8000898 <HAL_RCC_GetHCLKFreq+0x14>)
 800088a:	681b      	ldr	r3, [r3, #0]
}
 800088c:	4618      	mov	r0, r3
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	20000000 	.word	0x20000000

0800089c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80008a0:	f7ff fff0 	bl	8000884 <HAL_RCC_GetHCLKFreq>
 80008a4:	4601      	mov	r1, r0
 80008a6:	4b05      	ldr	r3, [pc, #20]	; (80008bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80008a8:	689b      	ldr	r3, [r3, #8]
 80008aa:	0a9b      	lsrs	r3, r3, #10
 80008ac:	f003 0307 	and.w	r3, r3, #7
 80008b0:	4a03      	ldr	r2, [pc, #12]	; (80008c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80008b2:	5cd3      	ldrb	r3, [r2, r3]
 80008b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	40023800 	.word	0x40023800
 80008c0:	080010f4 	.word	0x080010f4

080008c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80008c8:	f7ff ffdc 	bl	8000884 <HAL_RCC_GetHCLKFreq>
 80008cc:	4601      	mov	r1, r0
 80008ce:	4b05      	ldr	r3, [pc, #20]	; (80008e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80008d0:	689b      	ldr	r3, [r3, #8]
 80008d2:	0b5b      	lsrs	r3, r3, #13
 80008d4:	f003 0307 	and.w	r3, r3, #7
 80008d8:	4a03      	ldr	r2, [pc, #12]	; (80008e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80008da:	5cd3      	ldrb	r3, [r2, r3]
 80008dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40023800 	.word	0x40023800
 80008e8:	080010f4 	.word	0x080010f4

080008ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d101      	bne.n	80008fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80008fa:	2301      	movs	r3, #1
 80008fc:	e03f      	b.n	800097e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000904:	b2db      	uxtb	r3, r3
 8000906:	2b00      	cmp	r3, #0
 8000908:	d106      	bne.n	8000918 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	2200      	movs	r2, #0
 800090e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000912:	6878      	ldr	r0, [r7, #4]
 8000914:	f000 f837 	bl	8000986 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2224      	movs	r2, #36	; 0x24
 800091c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	68da      	ldr	r2, [r3, #12]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800092e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f000 f833 	bl	800099c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	691a      	ldr	r2, [r3, #16]
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000944:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	695a      	ldr	r2, [r3, #20]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000954:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	68da      	ldr	r2, [r3, #12]
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000964:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2200      	movs	r2, #0
 800096a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2220      	movs	r2, #32
 8000970:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2220      	movs	r2, #32
 8000978:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}

08000986 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000986:	b480      	push	{r7}
 8000988:	b083      	sub	sp, #12
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 800098e:	bf00      	nop
 8000990:	370c      	adds	r7, #12
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800099c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009a0:	b085      	sub	sp, #20
 80009a2:	af00      	add	r7, sp, #0
 80009a4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	691b      	ldr	r3, [r3, #16]
 80009ac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	68da      	ldr	r2, [r3, #12]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	430a      	orrs	r2, r1
 80009ba:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	689a      	ldr	r2, [r3, #8]
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	691b      	ldr	r3, [r3, #16]
 80009c4:	431a      	orrs	r2, r3
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	695b      	ldr	r3, [r3, #20]
 80009ca:	431a      	orrs	r2, r3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	69db      	ldr	r3, [r3, #28]
 80009d0:	4313      	orrs	r3, r2
 80009d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	68db      	ldr	r3, [r3, #12]
 80009da:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80009de:	f023 030c 	bic.w	r3, r3, #12
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	6812      	ldr	r2, [r2, #0]
 80009e6:	68f9      	ldr	r1, [r7, #12]
 80009e8:	430b      	orrs	r3, r1
 80009ea:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	695b      	ldr	r3, [r3, #20]
 80009f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	699a      	ldr	r2, [r3, #24]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	430a      	orrs	r2, r1
 8000a00:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	69db      	ldr	r3, [r3, #28]
 8000a06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000a0a:	f040 818b 	bne.w	8000d24 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4ac1      	ldr	r2, [pc, #772]	; (8000d18 <UART_SetConfig+0x37c>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d005      	beq.n	8000a24 <UART_SetConfig+0x88>
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4abf      	ldr	r2, [pc, #764]	; (8000d1c <UART_SetConfig+0x380>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	f040 80bd 	bne.w	8000b9e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8000a24:	f7ff ff4e 	bl	80008c4 <HAL_RCC_GetPCLK2Freq>
 8000a28:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8000a2a:	68bb      	ldr	r3, [r7, #8]
 8000a2c:	461d      	mov	r5, r3
 8000a2e:	f04f 0600 	mov.w	r6, #0
 8000a32:	46a8      	mov	r8, r5
 8000a34:	46b1      	mov	r9, r6
 8000a36:	eb18 0308 	adds.w	r3, r8, r8
 8000a3a:	eb49 0409 	adc.w	r4, r9, r9
 8000a3e:	4698      	mov	r8, r3
 8000a40:	46a1      	mov	r9, r4
 8000a42:	eb18 0805 	adds.w	r8, r8, r5
 8000a46:	eb49 0906 	adc.w	r9, r9, r6
 8000a4a:	f04f 0100 	mov.w	r1, #0
 8000a4e:	f04f 0200 	mov.w	r2, #0
 8000a52:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8000a56:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8000a5a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8000a5e:	4688      	mov	r8, r1
 8000a60:	4691      	mov	r9, r2
 8000a62:	eb18 0005 	adds.w	r0, r8, r5
 8000a66:	eb49 0106 	adc.w	r1, r9, r6
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	461d      	mov	r5, r3
 8000a70:	f04f 0600 	mov.w	r6, #0
 8000a74:	196b      	adds	r3, r5, r5
 8000a76:	eb46 0406 	adc.w	r4, r6, r6
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	4623      	mov	r3, r4
 8000a7e:	f7ff fbab 	bl	80001d8 <__aeabi_uldivmod>
 8000a82:	4603      	mov	r3, r0
 8000a84:	460c      	mov	r4, r1
 8000a86:	461a      	mov	r2, r3
 8000a88:	4ba5      	ldr	r3, [pc, #660]	; (8000d20 <UART_SetConfig+0x384>)
 8000a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8000a8e:	095b      	lsrs	r3, r3, #5
 8000a90:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	461d      	mov	r5, r3
 8000a98:	f04f 0600 	mov.w	r6, #0
 8000a9c:	46a9      	mov	r9, r5
 8000a9e:	46b2      	mov	sl, r6
 8000aa0:	eb19 0309 	adds.w	r3, r9, r9
 8000aa4:	eb4a 040a 	adc.w	r4, sl, sl
 8000aa8:	4699      	mov	r9, r3
 8000aaa:	46a2      	mov	sl, r4
 8000aac:	eb19 0905 	adds.w	r9, r9, r5
 8000ab0:	eb4a 0a06 	adc.w	sl, sl, r6
 8000ab4:	f04f 0100 	mov.w	r1, #0
 8000ab8:	f04f 0200 	mov.w	r2, #0
 8000abc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000ac0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8000ac4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8000ac8:	4689      	mov	r9, r1
 8000aca:	4692      	mov	sl, r2
 8000acc:	eb19 0005 	adds.w	r0, r9, r5
 8000ad0:	eb4a 0106 	adc.w	r1, sl, r6
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	461d      	mov	r5, r3
 8000ada:	f04f 0600 	mov.w	r6, #0
 8000ade:	196b      	adds	r3, r5, r5
 8000ae0:	eb46 0406 	adc.w	r4, r6, r6
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4623      	mov	r3, r4
 8000ae8:	f7ff fb76 	bl	80001d8 <__aeabi_uldivmod>
 8000aec:	4603      	mov	r3, r0
 8000aee:	460c      	mov	r4, r1
 8000af0:	461a      	mov	r2, r3
 8000af2:	4b8b      	ldr	r3, [pc, #556]	; (8000d20 <UART_SetConfig+0x384>)
 8000af4:	fba3 1302 	umull	r1, r3, r3, r2
 8000af8:	095b      	lsrs	r3, r3, #5
 8000afa:	2164      	movs	r1, #100	; 0x64
 8000afc:	fb01 f303 	mul.w	r3, r1, r3
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	00db      	lsls	r3, r3, #3
 8000b04:	3332      	adds	r3, #50	; 0x32
 8000b06:	4a86      	ldr	r2, [pc, #536]	; (8000d20 <UART_SetConfig+0x384>)
 8000b08:	fba2 2303 	umull	r2, r3, r2, r3
 8000b0c:	095b      	lsrs	r3, r3, #5
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000b14:	4498      	add	r8, r3
 8000b16:	68bb      	ldr	r3, [r7, #8]
 8000b18:	461d      	mov	r5, r3
 8000b1a:	f04f 0600 	mov.w	r6, #0
 8000b1e:	46a9      	mov	r9, r5
 8000b20:	46b2      	mov	sl, r6
 8000b22:	eb19 0309 	adds.w	r3, r9, r9
 8000b26:	eb4a 040a 	adc.w	r4, sl, sl
 8000b2a:	4699      	mov	r9, r3
 8000b2c:	46a2      	mov	sl, r4
 8000b2e:	eb19 0905 	adds.w	r9, r9, r5
 8000b32:	eb4a 0a06 	adc.w	sl, sl, r6
 8000b36:	f04f 0100 	mov.w	r1, #0
 8000b3a:	f04f 0200 	mov.w	r2, #0
 8000b3e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000b42:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8000b46:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8000b4a:	4689      	mov	r9, r1
 8000b4c:	4692      	mov	sl, r2
 8000b4e:	eb19 0005 	adds.w	r0, r9, r5
 8000b52:	eb4a 0106 	adc.w	r1, sl, r6
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	461d      	mov	r5, r3
 8000b5c:	f04f 0600 	mov.w	r6, #0
 8000b60:	196b      	adds	r3, r5, r5
 8000b62:	eb46 0406 	adc.w	r4, r6, r6
 8000b66:	461a      	mov	r2, r3
 8000b68:	4623      	mov	r3, r4
 8000b6a:	f7ff fb35 	bl	80001d8 <__aeabi_uldivmod>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	460c      	mov	r4, r1
 8000b72:	461a      	mov	r2, r3
 8000b74:	4b6a      	ldr	r3, [pc, #424]	; (8000d20 <UART_SetConfig+0x384>)
 8000b76:	fba3 1302 	umull	r1, r3, r3, r2
 8000b7a:	095b      	lsrs	r3, r3, #5
 8000b7c:	2164      	movs	r1, #100	; 0x64
 8000b7e:	fb01 f303 	mul.w	r3, r1, r3
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	00db      	lsls	r3, r3, #3
 8000b86:	3332      	adds	r3, #50	; 0x32
 8000b88:	4a65      	ldr	r2, [pc, #404]	; (8000d20 <UART_SetConfig+0x384>)
 8000b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b8e:	095b      	lsrs	r3, r3, #5
 8000b90:	f003 0207 	and.w	r2, r3, #7
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4442      	add	r2, r8
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	e26f      	b.n	800107e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8000b9e:	f7ff fe7d 	bl	800089c <HAL_RCC_GetPCLK1Freq>
 8000ba2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	461d      	mov	r5, r3
 8000ba8:	f04f 0600 	mov.w	r6, #0
 8000bac:	46a8      	mov	r8, r5
 8000bae:	46b1      	mov	r9, r6
 8000bb0:	eb18 0308 	adds.w	r3, r8, r8
 8000bb4:	eb49 0409 	adc.w	r4, r9, r9
 8000bb8:	4698      	mov	r8, r3
 8000bba:	46a1      	mov	r9, r4
 8000bbc:	eb18 0805 	adds.w	r8, r8, r5
 8000bc0:	eb49 0906 	adc.w	r9, r9, r6
 8000bc4:	f04f 0100 	mov.w	r1, #0
 8000bc8:	f04f 0200 	mov.w	r2, #0
 8000bcc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8000bd0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8000bd4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8000bd8:	4688      	mov	r8, r1
 8000bda:	4691      	mov	r9, r2
 8000bdc:	eb18 0005 	adds.w	r0, r8, r5
 8000be0:	eb49 0106 	adc.w	r1, r9, r6
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	461d      	mov	r5, r3
 8000bea:	f04f 0600 	mov.w	r6, #0
 8000bee:	196b      	adds	r3, r5, r5
 8000bf0:	eb46 0406 	adc.w	r4, r6, r6
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4623      	mov	r3, r4
 8000bf8:	f7ff faee 	bl	80001d8 <__aeabi_uldivmod>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	460c      	mov	r4, r1
 8000c00:	461a      	mov	r2, r3
 8000c02:	4b47      	ldr	r3, [pc, #284]	; (8000d20 <UART_SetConfig+0x384>)
 8000c04:	fba3 2302 	umull	r2, r3, r3, r2
 8000c08:	095b      	lsrs	r3, r3, #5
 8000c0a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8000c0e:	68bb      	ldr	r3, [r7, #8]
 8000c10:	461d      	mov	r5, r3
 8000c12:	f04f 0600 	mov.w	r6, #0
 8000c16:	46a9      	mov	r9, r5
 8000c18:	46b2      	mov	sl, r6
 8000c1a:	eb19 0309 	adds.w	r3, r9, r9
 8000c1e:	eb4a 040a 	adc.w	r4, sl, sl
 8000c22:	4699      	mov	r9, r3
 8000c24:	46a2      	mov	sl, r4
 8000c26:	eb19 0905 	adds.w	r9, r9, r5
 8000c2a:	eb4a 0a06 	adc.w	sl, sl, r6
 8000c2e:	f04f 0100 	mov.w	r1, #0
 8000c32:	f04f 0200 	mov.w	r2, #0
 8000c36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000c3a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8000c3e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8000c42:	4689      	mov	r9, r1
 8000c44:	4692      	mov	sl, r2
 8000c46:	eb19 0005 	adds.w	r0, r9, r5
 8000c4a:	eb4a 0106 	adc.w	r1, sl, r6
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	461d      	mov	r5, r3
 8000c54:	f04f 0600 	mov.w	r6, #0
 8000c58:	196b      	adds	r3, r5, r5
 8000c5a:	eb46 0406 	adc.w	r4, r6, r6
 8000c5e:	461a      	mov	r2, r3
 8000c60:	4623      	mov	r3, r4
 8000c62:	f7ff fab9 	bl	80001d8 <__aeabi_uldivmod>
 8000c66:	4603      	mov	r3, r0
 8000c68:	460c      	mov	r4, r1
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	4b2c      	ldr	r3, [pc, #176]	; (8000d20 <UART_SetConfig+0x384>)
 8000c6e:	fba3 1302 	umull	r1, r3, r3, r2
 8000c72:	095b      	lsrs	r3, r3, #5
 8000c74:	2164      	movs	r1, #100	; 0x64
 8000c76:	fb01 f303 	mul.w	r3, r1, r3
 8000c7a:	1ad3      	subs	r3, r2, r3
 8000c7c:	00db      	lsls	r3, r3, #3
 8000c7e:	3332      	adds	r3, #50	; 0x32
 8000c80:	4a27      	ldr	r2, [pc, #156]	; (8000d20 <UART_SetConfig+0x384>)
 8000c82:	fba2 2303 	umull	r2, r3, r2, r3
 8000c86:	095b      	lsrs	r3, r3, #5
 8000c88:	005b      	lsls	r3, r3, #1
 8000c8a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000c8e:	4498      	add	r8, r3
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	461d      	mov	r5, r3
 8000c94:	f04f 0600 	mov.w	r6, #0
 8000c98:	46a9      	mov	r9, r5
 8000c9a:	46b2      	mov	sl, r6
 8000c9c:	eb19 0309 	adds.w	r3, r9, r9
 8000ca0:	eb4a 040a 	adc.w	r4, sl, sl
 8000ca4:	4699      	mov	r9, r3
 8000ca6:	46a2      	mov	sl, r4
 8000ca8:	eb19 0905 	adds.w	r9, r9, r5
 8000cac:	eb4a 0a06 	adc.w	sl, sl, r6
 8000cb0:	f04f 0100 	mov.w	r1, #0
 8000cb4:	f04f 0200 	mov.w	r2, #0
 8000cb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000cbc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8000cc0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8000cc4:	4689      	mov	r9, r1
 8000cc6:	4692      	mov	sl, r2
 8000cc8:	eb19 0005 	adds.w	r0, r9, r5
 8000ccc:	eb4a 0106 	adc.w	r1, sl, r6
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	461d      	mov	r5, r3
 8000cd6:	f04f 0600 	mov.w	r6, #0
 8000cda:	196b      	adds	r3, r5, r5
 8000cdc:	eb46 0406 	adc.w	r4, r6, r6
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4623      	mov	r3, r4
 8000ce4:	f7ff fa78 	bl	80001d8 <__aeabi_uldivmod>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	460c      	mov	r4, r1
 8000cec:	461a      	mov	r2, r3
 8000cee:	4b0c      	ldr	r3, [pc, #48]	; (8000d20 <UART_SetConfig+0x384>)
 8000cf0:	fba3 1302 	umull	r1, r3, r3, r2
 8000cf4:	095b      	lsrs	r3, r3, #5
 8000cf6:	2164      	movs	r1, #100	; 0x64
 8000cf8:	fb01 f303 	mul.w	r3, r1, r3
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	00db      	lsls	r3, r3, #3
 8000d00:	3332      	adds	r3, #50	; 0x32
 8000d02:	4a07      	ldr	r2, [pc, #28]	; (8000d20 <UART_SetConfig+0x384>)
 8000d04:	fba2 2303 	umull	r2, r3, r2, r3
 8000d08:	095b      	lsrs	r3, r3, #5
 8000d0a:	f003 0207 	and.w	r2, r3, #7
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4442      	add	r2, r8
 8000d14:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8000d16:	e1b2      	b.n	800107e <UART_SetConfig+0x6e2>
 8000d18:	40011000 	.word	0x40011000
 8000d1c:	40011400 	.word	0x40011400
 8000d20:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4ad7      	ldr	r2, [pc, #860]	; (8001088 <UART_SetConfig+0x6ec>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d005      	beq.n	8000d3a <UART_SetConfig+0x39e>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4ad6      	ldr	r2, [pc, #856]	; (800108c <UART_SetConfig+0x6f0>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	f040 80d1 	bne.w	8000edc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8000d3a:	f7ff fdc3 	bl	80008c4 <HAL_RCC_GetPCLK2Freq>
 8000d3e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	469a      	mov	sl, r3
 8000d44:	f04f 0b00 	mov.w	fp, #0
 8000d48:	46d0      	mov	r8, sl
 8000d4a:	46d9      	mov	r9, fp
 8000d4c:	eb18 0308 	adds.w	r3, r8, r8
 8000d50:	eb49 0409 	adc.w	r4, r9, r9
 8000d54:	4698      	mov	r8, r3
 8000d56:	46a1      	mov	r9, r4
 8000d58:	eb18 080a 	adds.w	r8, r8, sl
 8000d5c:	eb49 090b 	adc.w	r9, r9, fp
 8000d60:	f04f 0100 	mov.w	r1, #0
 8000d64:	f04f 0200 	mov.w	r2, #0
 8000d68:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8000d6c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8000d70:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8000d74:	4688      	mov	r8, r1
 8000d76:	4691      	mov	r9, r2
 8000d78:	eb1a 0508 	adds.w	r5, sl, r8
 8000d7c:	eb4b 0609 	adc.w	r6, fp, r9
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	4619      	mov	r1, r3
 8000d86:	f04f 0200 	mov.w	r2, #0
 8000d8a:	f04f 0300 	mov.w	r3, #0
 8000d8e:	f04f 0400 	mov.w	r4, #0
 8000d92:	0094      	lsls	r4, r2, #2
 8000d94:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8000d98:	008b      	lsls	r3, r1, #2
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	4623      	mov	r3, r4
 8000d9e:	4628      	mov	r0, r5
 8000da0:	4631      	mov	r1, r6
 8000da2:	f7ff fa19 	bl	80001d8 <__aeabi_uldivmod>
 8000da6:	4603      	mov	r3, r0
 8000da8:	460c      	mov	r4, r1
 8000daa:	461a      	mov	r2, r3
 8000dac:	4bb8      	ldr	r3, [pc, #736]	; (8001090 <UART_SetConfig+0x6f4>)
 8000dae:	fba3 2302 	umull	r2, r3, r3, r2
 8000db2:	095b      	lsrs	r3, r3, #5
 8000db4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	469b      	mov	fp, r3
 8000dbc:	f04f 0c00 	mov.w	ip, #0
 8000dc0:	46d9      	mov	r9, fp
 8000dc2:	46e2      	mov	sl, ip
 8000dc4:	eb19 0309 	adds.w	r3, r9, r9
 8000dc8:	eb4a 040a 	adc.w	r4, sl, sl
 8000dcc:	4699      	mov	r9, r3
 8000dce:	46a2      	mov	sl, r4
 8000dd0:	eb19 090b 	adds.w	r9, r9, fp
 8000dd4:	eb4a 0a0c 	adc.w	sl, sl, ip
 8000dd8:	f04f 0100 	mov.w	r1, #0
 8000ddc:	f04f 0200 	mov.w	r2, #0
 8000de0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000de4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8000de8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8000dec:	4689      	mov	r9, r1
 8000dee:	4692      	mov	sl, r2
 8000df0:	eb1b 0509 	adds.w	r5, fp, r9
 8000df4:	eb4c 060a 	adc.w	r6, ip, sl
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	f04f 0200 	mov.w	r2, #0
 8000e02:	f04f 0300 	mov.w	r3, #0
 8000e06:	f04f 0400 	mov.w	r4, #0
 8000e0a:	0094      	lsls	r4, r2, #2
 8000e0c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8000e10:	008b      	lsls	r3, r1, #2
 8000e12:	461a      	mov	r2, r3
 8000e14:	4623      	mov	r3, r4
 8000e16:	4628      	mov	r0, r5
 8000e18:	4631      	mov	r1, r6
 8000e1a:	f7ff f9dd 	bl	80001d8 <__aeabi_uldivmod>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	460c      	mov	r4, r1
 8000e22:	461a      	mov	r2, r3
 8000e24:	4b9a      	ldr	r3, [pc, #616]	; (8001090 <UART_SetConfig+0x6f4>)
 8000e26:	fba3 1302 	umull	r1, r3, r3, r2
 8000e2a:	095b      	lsrs	r3, r3, #5
 8000e2c:	2164      	movs	r1, #100	; 0x64
 8000e2e:	fb01 f303 	mul.w	r3, r1, r3
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	011b      	lsls	r3, r3, #4
 8000e36:	3332      	adds	r3, #50	; 0x32
 8000e38:	4a95      	ldr	r2, [pc, #596]	; (8001090 <UART_SetConfig+0x6f4>)
 8000e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e44:	4498      	add	r8, r3
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	469b      	mov	fp, r3
 8000e4a:	f04f 0c00 	mov.w	ip, #0
 8000e4e:	46d9      	mov	r9, fp
 8000e50:	46e2      	mov	sl, ip
 8000e52:	eb19 0309 	adds.w	r3, r9, r9
 8000e56:	eb4a 040a 	adc.w	r4, sl, sl
 8000e5a:	4699      	mov	r9, r3
 8000e5c:	46a2      	mov	sl, r4
 8000e5e:	eb19 090b 	adds.w	r9, r9, fp
 8000e62:	eb4a 0a0c 	adc.w	sl, sl, ip
 8000e66:	f04f 0100 	mov.w	r1, #0
 8000e6a:	f04f 0200 	mov.w	r2, #0
 8000e6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000e72:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8000e76:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8000e7a:	4689      	mov	r9, r1
 8000e7c:	4692      	mov	sl, r2
 8000e7e:	eb1b 0509 	adds.w	r5, fp, r9
 8000e82:	eb4c 060a 	adc.w	r6, ip, sl
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	f04f 0200 	mov.w	r2, #0
 8000e90:	f04f 0300 	mov.w	r3, #0
 8000e94:	f04f 0400 	mov.w	r4, #0
 8000e98:	0094      	lsls	r4, r2, #2
 8000e9a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8000e9e:	008b      	lsls	r3, r1, #2
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	4623      	mov	r3, r4
 8000ea4:	4628      	mov	r0, r5
 8000ea6:	4631      	mov	r1, r6
 8000ea8:	f7ff f996 	bl	80001d8 <__aeabi_uldivmod>
 8000eac:	4603      	mov	r3, r0
 8000eae:	460c      	mov	r4, r1
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	4b77      	ldr	r3, [pc, #476]	; (8001090 <UART_SetConfig+0x6f4>)
 8000eb4:	fba3 1302 	umull	r1, r3, r3, r2
 8000eb8:	095b      	lsrs	r3, r3, #5
 8000eba:	2164      	movs	r1, #100	; 0x64
 8000ebc:	fb01 f303 	mul.w	r3, r1, r3
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	011b      	lsls	r3, r3, #4
 8000ec4:	3332      	adds	r3, #50	; 0x32
 8000ec6:	4a72      	ldr	r2, [pc, #456]	; (8001090 <UART_SetConfig+0x6f4>)
 8000ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8000ecc:	095b      	lsrs	r3, r3, #5
 8000ece:	f003 020f 	and.w	r2, r3, #15
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4442      	add	r2, r8
 8000ed8:	609a      	str	r2, [r3, #8]
 8000eda:	e0d0      	b.n	800107e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8000edc:	f7ff fcde 	bl	800089c <HAL_RCC_GetPCLK1Freq>
 8000ee0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	469a      	mov	sl, r3
 8000ee6:	f04f 0b00 	mov.w	fp, #0
 8000eea:	46d0      	mov	r8, sl
 8000eec:	46d9      	mov	r9, fp
 8000eee:	eb18 0308 	adds.w	r3, r8, r8
 8000ef2:	eb49 0409 	adc.w	r4, r9, r9
 8000ef6:	4698      	mov	r8, r3
 8000ef8:	46a1      	mov	r9, r4
 8000efa:	eb18 080a 	adds.w	r8, r8, sl
 8000efe:	eb49 090b 	adc.w	r9, r9, fp
 8000f02:	f04f 0100 	mov.w	r1, #0
 8000f06:	f04f 0200 	mov.w	r2, #0
 8000f0a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8000f0e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8000f12:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8000f16:	4688      	mov	r8, r1
 8000f18:	4691      	mov	r9, r2
 8000f1a:	eb1a 0508 	adds.w	r5, sl, r8
 8000f1e:	eb4b 0609 	adc.w	r6, fp, r9
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	4619      	mov	r1, r3
 8000f28:	f04f 0200 	mov.w	r2, #0
 8000f2c:	f04f 0300 	mov.w	r3, #0
 8000f30:	f04f 0400 	mov.w	r4, #0
 8000f34:	0094      	lsls	r4, r2, #2
 8000f36:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8000f3a:	008b      	lsls	r3, r1, #2
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	4623      	mov	r3, r4
 8000f40:	4628      	mov	r0, r5
 8000f42:	4631      	mov	r1, r6
 8000f44:	f7ff f948 	bl	80001d8 <__aeabi_uldivmod>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	460c      	mov	r4, r1
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	4b50      	ldr	r3, [pc, #320]	; (8001090 <UART_SetConfig+0x6f4>)
 8000f50:	fba3 2302 	umull	r2, r3, r3, r2
 8000f54:	095b      	lsrs	r3, r3, #5
 8000f56:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	469b      	mov	fp, r3
 8000f5e:	f04f 0c00 	mov.w	ip, #0
 8000f62:	46d9      	mov	r9, fp
 8000f64:	46e2      	mov	sl, ip
 8000f66:	eb19 0309 	adds.w	r3, r9, r9
 8000f6a:	eb4a 040a 	adc.w	r4, sl, sl
 8000f6e:	4699      	mov	r9, r3
 8000f70:	46a2      	mov	sl, r4
 8000f72:	eb19 090b 	adds.w	r9, r9, fp
 8000f76:	eb4a 0a0c 	adc.w	sl, sl, ip
 8000f7a:	f04f 0100 	mov.w	r1, #0
 8000f7e:	f04f 0200 	mov.w	r2, #0
 8000f82:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000f86:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8000f8a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8000f8e:	4689      	mov	r9, r1
 8000f90:	4692      	mov	sl, r2
 8000f92:	eb1b 0509 	adds.w	r5, fp, r9
 8000f96:	eb4c 060a 	adc.w	r6, ip, sl
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	f04f 0200 	mov.w	r2, #0
 8000fa4:	f04f 0300 	mov.w	r3, #0
 8000fa8:	f04f 0400 	mov.w	r4, #0
 8000fac:	0094      	lsls	r4, r2, #2
 8000fae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8000fb2:	008b      	lsls	r3, r1, #2
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	4623      	mov	r3, r4
 8000fb8:	4628      	mov	r0, r5
 8000fba:	4631      	mov	r1, r6
 8000fbc:	f7ff f90c 	bl	80001d8 <__aeabi_uldivmod>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	460c      	mov	r4, r1
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	4b32      	ldr	r3, [pc, #200]	; (8001090 <UART_SetConfig+0x6f4>)
 8000fc8:	fba3 1302 	umull	r1, r3, r3, r2
 8000fcc:	095b      	lsrs	r3, r3, #5
 8000fce:	2164      	movs	r1, #100	; 0x64
 8000fd0:	fb01 f303 	mul.w	r3, r1, r3
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	011b      	lsls	r3, r3, #4
 8000fd8:	3332      	adds	r3, #50	; 0x32
 8000fda:	4a2d      	ldr	r2, [pc, #180]	; (8001090 <UART_SetConfig+0x6f4>)
 8000fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe0:	095b      	lsrs	r3, r3, #5
 8000fe2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000fe6:	4498      	add	r8, r3
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	469b      	mov	fp, r3
 8000fec:	f04f 0c00 	mov.w	ip, #0
 8000ff0:	46d9      	mov	r9, fp
 8000ff2:	46e2      	mov	sl, ip
 8000ff4:	eb19 0309 	adds.w	r3, r9, r9
 8000ff8:	eb4a 040a 	adc.w	r4, sl, sl
 8000ffc:	4699      	mov	r9, r3
 8000ffe:	46a2      	mov	sl, r4
 8001000:	eb19 090b 	adds.w	r9, r9, fp
 8001004:	eb4a 0a0c 	adc.w	sl, sl, ip
 8001008:	f04f 0100 	mov.w	r1, #0
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001014:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001018:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800101c:	4689      	mov	r9, r1
 800101e:	4692      	mov	sl, r2
 8001020:	eb1b 0509 	adds.w	r5, fp, r9
 8001024:	eb4c 060a 	adc.w	r6, ip, sl
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	4619      	mov	r1, r3
 800102e:	f04f 0200 	mov.w	r2, #0
 8001032:	f04f 0300 	mov.w	r3, #0
 8001036:	f04f 0400 	mov.w	r4, #0
 800103a:	0094      	lsls	r4, r2, #2
 800103c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8001040:	008b      	lsls	r3, r1, #2
 8001042:	461a      	mov	r2, r3
 8001044:	4623      	mov	r3, r4
 8001046:	4628      	mov	r0, r5
 8001048:	4631      	mov	r1, r6
 800104a:	f7ff f8c5 	bl	80001d8 <__aeabi_uldivmod>
 800104e:	4603      	mov	r3, r0
 8001050:	460c      	mov	r4, r1
 8001052:	461a      	mov	r2, r3
 8001054:	4b0e      	ldr	r3, [pc, #56]	; (8001090 <UART_SetConfig+0x6f4>)
 8001056:	fba3 1302 	umull	r1, r3, r3, r2
 800105a:	095b      	lsrs	r3, r3, #5
 800105c:	2164      	movs	r1, #100	; 0x64
 800105e:	fb01 f303 	mul.w	r3, r1, r3
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	011b      	lsls	r3, r3, #4
 8001066:	3332      	adds	r3, #50	; 0x32
 8001068:	4a09      	ldr	r2, [pc, #36]	; (8001090 <UART_SetConfig+0x6f4>)
 800106a:	fba2 2303 	umull	r2, r3, r2, r3
 800106e:	095b      	lsrs	r3, r3, #5
 8001070:	f003 020f 	and.w	r2, r3, #15
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4442      	add	r2, r8
 800107a:	609a      	str	r2, [r3, #8]
}
 800107c:	e7ff      	b.n	800107e <UART_SetConfig+0x6e2>
 800107e:	bf00      	nop
 8001080:	3714      	adds	r7, #20
 8001082:	46bd      	mov	sp, r7
 8001084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001088:	40011000 	.word	0x40011000
 800108c:	40011400 	.word	0x40011400
 8001090:	51eb851f 	.word	0x51eb851f

08001094 <__libc_init_array>:
 8001094:	b570      	push	{r4, r5, r6, lr}
 8001096:	4e0d      	ldr	r6, [pc, #52]	; (80010cc <__libc_init_array+0x38>)
 8001098:	4c0d      	ldr	r4, [pc, #52]	; (80010d0 <__libc_init_array+0x3c>)
 800109a:	1ba4      	subs	r4, r4, r6
 800109c:	10a4      	asrs	r4, r4, #2
 800109e:	2500      	movs	r5, #0
 80010a0:	42a5      	cmp	r5, r4
 80010a2:	d109      	bne.n	80010b8 <__libc_init_array+0x24>
 80010a4:	4e0b      	ldr	r6, [pc, #44]	; (80010d4 <__libc_init_array+0x40>)
 80010a6:	4c0c      	ldr	r4, [pc, #48]	; (80010d8 <__libc_init_array+0x44>)
 80010a8:	f000 f818 	bl	80010dc <_init>
 80010ac:	1ba4      	subs	r4, r4, r6
 80010ae:	10a4      	asrs	r4, r4, #2
 80010b0:	2500      	movs	r5, #0
 80010b2:	42a5      	cmp	r5, r4
 80010b4:	d105      	bne.n	80010c2 <__libc_init_array+0x2e>
 80010b6:	bd70      	pop	{r4, r5, r6, pc}
 80010b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80010bc:	4798      	blx	r3
 80010be:	3501      	adds	r5, #1
 80010c0:	e7ee      	b.n	80010a0 <__libc_init_array+0xc>
 80010c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80010c6:	4798      	blx	r3
 80010c8:	3501      	adds	r5, #1
 80010ca:	e7f2      	b.n	80010b2 <__libc_init_array+0x1e>
 80010cc:	08001104 	.word	0x08001104
 80010d0:	08001104 	.word	0x08001104
 80010d4:	08001104 	.word	0x08001104
 80010d8:	08001108 	.word	0x08001108

080010dc <_init>:
 80010dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010de:	bf00      	nop
 80010e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010e2:	bc08      	pop	{r3}
 80010e4:	469e      	mov	lr, r3
 80010e6:	4770      	bx	lr

080010e8 <_fini>:
 80010e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ea:	bf00      	nop
 80010ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010ee:	bc08      	pop	{r3}
 80010f0:	469e      	mov	lr, r3
 80010f2:	4770      	bx	lr
