#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 19 23:41:49 2025
# Process ID: 19092
# Current directory: C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19028 C:\TaiLieuHocTap\Nam3k2\FPGA\SongTamGiac\SongTamGiac.xpr
# Log file: C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/vivado.log
# Journal file: C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 861.609 ; gain = 225.344
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 19 23:42:15 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SongTamGiac_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SongTamGiac_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.srcs/sim_1/new/SongTamGiac_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SongTamGiac_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim'
"xelab -wto 29307235d4b549dbba724fc28b14cef9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SongTamGiac_TB_behav xil_defaultlib.SongTamGiac_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29307235d4b549dbba724fc28b14cef9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SongTamGiac_TB_behav xil_defaultlib.SongTamGiac_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'tb_sine_wave_generator' is not declared [C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.srcs/sim_1/new/SongTamGiac_TB.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon May 19 23:43:48 2025] Launched synth_1...
Run output will be captured here: C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'SongTamGiac_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SongTamGiac_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.srcs/sources_1/new/SongTamGiac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SongTamGiac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.srcs/sim_1/new/SongTamGiac_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SongTamGiac_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim'
"xelab -wto 29307235d4b549dbba724fc28b14cef9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SongTamGiac_TB_behav xil_defaultlib.SongTamGiac_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 29307235d4b549dbba724fc28b14cef9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SongTamGiac_TB_behav xil_defaultlib.SongTamGiac_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SongTamGiac
Compiling module xil_defaultlib.SongTamGiac_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SongTamGiac_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim/xsim.dir/SongTamGiac_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 19 23:44:25 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SongTamGiac_TB_behav -key {Behavioral:sim_1:Functional:SongTamGiac_TB} -tclbatch {SongTamGiac_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SongTamGiac_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SongTamGiac_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 951.254 ; gain = 12.508
run 10 us
$finish called at time : 5220 ns : File "C:/TaiLieuHocTap/Nam3k2/FPGA/SongTamGiac/SongTamGiac.srcs/sim_1/new/SongTamGiac_TB.v" Line 55
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 19 23:45:19 2025...
