# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cpu_pipeline_IDbeq_forward_predictor.srcs/sources_1/ip/data_mem_256x32/sim/data_mem_256x32.v" \
"../../../../cpu_pipeline_IDbeq_forward_predictor.srcs/sources_1/ip/instr_mem_256x32/sim/instr_mem_256x32.v" \
"../../../../cpu_pipeline_IDbeq_forward_predictor.srcs/sources_1/new/ALU.v" \
"../../../../cpu_pipeline_IDbeq_forward_predictor.srcs/sources_1/new/alu_control.v" \
"../../../../cpu_pipeline_IDbeq_forward_predictor.srcs/sources_1/new/control_unit.v" \
"../../../../cpu_pipeline_IDbeq_forward_predictor.srcs/sources_1/new/cpu_pipeline.v" \
"../../../../cpu_pipeline_IDbeq_forward_predictor.srcs/sources_1/new/forwarding_unit.v" \
"../../../../cpu_pipeline_IDbeq_forward_predictor.srcs/sources_1/new/hazard_detection_unit.v" \
"../../../../cpu_pipeline_IDbeq_forward_predictor.srcs/sources_1/new/register.v" \
"../../../../cpu_pipeline_IDbeq_forward_predictor.srcs/sources_1/new/register_file.v" \
"../../../../cpu_pipeline_IDbeq_forward_predictor.srcs/sim_1/new/cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
