digraph depgraph {
n0 [label="122:IFGE"];
n1 [label="116:IADD"];
n1 -> n0;
n2 [label="90:IADD"];
n3 [label="89:DMA_LOAD"];
n3 -> n2;
n4 [label="163:IADD"];
n5 [label="144:ISUB"];
n5 -> n4;
n6 [label="162:DMA_LOAD"];
n6 -> n4;
n7 [label="115:DMA_STORE"];
n8 [label="98:DMA_LOAD(ref)"];
n8 -> n7;
n9 [label="114:IADD"];
n9 -> n7;
n10 [label="164:DMA_STORE"];
n8 -> n10;
n1 -> n10;
n4 -> n10;
n11 [label="113:DMA_LOAD"];
n12 [label="83:DMA_LOAD(ref)"];
n12 -> n11;
n13 [label="112:IAND"];
n13 -> n11;
n14 [label="95:ISUB"];
n14 -> n5;
n15 [label="137:IAND"];
n14 -> n15;
n16 [label="161:IAND"];
n17 [label="159:IUSHR"];
n17 -> n16;
n18 [label="91:DMA_STORE"];
n19 [label="77:DMA_LOAD(ref)"];
n19 -> n18;
n2 -> n18;
n20 [label="139:IADD"];
n14 -> n20;
n21 [label="138:DMA_LOAD"];
n21 -> n20;
n12 -> n3;
n22 [label="88:IAND"];
n22 -> n3;
n23 [label="110:IUSHR"];
n23 -> n13;
n5 -> n17;
n12 -> n6;
n16 -> n6;
n24 [label="165:IADD"];
n1 -> n24;
n25 [label="140:DMA_STORE"];
n19 -> n25;
n1 -> n25;
n20 -> n25;
n12 -> n21;
n15 -> n21;
n14 -> n9;
n11 -> n9;
n14 -> n23;
n26 [label="73:IFGE"];
n1 -> n26 [constraint=false,color=blue,label="1"];
n1 -> n7 [constraint=false,color=blue,label="1"];
n1 -> n18 [constraint=false,color=blue,label="1"];
n1 -> n1 [constraint=false,color=blue,label="1"];
n24 -> n26 [constraint=false,color=blue,label="1"];
n24 -> n7 [constraint=false,color=blue,label="1"];
n24 -> n18 [constraint=false,color=blue,label="1"];
n24 -> n1 [constraint=false,color=blue,label="1"];
n14 -> n2 [constraint=false,color=blue,label="1"];
n14 -> n22 [constraint=false,color=blue,label="1"];
n14 -> n14 [constraint=false,color=blue,label="1"];
n5 -> n2 [constraint=false,color=blue,label="1"];
n5 -> n22 [constraint=false,color=blue,label="1"];
n5 -> n14 [constraint=false,color=blue,label="1"];
}