{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650616921195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650616921195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 11:42:01 2022 " "Processing started: Fri Apr 22 11:42:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650616921195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616921195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616921195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650616921629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650616921629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/simp_reg_sync_reset_with_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/simp_reg_sync_reset_with_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 simp_reg_sync_reset_with_enable " "Found entity 1: simp_reg_sync_reset_with_enable" {  } { { "../EXP1/simp_reg_sync_reset_with_enable.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/simp_reg_sync_reset_with_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650616930561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/simp_reg_sync_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/simp_reg_sync_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 simp_reg_sync_reset " "Found entity 1: simp_reg_sync_reset" {  } { { "../EXP1/simp_reg_sync_reset.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/simp_reg_sync_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650616930564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../EXP1/shift_reg.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650616930566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650616930568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650616930570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/const_value.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/const_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 const_value " "Found entity 1: const_value" {  } { { "../EXP1/const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/const_value.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650616930572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/okul/4-2/446/lab/exp1/alu_8op.v 1 1 " "Found 1 design units, including 1 entities, in source file /okul/4-2/446/lab/exp1/alu_8op.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_8op " "Found entity 1: alu_8op" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650616930575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650616930577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cont_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont_unit " "Found entity 1: cont_unit" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650616930579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp.v 1 1 " "Found 1 design units, including 1 entities, in source file alp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alp " "Found entity 1: alp" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650616930581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alp " "Elaborating entity \"alp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650616930620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_unit cont_unit:cont_unit_deneme " "Elaborating entity \"cont_unit\" for hierarchy \"cont_unit:cont_unit_deneme\"" {  } { { "alp.v" "cont_unit_deneme" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650616930623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cont_unit.v(62) " "Verilog HDL assignment warning at cont_unit.v(62): truncated value with size 32 to match size of target (2)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650616930625 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn cont_unit.v(151) " "Verilog HDL Always Construct warning at cont_unit.v(151): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650616930627 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qn1_out cont_unit.v(151) " "Verilog HDL Always Construct warning at cont_unit.v(151): variable \"qn1_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650616930627 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn cont_unit.v(155) " "Verilog HDL Always Construct warning at cont_unit.v(155): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650616930627 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qn1_out cont_unit.v(155) " "Verilog HDL Always Construct warning at cont_unit.v(155): variable \"qn1_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650616930627 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn cont_unit.v(163) " "Verilog HDL Always Construct warning at cont_unit.v(163): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650616930628 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "qn1_out cont_unit.v(163) " "Verilog HDL Always Construct warning at cont_unit.v(163): variable \"qn1_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650616930628 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RST cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"RST\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930628 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_R0_sel cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"mux_R0_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_R1_sel cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"mux_R1_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0_en cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"R0_en\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1_en cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"R1_en\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_alu_a_sel cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"mux_alu_a_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_alu_b_sel cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"mux_alu_b_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acc_reset cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"acc_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qn1_reset cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"qn1_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_en cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"Q_en\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_PS cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"Q_PS\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acc_en cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"acc_en\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930629 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acc_PS cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"acc_PS\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930630 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q_RL cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"Q_RL\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930630 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qn1_en cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"qn1_en\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930630 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "acc_RL cont_unit.v(72) " "Verilog HDL Always Construct warning at cont_unit.v(72): inferring latch(es) for variable \"acc_RL\", which holds its previous value in one or more paths through the always construct" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930630 "|alp|cont_unit:cont_unit_deneme"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q_reset cont_unit.v(12) " "Output port \"Q_reset\" at cont_unit.v(12) has no driver" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650616930630 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_RL cont_unit.v(148) " "Inferred latch for \"acc_RL\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930631 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qn1_en cont_unit.v(148) " "Inferred latch for \"qn1_en\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930631 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_RL cont_unit.v(148) " "Inferred latch for \"Q_RL\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930632 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_PS cont_unit.v(148) " "Inferred latch for \"acc_PS\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930632 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_en cont_unit.v(148) " "Inferred latch for \"acc_en\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930632 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_PS cont_unit.v(148) " "Inferred latch for \"Q_PS\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930632 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q_en cont_unit.v(148) " "Inferred latch for \"Q_en\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930632 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qn1_reset cont_unit.v(148) " "Inferred latch for \"qn1_reset\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930632 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_reset cont_unit.v(148) " "Inferred latch for \"acc_reset\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930632 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] cont_unit.v(148) " "Inferred latch for \"alu_op\[0\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930632 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] cont_unit.v(148) " "Inferred latch for \"alu_op\[1\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930632 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] cont_unit.v(148) " "Inferred latch for \"alu_op\[2\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930632 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_b_sel\[0\] cont_unit.v(148) " "Inferred latch for \"mux_alu_b_sel\[0\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930633 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_b_sel\[1\] cont_unit.v(148) " "Inferred latch for \"mux_alu_b_sel\[1\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930633 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_alu_a_sel cont_unit.v(148) " "Inferred latch for \"mux_alu_a_sel\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930633 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1_en cont_unit.v(148) " "Inferred latch for \"R1_en\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930633 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0_en cont_unit.v(148) " "Inferred latch for \"R0_en\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930633 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_R1_sel\[0\] cont_unit.v(148) " "Inferred latch for \"mux_R1_sel\[0\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930633 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_R1_sel\[1\] cont_unit.v(148) " "Inferred latch for \"mux_R1_sel\[1\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930633 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_R0_sel\[0\] cont_unit.v(148) " "Inferred latch for \"mux_R0_sel\[0\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930633 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_R0_sel\[1\] cont_unit.v(148) " "Inferred latch for \"mux_R0_sel\[1\]\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930634 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RST cont_unit.v(148) " "Inferred latch for \"RST\" at cont_unit.v(148)" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930634 "|alp|cont_unit:cont_unit_deneme"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_deneme " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_deneme\"" {  } { { "alp.v" "datapath_deneme" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650616930645 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "zero " "Found inconsistent dimensions for element \"zero\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -24 440 504 -7 "zero\[3..0\]" "" } { 136 192 235 153 "zero\[3..0\]" "" } { 152 1176 1219 169 "zero\[3..0\]" "" } { 120 1096 1200 137 "zero\[3..0\]" "" } { 440 72 200 457 "zero\[3..0\]" "" } { 512 1184 1237 529 "zero\[3..0\]" "" } { 352 1976 2152 368 "zero" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650616930646 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zero " "Converted elements in bus name \"zero\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -24 440 504 -7 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650616930646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 136 192 235 153 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650616930646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 152 1176 1219 169 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650616930646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 120 1096 1200 137 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650616930646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 440 72 200 457 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650616930646 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero\[3..0\] zero3..0 " "Converted element name(s) from \"zero\[3..0\]\" to \"zero3..0\"" {  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 512 1184 1237 529 "zero\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1650616930646 ""}  } { { "datapath.bdf" "" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -24 440 504 -7 "zero\[3..0\]" "" } { 136 192 235 153 "zero\[3..0\]" "" } { 152 1176 1219 169 "zero\[3..0\]" "" } { 120 1096 1200 137 "zero\[3..0\]" "" } { 440 72 200 457 "zero\[3..0\]" "" } { 512 1184 1237 529 "zero\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1650616930646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_8op datapath:datapath_deneme\|alu_8op:alu " "Elaborating entity \"alu_8op\" for hierarchy \"datapath:datapath_deneme\|alu_8op:alu\"" {  } { { "datapath.bdf" "alu" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 264 1736 1920 408 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650616930647 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930648 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930648 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930648 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"N\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930648 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930649 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_new alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"B_new\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930649 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_new alu_8op.v(12) " "Verilog HDL Always Construct warning at alu_8op.v(12): inferring latch(es) for variable \"A_new\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930649 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu_8op.v(22) " "Inferred latch for \"Z\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930649 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N alu_8op.v(22) " "Inferred latch for \"N\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930649 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF alu_8op.v(22) " "Inferred latch for \"OVF\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930649 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu_8op.v(22) " "Inferred latch for \"out\[0\]\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930649 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu_8op.v(22) " "Inferred latch for \"out\[1\]\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930649 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu_8op.v(22) " "Inferred latch for \"out\[2\]\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930649 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu_8op.v(22) " "Inferred latch for \"out\[3\]\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930649 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO alu_8op.v(22) " "Inferred latch for \"CO\" at alu_8op.v(22)" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930649 "|alp|datapath:datapath_deneme|alu_8op:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:datapath_deneme\|mux_2x1:mux_alu_a " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:datapath_deneme\|mux_2x1:mux_alu_a\"" {  } { { "datapath.bdf" "mux_alu_a" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 496 1232 1416 608 "mux_alu_a" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650616930650 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2x1.v(8) " "Verilog HDL Always Construct warning at mux_2x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930650 "|datapath|mux_2x1:mux_alu_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_2x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_2x1.v(10)" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930650 "|datapath|mux_2x1:mux_alu_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_2x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_2x1.v(10)" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930650 "|datapath|mux_2x1:mux_alu_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_2x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_2x1.v(10)" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930650 "|datapath|mux_2x1:mux_alu_a"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_2x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_2x1.v(10)" {  } { { "../EXP1/mux_2x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_2x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930651 "|datapath|mux_2x1:mux_alu_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simp_reg_sync_reset_with_enable datapath:datapath_deneme\|simp_reg_sync_reset_with_enable:Reg0 " "Elaborating entity \"simp_reg_sync_reset_with_enable\" for hierarchy \"datapath:datapath_deneme\|simp_reg_sync_reset_with_enable:Reg0\"" {  } { { "datapath.bdf" "Reg0" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 488 696 880 600 "Reg0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650616930652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 datapath:datapath_deneme\|mux_4x1:mux_R0 " "Elaborating entity \"mux_4x1\" for hierarchy \"datapath:datapath_deneme\|mux_4x1:mux_R0\"" {  } { { "datapath.bdf" "mux_R0" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { 424 200 384 568 "mux_R0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650616930653 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_4x1.v(8) " "Verilog HDL Always Construct warning at mux_4x1.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650616930654 "|datapath|mux_4x1:mux_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_4x1.v(10) " "Inferred latch for \"out\[0\]\" at mux_4x1.v(10)" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930654 "|datapath|mux_4x1:mux_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_4x1.v(10) " "Inferred latch for \"out\[1\]\" at mux_4x1.v(10)" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930654 "|datapath|mux_4x1:mux_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_4x1.v(10) " "Inferred latch for \"out\[2\]\" at mux_4x1.v(10)" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930654 "|datapath|mux_4x1:mux_R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_4x1.v(10) " "Inferred latch for \"out\[3\]\" at mux_4x1.v(10)" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616930654 "|datapath|mux_4x1:mux_R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg datapath:datapath_deneme\|shift_reg:Q " "Elaborating entity \"shift_reg\" for hierarchy \"datapath:datapath_deneme\|shift_reg:Q\"" {  } { { "datapath.bdf" "Q" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -40 2544 2728 136 "Q" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650616930655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_value datapath:datapath_deneme\|const_value:inst11 " "Elaborating entity \"const_value\" for hierarchy \"datapath:datapath_deneme\|const_value:inst11\"" {  } { { "datapath.bdf" "inst11" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -40 296 440 40 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650616930657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 const_value.v(7) " "Verilog HDL assignment warning at const_value.v(7): truncated value with size 32 to match size of target (4)" {  } { { "../EXP1/const_value.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/const_value.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650616930658 "|datapath|const_value:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simp_reg_sync_reset_with_enable datapath:datapath_deneme\|simp_reg_sync_reset_with_enable:qn1 " "Elaborating entity \"simp_reg_sync_reset_with_enable\" for hierarchy \"datapath:datapath_deneme\|simp_reg_sync_reset_with_enable:qn1\"" {  } { { "datapath.bdf" "qn1" { Schematic "D:/OKUL/4-2/446/LAB/EXP2/datapath.bdf" { { -40 2912 3096 72 "qn1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650616930659 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[0\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[0\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[1\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[1\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[2\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[2\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[3\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_alu_b\|out\[3\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[0\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[0\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[1\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[1\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[2\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[2\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[3\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R1\|out\[3\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[0\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[0\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[1\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[1\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930936 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[2\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[2\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[3\] " "LATCH primitive \"datapath:datapath_deneme\|mux_4x1:mux_R0\|out\[3\]\" is permanently enabled" {  } { { "../EXP1/mux_4x1.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/mux_4x1.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|alu_8op:alu\|OVF " "LATCH primitive \"datapath:datapath_deneme\|alu_8op:alu\|OVF\" is permanently enabled" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|alu_8op:alu\|out\[0\] " "LATCH primitive \"datapath:datapath_deneme\|alu_8op:alu\|out\[0\]\" is permanently enabled" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|alu_8op:alu\|out\[1\] " "LATCH primitive \"datapath:datapath_deneme\|alu_8op:alu\|out\[1\]\" is permanently enabled" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|alu_8op:alu\|out\[2\] " "LATCH primitive \"datapath:datapath_deneme\|alu_8op:alu\|out\[2\]\" is permanently enabled" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_deneme\|alu_8op:alu\|out\[3\] " "LATCH primitive \"datapath:datapath_deneme\|alu_8op:alu\|out\[3\]\" is permanently enabled" {  } { { "../EXP1/alu_8op.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP1/alu_8op.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650616930939 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cont_unit:cont_unit_deneme\|R1_en cont_unit:cont_unit_deneme\|R0_en " "Duplicate LATCH primitive \"cont_unit:cont_unit_deneme\|R1_en\" merged with LATCH primitive \"cont_unit:cont_unit_deneme\|R0_en\"" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650616931103 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cont_unit:cont_unit_deneme\|qn1_reset cont_unit:cont_unit_deneme\|acc_reset " "Duplicate LATCH primitive \"cont_unit:cont_unit_deneme\|qn1_reset\" merged with LATCH primitive \"cont_unit:cont_unit_deneme\|acc_reset\"" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650616931103 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1650616931103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|alu_op\[0\] " "Latch cont_unit:cont_unit_deneme\|alu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931103 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|alu_op\[1\] " "Latch cont_unit:cont_unit_deneme\|alu_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931103 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|alu_op\[2\] " "Latch cont_unit:cont_unit_deneme\|alu_op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA OP\[0\] " "Ports D and ENA on the latch are fed by the same signal OP\[0\]" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931103 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_alu_b_sel\[1\] " "Latch cont_unit:cont_unit_deneme\|mux_alu_b_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931103 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_alu_a_sel " "Latch cont_unit:cont_unit_deneme\|mux_alu_a_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931104 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_R0_sel\[0\] " "Latch cont_unit:cont_unit_deneme\|mux_R0_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LOAD " "Ports D and ENA on the latch are fed by the same signal LOAD" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931104 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_R0_sel\[1\] " "Latch cont_unit:cont_unit_deneme\|mux_R0_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931104 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|R0_en " "Latch cont_unit:cont_unit_deneme\|R0_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LOAD " "Ports D and ENA on the latch are fed by the same signal LOAD" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931104 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_R1_sel\[0\] " "Latch cont_unit:cont_unit_deneme\|mux_R1_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LOAD " "Ports D and ENA on the latch are fed by the same signal LOAD" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931104 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|mux_R1_sel\[1\] " "Latch cont_unit:cont_unit_deneme\|mux_R1_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LOAD " "Ports D and ENA on the latch are fed by the same signal LOAD" {  } { { "alp.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/alp.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931104 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 148 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|acc_reset " "Latch cont_unit:cont_unit_deneme\|acc_reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931104 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|acc_en " "Latch cont_unit:cont_unit_deneme\|acc_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.01 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.01" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931104 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|acc_PS " "Latch cont_unit:cont_unit_deneme\|acc_PS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.01 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.01" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931104 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|Q_PS " "Latch cont_unit:cont_unit_deneme\|Q_PS has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.00 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.00" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931104 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_unit:cont_unit_deneme\|Q_en " "Latch cont_unit:cont_unit_deneme\|Q_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_unit:cont_unit_deneme\|state.01 " "Ports D and ENA on the latch are fed by the same signal cont_unit:cont_unit_deneme\|state.01" {  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650616931105 ""}  } { { "cont_unit.v" "" { Text "D:/OKUL/4-2/446/LAB/EXP2/cont_unit.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650616931105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650616931289 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650616931496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650616931632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650616931632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650616931680 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650616931680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650616931680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650616931680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650616931702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 11:42:11 2022 " "Processing ended: Fri Apr 22 11:42:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650616931702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650616931702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650616931702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650616931702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650616933005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650616933006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 11:42:12 2022 " "Processing started: Fri Apr 22 11:42:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650616933006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650616933006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650616933007 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650616933123 ""}
{ "Info" "0" "" "Project  = lab2" {  } {  } 0 0 "Project  = lab2" 0 0 "Fitter" 0 0 1650616933124 ""}
{ "Info" "0" "" "Revision = lab2" {  } {  } 0 0 "Revision = lab2" 0 0 "Fitter" 0 0 1650616933124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650616933311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650616933311 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650616933319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650616933368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650616933368 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650616933861 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650616933887 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650616933966 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650616934169 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1650616942724 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 23 global CLKCTRL_G10 " "clock~inputCLKENA0 with 23 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1650616942934 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1650616942934 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650616942934 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650616942938 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650616942938 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650616942938 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650616942939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650616942939 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650616942939 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1650616943611 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab2.sdc " "Synopsys Design Constraints File file not found: 'lab2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650616943611 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650616943611 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_PS~0  from: dataa  to: combout " "Cell: cont_unit_deneme\|Q_PS~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650616943612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_en~0  from: dataa  to: combout " "Cell: cont_unit_deneme\|Q_en~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650616943612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|R0_en~1  from: datab  to: combout " "Cell: cont_unit_deneme\|R0_en~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650616943612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: datab  to: combout " "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650616943612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: dataa  to: combout " "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650616943612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|qn1_reset~0  from: dataa  to: combout " "Cell: cont_unit_deneme\|qn1_reset~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650616943612 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1650616943612 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650616943613 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650616943614 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650616943614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650616943617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650616943617 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650616943617 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650616943652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650616950220 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1650616950397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650616952730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650616953602 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650616956462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650616956462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650616957991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "D:/OKUL/4-2/446/LAB/EXP2/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650616964761 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650616964761 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1650616975686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650616980913 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650616980913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650616980917 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.82 " "Total time spent on timing analysis during the Fitter is 0.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650616982042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650616982076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650616982507 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650616982507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650616983509 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650616988069 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OKUL/4-2/446/LAB/EXP2/output_files/lab2.fit.smsg " "Generated suppressed messages file D:/OKUL/4-2/446/LAB/EXP2/output_files/lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650616988387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6727 " "Peak virtual memory: 6727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650616989090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 11:43:09 2022 " "Processing ended: Fri Apr 22 11:43:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650616989090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650616989090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650616989090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650616989090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650616990312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650616990313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 11:43:10 2022 " "Processing started: Fri Apr 22 11:43:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650616990313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650616990313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650616990313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650616991186 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650616998459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650616998945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 11:43:18 2022 " "Processing ended: Fri Apr 22 11:43:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650616998945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650616998945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650616998945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650616998945 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650616999592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650617000300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650617000300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 11:43:19 2022 " "Processing started: Fri Apr 22 11:43:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650617000300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650617000300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab2 -c lab2 " "Command: quartus_sta lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650617000301 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650617000431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650617001082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650617001082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617001132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617001132 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1650617001822 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab2.sdc " "Synopsys Design Constraints File file not found: 'lab2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650617001846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617001848 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650617001848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLR CLR " "create_clock -period 1.000 -name CLR CLR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650617001848 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cont_unit:cont_unit_deneme\|state.00 cont_unit:cont_unit_deneme\|state.00 " "create_clock -period 1.000 -name cont_unit:cont_unit_deneme\|state.00 cont_unit:cont_unit_deneme\|state.00" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650617001848 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650617001848 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617001848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617001848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout " "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617001848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout " "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617001848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout " "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617001848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout " "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617001848 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650617001848 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650617001850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650617001850 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650617001851 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650617001862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650617001883 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650617001883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.567 " "Worst-case setup slack is -7.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.567             -45.147 cont_unit:cont_unit_deneme\|state.00  " "   -7.567             -45.147 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.643            -117.065 clock  " "   -6.643            -117.065 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.238              -9.897 CLR  " "   -4.238              -9.897 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617001890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.550 " "Worst-case hold slack is -4.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.550             -32.930 CLR  " "   -4.550             -32.930 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.618             -29.439 clock  " "   -3.618             -29.439 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588              -6.688 cont_unit:cont_unit_deneme\|state.00  " "   -1.588              -6.688 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617001895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617001899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617001902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -25.579 clock  " "   -0.724             -25.579 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLR  " "    0.188               0.000 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 cont_unit:cont_unit_deneme\|state.00  " "    0.272               0.000 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617001907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617001907 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650617001921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650617001958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650617003545 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617003666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617003666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout " "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617003666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout " "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617003666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout " "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617003666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout " "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617003666 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650617003666 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650617003667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650617003673 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650617003673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.512 " "Worst-case setup slack is -7.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.512             -45.467 cont_unit:cont_unit_deneme\|state.00  " "   -7.512             -45.467 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.475            -112.426 clock  " "   -6.475            -112.426 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.242              -9.598 CLR  " "   -4.242              -9.598 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617003678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.428 " "Worst-case hold slack is -4.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.428             -32.929 CLR  " "   -4.428             -32.929 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.629             -32.178 clock  " "   -3.629             -32.178 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733              -6.898 cont_unit:cont_unit_deneme\|state.00  " "   -1.733              -6.898 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617003682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617003687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617003699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -25.782 clock  " "   -0.724             -25.782 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 CLR  " "    0.206               0.000 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 cont_unit:cont_unit_deneme\|state.00  " "    0.276               0.000 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617003702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617003702 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650617003713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650617003989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650617004826 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617004885 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617004885 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout " "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617004885 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout " "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617004885 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout " "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617004885 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout " "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617004885 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650617004885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650617004886 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650617004888 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650617004888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.326 " "Worst-case setup slack is -3.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.326             -16.985 cont_unit:cont_unit_deneme\|state.00  " "   -3.326             -16.985 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.806             -48.421 clock  " "   -2.806             -48.421 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.686              -3.139 CLR  " "   -1.686              -3.139 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617004891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.971 " "Worst-case hold slack is -1.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -12.045 CLR  " "   -1.971             -12.045 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592              -9.777 clock  " "   -1.592              -9.777 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.617              -2.670 cont_unit:cont_unit_deneme\|state.00  " "   -0.617              -2.670 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617004898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617004902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617004906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -1.852 clock  " "   -0.085              -1.852 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 CLR  " "    0.024               0.000 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 cont_unit:cont_unit_deneme\|state.00  " "    0.314               0.000 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617004909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617004909 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650617004920 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617005103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617005103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout " "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617005103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout " "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617005103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout " "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617005103 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout " "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617005103 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650617005103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650617005103 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650617005106 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650617005106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.018 " "Worst-case setup slack is -3.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.018             -15.354 cont_unit:cont_unit_deneme\|state.00  " "   -3.018             -15.354 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.322             -40.371 clock  " "   -2.322             -40.371 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.410              -1.893 CLR  " "   -1.410              -1.893 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617005108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.857 " "Worst-case hold slack is -1.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.857             -11.979 CLR  " "   -1.857             -11.979 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.540             -10.112 clock  " "   -1.540             -10.112 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592              -2.471 cont_unit:cont_unit_deneme\|state.00  " "   -0.592              -2.471 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617005114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617005118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617005123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -1.854 clock  " "   -0.084              -1.854 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 CLR  " "    0.019               0.000 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 cont_unit:cont_unit_deneme\|state.00  " "    0.345               0.000 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617005126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617005126 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650617006901 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650617006902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5195 " "Peak virtual memory: 5195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650617006954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 11:43:26 2022 " "Processing ended: Fri Apr 22 11:43:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650617006954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650617006954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650617006954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650617006954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1650617008155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650617008155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 11:43:28 2022 " "Processing started: Fri Apr 22 11:43:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650617008155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650617008155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650617008155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1650617009198 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1650617009230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2.vo D:/OKUL/4-2/446/LAB/EXP2/simulation/modelsim/ simulation " "Generated file lab2.vo in folder \"D:/OKUL/4-2/446/LAB/EXP2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650617009401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650617009467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 11:43:29 2022 " "Processing ended: Fri Apr 22 11:43:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650617009467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650617009467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650617009467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650617009467 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus Prime Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650617010136 ""}
