module full_adder (
  input  logic    a_i,
  input  logic    b_i,
  input  logic    carry_i, 
  output logic    sum_o,
  output logic    carry_o
);

  // from half adders truth table sum is "xor" of inputs and carry is "AND" of inputs 
  assign sum_o = a_i ^ b_i ^ carry_i;
  assign carry_o = (a_i & b_i) ||(carry_i & b_i)||(a_i & carry_i);

endmodule