{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655201876473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655201876474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 14:47:56 2022 " "Processing started: Tue Jun 14 14:47:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655201876474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201876474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExpWrapped -c ExpWrapped " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExpWrapped -c ExpWrapped" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201876474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655201876922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655201876922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexdisplay " "Found entity 1: Hexdisplay" {  } { { "Hexdisplay.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/Hexdisplay.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892606 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter10.v(3) " "Verilog HDL information at counter10.v(3): always construct contains both blocking and non-blocking assignments" {  } { { "counter10.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/counter10.v" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655201892608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10.v 1 1 " "Found 1 design units, including 1 entities, in source file counter10.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter10 " "Found entity 1: counter10" {  } { { "counter10.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/counter10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "../exp codes/register18.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../exp codes/register.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../exp codes/mux2to1.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../exp codes/multiplier.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../exp codes/LUTExp.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "../exp codes/exponential.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/exp_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/exp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXP_tb " "Found entity 1: EXP_tb" {  } { { "../exp codes/EXP_tb.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/EXP_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../exp codes/Datapath.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../exp codes/Counter.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../exp codes/Controller.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /modelsim_ase/projects/arian mohammad - dld_lab_4/exp codes/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../exp codes/adder.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/exp codes/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper_CU " "Found entity 1: Wrapper_CU" {  } { { "Wrapper_CU.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/Wrapper_CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expwrapped.bdf 1 1 " "Found 1 design units, including 1 entities, in source file expwrapped.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ExpWrapped " "Found entity 1: ExpWrapped" {  } { { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.v" "" { Text "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/fifo0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655201892642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ExpWrapped " "Elaborating entity \"ExpWrapped\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655201892739 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "disp1 \"displ\[0..6\]\" (ID Hexdisplay:DSP1) " "Width mismatch in disp1 -- source is \"\"displ\[0..6\]\" (ID Hexdisplay:DSP1)\"" {  } { { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 152 1816 1832 152 "" "" } { 120 1640 1816 200 "DSP1" "" } { 144 1832 2008 160 "disp1" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655201892743 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "disp2 \"displ\[0..6\]\" (ID Hexdisplay:DSP2) " "Width mismatch in disp2 -- source is \"\"displ\[0..6\]\" (ID Hexdisplay:DSP2)\"" {  } { { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 232 1816 1832 232 "" "" } { 200 1640 1816 280 "DSP2" "" } { 224 1832 2008 240 "disp2" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655201892743 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "disp3 \"displ\[0..6\]\" (ID Hexdisplay:DSP3) " "Width mismatch in disp3 -- source is \"\"displ\[0..6\]\" (ID Hexdisplay:DSP3)\"" {  } { { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 312 1816 1832 312 "" "" } { 280 1640 1816 360 "DSP3" "" } { 304 1832 2008 320 "disp3" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655201892743 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "disp4 \"displ\[0..6\]\" (ID Hexdisplay:DSP4) " "Width mismatch in disp4 -- source is \"\"displ\[0..6\]\" (ID Hexdisplay:DSP4)\"" {  } { { "ExpWrapped.bdf" "" { Schematic "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/ExpWrapped.bdf" { { 392 1816 1840 392 "" "" } { 360 1640 1816 440 "DSP4" "" } { 384 1840 2016 400 "disp4" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655201892743 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655201892744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/output_files/ExpWrapped.map.smsg " "Generated suppressed messages file D:/modelsim_ase/Projects/Arian Mohammad - DLD_Lab_4/Exp_Wrapper/output_files/ExpWrapped.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892778 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655201892828 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 14 14:48:12 2022 " "Processing ended: Tue Jun 14 14:48:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655201892828 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655201892828 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655201892828 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201892828 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655201893468 ""}
