{"vcs1":{"timestamp_begin":1677970448.821881422, "rt":0.38, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1677970449.254893741, "rt":0.41, "ut":0.23, "st":0.08}}
{"link":{"timestamp_begin":1677970449.709604249, "rt":0.21, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677970448.533132440}
{"VCS_COMP_START_TIME": 1677970448.533132440}
{"VCS_COMP_END_TIME": 1677970449.977861154}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338148}}
{"stitch_vcselab": {"peak_mem": 239064}}
