<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altclkctrl_2000/sim/clk_io_altclkctrl_2000_dpnsueq.v"
   type="VERILOG"
   library="altclkctrl_2000" />
 <file
   path="sim/clk_io.v"
   type="VERILOG"
   library="clk_io"
   hasInlineConfiguration="true" />
 <topLevel name="clk_io.clk_io" />
 <deviceFamily name="arria10" />
 <device name="10AX048H3F34E2SG" />
</simPackage>
