# Verilog Logic Optimizer - åŸºäºè´å¶æ–¯ä¼˜åŒ–çš„æ•°å­—é€»è¾‘ä¼˜åŒ–å·¥å…·

## ğŸ¯ é¡¹ç›®æ¦‚è¿°

æœ¬é¡¹ç›®æ˜¯ä¸€ä¸ªåŸºäº**è´å¶æ–¯ä¼˜åŒ–**çš„ Verilog RTL é€»è¾‘ä¼˜åŒ–å·¥å…·ï¼Œèƒ½å¤Ÿè‡ªåŠ¨æœç´¢æœ€ä¼˜çš„ ABC ä¼˜åŒ–åºåˆ—æ¥æœ€å°åŒ–ç”µè·¯çš„é¢ç§¯å’Œå»¶è¿Ÿã€‚é€šè¿‡ç»“åˆç°ä»£æœºå™¨å­¦ä¹ ä¼˜åŒ–æŠ€æœ¯ä¸ä¼ ç»Ÿ EDA å·¥å…·ï¼Œå®ç°æ™ºèƒ½åŒ–çš„æ•°å­—ç”µè·¯ä¼˜åŒ–ã€‚

### æ ¸å¿ƒç‰¹æ€§

- ğŸ”¬ **æ™ºèƒ½ä¼˜åŒ–**ï¼šä½¿ç”¨ Optuna TPE é‡‡æ ·å™¨è¿›è¡Œè´å¶æ–¯ä¼˜åŒ–æœç´¢
- âš¡ **å·¥å…·é“¾é›†æˆ**ï¼šæ— ç¼é›†æˆ Yosys å’Œ ABC å·¥å…·
- ğŸ›ï¸ **çµæ´»é…ç½®**ï¼šæ”¯æŒè‡ªå®šä¹‰ä¼˜åŒ–ç›®æ ‡æƒé‡å’Œæœç´¢å‚æ•°  
- ğŸ” **åŠŸèƒ½éªŒè¯**ï¼šé€šè¿‡ç»„åˆç­‰ä»·æ€§æ£€æŸ¥ç¡®ä¿ä¼˜åŒ–æ­£ç¡®æ€§
- ğŸ“Š **ç»“æœå¯è§†åŒ–**ï¼šæä¾›è¯¦ç»†çš„ä¼˜åŒ–è¿‡ç¨‹å’Œç»“æœç»Ÿè®¡

## ğŸ—ï¸ æŠ€æœ¯æ–¹æ¡ˆ

### æ•´ä½“æ¶æ„

```mermaid
graph TD
    A[Verilog RTL] --> B[Yosys ç»¼åˆ]
    B --> C[AIG æ ¼å¼]
    C --> D[Optuna è´å¶æ–¯ä¼˜åŒ–]
    D --> E[ABC ä¼˜åŒ–åºåˆ—æœç´¢]
    E --> F[åŠŸèƒ½ç­‰ä»·æ€§éªŒè¯]
    F --> G[QoR è¯„ä¼°]
    G --> H{æ˜¯å¦æ”¶æ•›?}
    H -->|å¦| D
    H -->|æ˜¯| I[æœ€ä¼˜åŒ–ç”µè·¯]
    I --> J[ä¼˜åŒ–å Verilog]
```

### æ ¸å¿ƒç®—æ³•æµç¨‹

#### 1. RTL åˆ° AIG è½¬æ¢
```bash
# Yosys ç»¼åˆæµç¨‹
read_verilog input.v
hierarchy -check -top module_name  
synth -flatten -noabc
opt; clean; aigmap; opt; clean
write_aiger output.aig
```

#### 2. è´å¶æ–¯ä¼˜åŒ–æœç´¢
- **ç›®æ ‡å‡½æ•°**: `cost = cells + delay_weight Ã— levels`
- **æœç´¢ç©ºé—´**: ABC ä¼˜åŒ–å‘½ä»¤åºåˆ—ç»„åˆ
- **é‡‡æ ·ç­–ç•¥**: Tree-structured Parzen Estimator (TPE)
- **çº¦æŸæ¡ä»¶**: åŠŸèƒ½ç­‰ä»·æ€§å¿…é¡»ä¿æŒ

#### 3. ABC ä¼˜åŒ–åºåˆ—
æ”¯æŒçš„ä¼˜åŒ–å‘½ä»¤åŒ…æ‹¬ï¼š
- `balance` - å¹³è¡¡ AIG ç»“æ„
- `rewrite` / `rewrite -z` - é‡å†™é€»è¾‘ç»“æ„  
- `resub` / `resub -K 6` - é‡æ–°æ›¿æ¢
- `dc2` - ä¸å…³å¿ƒæ¡ä»¶ä¼˜åŒ–
- `dch` - é€‰æ‹©å‡½æ•°ä¼˜åŒ–
- `resyn2` - ç»¼åˆä¼˜åŒ–ç»„åˆ

### ä¼˜åŒ–ç›®æ ‡

**è´¨é‡è¯„ä¼°å‡½æ•° (QoR)**:
```python
QoR = AND_gates + delay_weight Ã— logic_levels
```

- **AND_gates**: AIG ä¸­ AND é—¨çš„æ•°é‡ï¼ˆé¢ç§¯ä»£ä»·ï¼‰
- **logic_levels**: é€»è¾‘å±‚æ•°ï¼ˆå»¶è¿Ÿä»£ä»·ï¼‰  
- **delay_weight**: å»¶è¿Ÿæƒé‡ç³»æ•°ï¼ˆé»˜è®¤ 0.1ï¼‰

## ğŸ› ï¸ ç¯å¢ƒéƒ¨ç½²

### ç³»ç»Ÿè¦æ±‚
- **æ“ä½œç³»ç»Ÿ**: Ubuntu 22.04+ (æ¨è)
- **Python**: 3.8+
- **å†…å­˜**: è‡³å°‘ 4GB RAM
- **ç£ç›˜**: 1GB+ å¯ç”¨ç©ºé—´

### ä¾èµ–å·¥å…·å®‰è£…

#### 1. åŸºç¡€å·¥å…·é“¾
```bash
# æ›´æ–°åŒ…ç®¡ç†å™¨
sudo apt update && sudo apt upgrade -y

# å®‰è£…åŸºç¡€å¼€å‘å·¥å…·
sudo apt install -y git build-essential python3-venv \
    yosys verilator libreadline-dev libncurses5-dev \
    cmake ninja-build
```

#### 2. ABC å·¥å…·å®‰è£…
```bash
# ä»æºç ç¼–è¯‘ ABC (è·å¾—æœ€æ–°åŠŸèƒ½)
git clone https://github.com/berkeley-abc/abc.git
cd abc
make -j$(nproc)
sudo cp abc /usr/local/bin/
cd ..

# éªŒè¯å®‰è£…
abc -q "version"
```

#### 3. Python ç¯å¢ƒé…ç½®
```bash
# åˆ›å»ºè™šæ‹Ÿç¯å¢ƒ
python3 -m venv venv
source venv/bin/activate

# å®‰è£… Python ä¾èµ–
pip install --upgrade pip
pip install optuna matplotlib pandas numpy
```

### å·¥å…·éªŒè¯
```bash
# éªŒè¯ Yosys
yosys -V

# éªŒè¯ ABC  
abc -q "version"

# éªŒè¯ Python åŒ…
python -c "import optuna; print(f'Optuna {optuna.__version__} installed')"
```

## ğŸš€ ä½¿ç”¨æŒ‡å—

### åŸºæœ¬ç”¨æ³•

#### 1. ä½¿ç”¨å†…ç½®ç¤ºä¾‹
```bash
# æ¿€æ´» Python ç¯å¢ƒ
source venv/bin/activate

# è¿è¡Œå†…ç½®ç»„åˆé€»è¾‘ç¤ºä¾‹
python3 vop.py
```

#### 2. ä¼˜åŒ–è‡ªå®šä¹‰ Verilog æ–‡ä»¶
```bash
# åŸºæœ¬ç”¨æ³•
python3 vop.py my_design.v --top top_module

# æŒ‡å®šä¼˜åŒ–å‚æ•°
python3 vop.py my_design.v --top top_module \
    --n-trials 100 \        # ä¼˜åŒ–è¯•éªŒæ¬¡æ•°
    --seq-len 8 \           # ä¼˜åŒ–åºåˆ—é•¿åº¦  
    --delay-w 0.2 \         # å»¶è¿Ÿæƒé‡
    --out-dir results       # è¾“å‡ºç›®å½•
```

### å‘½ä»¤è¡Œå‚æ•°è¯¦è§£

| å‚æ•° | é»˜è®¤å€¼ | è¯´æ˜ |
|------|--------|------|
| `verilog` | å†…ç½®ç¤ºä¾‹ | è¾“å…¥ Verilog æ–‡ä»¶è·¯å¾„ |
| `--top` | è‡ªåŠ¨æ£€æµ‹ | é¡¶å±‚æ¨¡å—åç§° |
| `-n, --n-trials` | 60 | è´å¶æ–¯ä¼˜åŒ–è¯•éªŒæ¬¡æ•° |
| `-l, --seq-len` | 6 | ABC ä¼˜åŒ–åºåˆ—æœ€å¤§é•¿åº¦ |
| `-w, --delay-w` | 0.1 | å»¶è¿Ÿæƒé‡ç³»æ•° |
| `-o, --out-dir` | bo_out | è¾“å‡ºç›®å½•è·¯å¾„ |

### è¾“å‡ºæ–‡ä»¶è¯´æ˜

ä¼˜åŒ–å®Œæˆåï¼Œåœ¨è¾“å‡ºç›®å½•ä¸­ä¼šç”Ÿæˆï¼š

```
bo_out/
â”œâ”€â”€ golden.aig          # åŸå§‹ AIG æ–‡ä»¶
â”œâ”€â”€ best.aig           # æœ€ä¼˜åŒ–åçš„ AIG  
â””â”€â”€ best_opt.v         # æœ€ä¼˜åŒ–åçš„ Verilog
```

## ğŸ“Š ä½¿ç”¨ç¤ºä¾‹

### ç¤ºä¾‹ 1: ç®€å•ç»„åˆé€»è¾‘ä¼˜åŒ–

```verilog
// example_adder.v
module simple_adder (
    input  [7:0] a, b, c,
    output [7:0] sum,
    output [7:0] product_low
);
    assign sum = a + b + c;
    assign product_low = (a * b) & 8'hFF;
endmodule
```

```bash
python3 vop.py example_adder.v --top simple_adder -n 50
```

### ç¤ºä¾‹ 2: å¤æ‚é€»è¾‘ä¼˜åŒ–

```bash
# å¯¹å¤æ‚è®¾è®¡è¿›è¡Œæ·±åº¦ä¼˜åŒ–
python3 vop.py complex_design.v --top cpu_core \
    --n-trials 200 \
    --seq-len 10 \
    --delay-w 0.3 \
    --out-dir complex_results
```

### å…¸å‹è¾“å‡ºç¤ºä¾‹

```
[+] ABC version: UC Berkeley, ABC 1.01
[+] Yosys: RTL â†’ AIG â€¦
[+] Optuna search: trials=60, seq_len=6
[DEBUG] ABC stats output: i/o =     16/    8  and =     45  lev =      4
100%|â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ| 60/60 [00:15<00:00,  3.87it/s]

â˜… Best cost : 49.4
â˜… Best seq  : balance; rewrite; resub -K 6; dc2
[âœ“] Optimised Verilog: bo_out/best_opt.v
```

## ğŸ”§ é«˜çº§åŠŸèƒ½

### è‡ªå®šä¹‰ä¼˜åŒ–ç­–ç•¥

#### 1. ä¿®æ”¹æœç´¢ç©ºé—´
ç¼–è¾‘ `vop.py` ä¸­çš„ `PASS_CANDIDATES`:
```python
PASS_CANDIDATES = [
    "",  # ç©ºæ“ä½œ
    "balance", "rewrite", "rewrite -z",
    "resub", "resub -K 6", "resub -K 8",  # å¢åŠ æ›´å¤§çš„ K å€¼
    "dc2", "dch", "resyn2", "resyn3",     # æ·»åŠ æ–°çš„ä¼˜åŒ–å‘½ä»¤
    "lutpack",  # LUT ä¼˜åŒ– (é€‚ç”¨äº FPGA)
]
```

#### 2. è°ƒæ•´ç›®æ ‡å‡½æ•°
```python
# æ›´é‡è§†é¢ç§¯ä¼˜åŒ–
return cells + 0.05 * levels  

# æ›´é‡è§†å»¶è¿Ÿä¼˜åŒ–  
return cells + 0.5 * levels

# åŒ…å«å…¶ä»–æŒ‡æ ‡
return cells + delay_weight * levels + 0.01 * inputs
```

### æ‰¹é‡å¤„ç†è„šæœ¬

```bash
#!/bin/bash
# batch_optimize.sh
designs=("design1.v" "design2.v" "design3.v")
tops=("cpu" "dsp" "memory")

for i in "${!designs[@]}"; do
    echo "ä¼˜åŒ– ${designs[$i]}..."
    python3 vop.py "${designs[$i]}" --top "${tops[$i]}" \
        --n-trials 100 --out-dir "results_${tops[$i]}"
done
```

## ğŸ› æ•…éšœæ’é™¤

### å¸¸è§é—®é¢˜åŠè§£å†³æ–¹æ¡ˆ

#### 1. ABC æœªæ‰¾åˆ°
```
âœ— ABC not found or not working
```
**è§£å†³æ–¹æ¡ˆ**: é‡æ–°å®‰è£… ABC æˆ–æ£€æŸ¥ PATH ç¯å¢ƒå˜é‡
```bash
which abc
sudo ln -s /path/to/abc /usr/local/bin/abc
```

#### 2. Yosys AIG è½¬æ¢å¤±è´¥  
```
ERROR: Unsupported cell type: $_DFF_PN0_
```
**åŸå› **: è¾“å…¥ Verilog åŒ…å«æ—¶åºé€»è¾‘ï¼Œä½† AIG åªæ”¯æŒç»„åˆé€»è¾‘  
**è§£å†³æ–¹æ¡ˆ**: ç¡®ä¿è¾“å…¥ä¸ºçº¯ç»„åˆé€»è¾‘ï¼Œæˆ–ä¿®æ”¹ç»¼åˆè„šæœ¬

#### 3. æ‰€æœ‰ä¼˜åŒ–è¯•éªŒå¤±è´¥
```
âœ— All optimization trials failed!
```
**æ’æŸ¥æ­¥éª¤**:
1. æ£€æŸ¥ ABC ç‰ˆæœ¬å…¼å®¹æ€§
2. éªŒè¯ AIG æ–‡ä»¶æ ¼å¼æ­£ç¡®æ€§
3. å°è¯•æ›´ç®€å•çš„ä¼˜åŒ–åºåˆ—
4. æ£€æŸ¥ ABC å‘½ä»¤è¯­æ³•

#### 4. å†…å­˜ä¸è¶³
**è§£å†³æ–¹æ¡ˆ**: å‡å°‘å¹¶è¡Œè¯•éªŒæ•°é‡æˆ–å¢åŠ ç³»ç»Ÿå†…å­˜
```bash
python3 vop.py design.v --n-trials 30  # å‡å°‘è¯•éªŒæ¬¡æ•°
```

### è°ƒè¯•æŠ€å·§

#### 1. å¯ç”¨è¯¦ç»†è¾“å‡º
```python
# åœ¨ sh() å‡½æ•°ä¸­æ·»åŠ è°ƒè¯•
def sh(cmd: str, timeout: int = ABC_TIMEOUT) -> str:
    print(f"[DEBUG] Running: {cmd}")  # æ·»åŠ æ­¤è¡Œ
    proc = subprocess.run(...)
```

#### 2. æ£€æŸ¥ä¸­é—´æ–‡ä»¶
```bash
# æŸ¥çœ‹ç”Ÿæˆçš„ AIG æ–‡ä»¶
abc -q "read bo_out/golden.aig; ps"

# æ£€æŸ¥ Verilog è¯­æ³•
yosys -p "read_verilog input.v; hierarchy"
```

## ğŸ“ˆ æ€§èƒ½ä¼˜åŒ–å»ºè®®

### 1. ç¡¬ä»¶é…ç½®
- **CPU**: å¤šæ ¸å¤„ç†å™¨ (Optuna æ”¯æŒå¹¶è¡ŒåŒ–)
- **å†…å­˜**: 8GB+ (å¤„ç†å¤§å‹è®¾è®¡)
- **å­˜å‚¨**: SSD (åŠ é€Ÿæ–‡ä»¶ I/O)

### 2. ç®—æ³•å‚æ•°è°ƒä¼˜
- **è¯•éªŒæ¬¡æ•°**: ä» 50 å¼€å§‹ï¼Œå¤æ‚è®¾è®¡å¯å¢è‡³ 200+
- **åºåˆ—é•¿åº¦**: 6-8 é€šå¸¸æ•ˆæœè¾ƒå¥½
- **å»¶è¿Ÿæƒé‡**: æ ¹æ®è®¾è®¡ç›®æ ‡è°ƒæ•´ (0.05-0.5)

### 3. æœç´¢ç­–ç•¥ä¼˜åŒ–
```python
# ä½¿ç”¨æ›´å…ˆè¿›çš„é‡‡æ ·å™¨
sampler = optuna.samplers.CmaEsSampler()  # è¿›åŒ–ç­–ç•¥
# æˆ–
sampler = optuna.samplers.TPESampler(multivariate=True)  # å¤šå˜é‡ TPE
```

## ğŸ”¬ æ‰©å±•å¼€å‘

### 1. æ·»åŠ æ–°çš„ä¼˜åŒ–ç›®æ ‡
```python
def evaluate_power(golden: Path, seq: List[str]) -> float:
    """åŸºäºåŠŸè€—çš„è¯„ä¼°å‡½æ•°"""
    # é›†æˆåŠŸè€—åˆ†æå·¥å…·
    power = get_power_estimation(optimized_circuit)
    return power

def multi_objective_evaluate(golden: Path, seq: List[str]) -> tuple:
    """å¤šç›®æ ‡ä¼˜åŒ–"""
    area = get_area(seq)
    delay = get_delay(seq) 
    power = get_power(seq)
    return (area, delay, power)
```

### 2. æ”¯æŒæ›´å¤š EDA å·¥å…·
```python
def synopsys_optimize(rtl: str, constraints: str) -> str:
    """é›†æˆ Synopsys Design Compiler"""
    # å®ç° DC ç»¼åˆæµç¨‹
    pass

def vivado_optimize(rtl: str, target_fpga: str) -> str:
    """é›†æˆ Xilinx Vivado"""
    # å®ç° Vivado ç»¼åˆæµç¨‹  
    pass
```

### 3. æœºå™¨å­¦ä¹ å¢å¼º
```python
import torch
import torch.nn as nn

class SequencePredictor(nn.Module):
    """åŸºäºå†å²æ•°æ®é¢„æµ‹æœ€ä¼˜åºåˆ—"""
    def __init__(self):
        super().__init__()
        # å®šä¹‰ç¥ç»ç½‘ç»œç»“æ„
        
    def predict_sequence(self, design_features):
        # é¢„æµ‹æœ€ä¼˜èµ·å§‹åºåˆ—
        pass
```

## ğŸ“š å‚è€ƒèµ„æ–™

### ç›¸å…³è®ºæ–‡
1. Bergstra, J. & Bengio, Y. "Random Search for Hyper-Parameter Optimization" (2012)
2. Akiba, T. et al. "Optuna: A Next-generation Hyperparameter Optimization Framework" (2019)
3. Mishchenko, A. & Brayton, R. "SAT-based complete don't-care computation for network optimization" (2005)

### å·¥å…·æ–‡æ¡£
- [Yosys Manual](http://www.clifford.at/yosys/documentation.html)
- [ABC Documentation](https://people.eecs.berkeley.edu/~alanmi/abc/)
- [Optuna Documentation](https://optuna.readthedocs.io/)

### å¼€æºé¡¹ç›®
- [Berkeley ABC](https://github.com/berkeley-abc/abc)
- [YosysHQ/yosys](https://github.com/YosysHQ/yosys)
- [Optuna](https://github.com/optuna/optuna)

## ğŸ“ ç‰ˆæœ¬å†å²

### v1.0 (å½“å‰ç‰ˆæœ¬)
- âœ… åŸºç¡€è´å¶æ–¯ä¼˜åŒ–æ¡†æ¶
- âœ… Yosys + ABC å·¥å…·é“¾é›†æˆ
- âœ… å‘½ä»¤è¡Œç•Œé¢
- âœ… é”™è¯¯å¤„ç†å’Œè°ƒè¯•åŠŸèƒ½

### è®¡åˆ’åŠŸèƒ½ (v1.1+)
- ğŸ”„ å¤šç›®æ ‡ä¼˜åŒ–æ”¯æŒ
- ğŸ”„ æ—¶åºé€»è¾‘ä¼˜åŒ–
- ğŸ”„ GUI ç•Œé¢
- ğŸ”„ åˆ†å¸ƒå¼ä¼˜åŒ–æ”¯æŒ

## ğŸ¤ è´¡çŒ®æŒ‡å—

æ¬¢è¿è´¡çŒ®ä»£ç ï¼è¯·éµå¾ªä»¥ä¸‹æ­¥éª¤ï¼š

1. Fork é¡¹ç›®ä»“åº“
2. åˆ›å»ºåŠŸèƒ½åˆ†æ”¯: `git checkout -b feature/amazing-feature`
3. æäº¤æ›´æ”¹: `git commit -m 'Add amazing feature'`
4. æ¨é€åˆ†æ”¯: `git push origin feature/amazing-feature`  
5. æäº¤ Pull Request

## ğŸ“„ è®¸å¯è¯

æœ¬é¡¹ç›®é‡‡ç”¨ MIT è®¸å¯è¯ - è¯¦è§ [LICENSE](LICENSE) æ–‡ä»¶

## âœ‰ï¸ è”ç³»æ–¹å¼

å¦‚æœ‰é—®é¢˜æˆ–å»ºè®®ï¼Œè¯·é€šè¿‡ä»¥ä¸‹æ–¹å¼è”ç³»ï¼š
- ğŸ“§ Email: your.email@example.com
- ğŸ› Issues: [GitHub Issues](https://github.com/your-repo/issues)
- ğŸ’¬ Discussions: [GitHub Discussions](https://github.com/your-repo/discussions)

---
*è¯¥é¡¹ç›®æ—¨åœ¨æ¨è¿›å¼€æº EDA å·¥å…·çš„å‘å±•ï¼Œæ¬¢è¿å­¦æœ¯ç•Œå’Œå·¥ä¸šç•Œçš„æœ‹å‹ä»¬å‚ä¸è´¡çŒ®ï¼* 