Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/GSejas/Dropbox/Lab digitales/Proyecto 1/Parte George/PWM/Test_PWM_isim_beh.exe -prj C:/Users/GSejas/Dropbox/Lab digitales/Proyecto 1/Parte George/PWM/Test_PWM_beh.prj work.Test_PWM work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/GSejas/Dropbox/Lab digitales/Proyecto 1/Parte George/PWM/FFJK.v" into library work
Analyzing Verilog file "C:/Users/GSejas/Dropbox/Lab digitales/Proyecto 1/Parte George/PWM/Cont12b.v" into library work
Analyzing Verilog file "C:/Users/GSejas/Dropbox/Lab digitales/Proyecto 1/Parte George/PWM/PWMFbase12k.v" into library work
Analyzing Verilog file "C:/Users/GSejas/Dropbox/Lab digitales/Proyecto 1/Parte George/PWM/Test_PWM.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Conta12b
Compiling module FFJK
Compiling module PWMFbase12k
Compiling module Test_PWM
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/GSejas/Dropbox/Lab digitales/Proyecto 1/Parte George/PWM/Test_PWM_isim_beh.exe
Fuse Memory Usage: 27100 KB
Fuse CPU Usage: 467 ms
