{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617864068295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617864068396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 07 23:41:07 2021 " "Processing started: Wed Apr 07 23:41:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617864068396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617864068396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617864068396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1617864069568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617864069568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/UW/ee371labs/lab1/DE1_SoC.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617864078641 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "D:/UW/ee371labs/lab1/DE1_SoC.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617864078641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617864078641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensors.sv 2 2 " "Found 2 design units, including 2 entities, in source file sensors.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sensors " "Found entity 1: sensors" {  } { { "sensors.sv" "" { Text "D:/UW/ee371labs/lab1/sensors.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617864078680 ""} { "Info" "ISGN_ENTITY_NAME" "2 sensors_testbench " "Found entity 2: sensors_testbench" {  } { { "sensors.sv" "" { Text "D:/UW/ee371labs/lab1/sensors.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617864078680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617864078680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "D:/UW/ee371labs/lab1/counter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617864078692 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_testbench " "Found entity 2: counter_testbench" {  } { { "counter.sv" "" { Text "D:/UW/ee371labs/lab1/counter.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617864078692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617864078692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hex_driver.sv(68) " "Verilog HDL warning at hex_driver.sv(68): extended using \"x\" or \"z\"" {  } { { "hex_driver.sv" "" { Text "D:/UW/ee371labs/lab1/hex_driver.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617864078709 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hex_driver.sv(101) " "Verilog HDL warning at hex_driver.sv(101): extended using \"x\" or \"z\"" {  } { { "hex_driver.sv" "" { Text "D:/UW/ee371labs/lab1/hex_driver.sv" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617864078709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_driver.sv 2 2 " "Found 2 design units, including 2 entities, in source file hex_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_driver " "Found entity 1: hex_driver" {  } { { "hex_driver.sv" "" { Text "D:/UW/ee371labs/lab1/hex_driver.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617864078709 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_driver_testbench " "Found entity 2: hex_driver_testbench" {  } { { "hex_driver.sv" "" { Text "D:/UW/ee371labs/lab1/hex_driver.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617864078709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617864078709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617864078916 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_0\[27\] GPIO_0\[10\] DE1_SoC.sv(13) " "Bidirectional port \"GPIO_0\[10\]\" at DE1_SoC.sv(13) has a one-way connection to bidirectional port \"GPIO_0\[27\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/UW/ee371labs/lab1/DE1_SoC.sv" 13 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617864078979 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_0\[26\] GPIO_0\[6\] DE1_SoC.sv(13) " "Bidirectional port \"GPIO_0\[6\]\" at DE1_SoC.sv(13) has a one-way connection to bidirectional port \"GPIO_0\[26\]\"" {  } { { "DE1_SoC.sv" "" { Text "D:/UW/ee371labs/lab1/DE1_SoC.sv" 13 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617864078979 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensors sensors:sensorab " "Elaborating entity \"sensors\" for hierarchy \"sensors:sensorab\"" {  } { { "DE1_SoC.sv" "sensorab" { Text "D:/UW/ee371labs/lab1/DE1_SoC.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617864078993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ct " "Elaborating entity \"counter\" for hierarchy \"counter:ct\"" {  } { { "DE1_SoC.sv" "ct" { Text "D:/UW/ee371labs/lab1/DE1_SoC.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617864079050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.sv(32) " "Verilog HDL assignment warning at counter.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "counter.sv" "" { Text "D:/UW/ee371labs/lab1/counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617864079093 "|DE1_SoC|counter:ct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_driver hex_driver:h1 " "Elaborating entity \"hex_driver\" for hierarchy \"hex_driver:h1\"" {  } { { "DE1_SoC.sv" "h1" { Text "D:/UW/ee371labs/lab1/DE1_SoC.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617864079094 ""}
