#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Oct 26 14:56:08 2019
# Process ID: 4272
# Current directory: D:/CODWork/SCCPUJAL_SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent924 D:\CODWork\SCCPUJAL_SOC\SCCPUJAL_SOC.xpr
# Log file: D:/CODWork/SCCPUJAL_SOC/vivado.log
# Journal file: D:/CODWork/SCCPUJAL_SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CODWork/SCCPUJAL_SOC/SCCPUJAL_SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Oct 26 14:56:49 2019] Launched synth_1...
Run output will be captured here: D:/CODWork/SCCPUJAL_SOC/SCCPUJAL_SOC.runs/synth_1/runme.log
[Sat Oct 26 14:56:49 2019] Launched impl_1...
Run output will be captured here: D:/CODWork/SCCPUJAL_SOC/SCCPUJAL_SOC.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 908.168 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AD3A
set_property PROGRAM.FILE {D:/CODWork/SCCPUJAL_SOC/SCCPUJAL_SOC.runs/impl_1/SCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CODWork/SCCPUJAL_SOC/SCCPUJAL_SOC.runs/impl_1/SCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_project
create_project SCCPUFULL_SOC D:/CODWork/SCCPUFULL_SOC -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
import_files -norecurse {C:/Users/Liu/Desktop/source/SCCPU_FPGATop/MIO_BUS.v C:/Users/Liu/Desktop/source/SCCPU_FPGATop/seg7x16.v C:/Users/Liu/Desktop/source/SCCPUFULL/defines.v C:/Users/Liu/Desktop/source/SCCPU_FPGATop/dm.v C:/Users/Liu/Desktop/source/SCCPUFULL/mipsparts.v C:/Users/Liu/Desktop/source/SCCPU_FPGATop/Multi_CH32.v C:/Users/Liu/Desktop/source/SCCPUFULL/mips.v C:/Users/Liu/Desktop/source/SCCPU_FPGATop/SCCPU_Top.v C:/Users/Liu/Desktop/source/SCCPU_FPGATop/clk_div.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem -dir d:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {128} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/Liu/Desktop/source/Testing Code/studentnosorting.coe}] [get_ips imem]
generate_target {instantiation_template} [get_files d:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
generate_target all [get_files  d:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem'...
export_ip_user_files -of_objects [get_files d:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.srcs/sources_1/ip/imem/imem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.srcs/sources_1/ip/imem/imem.xci]
launch_runs -jobs 2 imem_synth_1
[Sat Oct 26 15:13:08 2019] Launched imem_synth_1...
Run output will be captured here: D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.runs/imem_synth_1/runme.log
export_simulation -of_objects [get_files d:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.srcs/sources_1/ip/imem/imem.xci] -directory D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.ip_user_files -ipstatic_source_dir D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.cache/compile_simlib/modelsim} {questa=D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.cache/compile_simlib/questa} {riviera=D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.cache/compile_simlib/riviera} {activehdl=D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Oct 26 15:13:21 2019] Launched imem_synth_1, synth_1...
Run output will be captured here:
imem_synth_1: D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.runs/imem_synth_1/runme.log
synth_1: D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.runs/synth_1/runme.log
[Sat Oct 26 15:13:21 2019] Launched impl_1...
Run output will be captured here: D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/Liu/Desktop/source/Nexys4DDR_CPU.xdc
import_files -fileset constrs_1 C:/Users/Liu/Desktop/source/Nexys4DDR_CPU.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Oct 26 15:17:04 2019] Launched synth_1...
Run output will be captured here: D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.runs/synth_1/runme.log
[Sat Oct 26 15:17:04 2019] Launched impl_1...
Run output will be captured here: D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1076.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AD3A
set_property PROGRAM.FILE {D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.runs/impl_1/SCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.runs/impl_1/SCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_project
****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CODWork/SCCPUFULL_SOC/SCCPUFULL_SOC.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 26 15:22:16 2019...
create_project PLCPUFULL_SOC D:/CODWork/PLCPUFULL_SOC -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
import_files -norecurse {C:/Users/Liu/Desktop/source/PLCPU_FPGATop/clk_div.v C:/Users/Liu/Desktop/source/PLCPUFULL/mipspipelined.v C:/Users/Liu/Desktop/source/PLCPU_FPGATop/dm.v C:/Users/Liu/Desktop/source/PLCPUFULL/mipsparts.v C:/Users/Liu/Desktop/source/PLCPU_FPGATop/PLCPU_Top.v C:/Users/Liu/Desktop/source/PLCPU_FPGATop/MIO_BUS.v C:/Users/Liu/Desktop/source/PLCPUFULL/defines.v C:/Users/Liu/Desktop/source/PLCPU_FPGATop/Multi_CH32.v C:/Users/Liu/Desktop/source/PLCPU_FPGATop/seg7x16.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name imem -dir d:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {128} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/Liu/Desktop/source/Testing Code/studentnosorting.coe}] [get_ips imem]
generate_target {instantiation_template} [get_files d:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'imem'...
generate_target all [get_files  d:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.srcs/sources_1/ip/imem/imem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'imem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'imem'...
export_ip_user_files -of_objects [get_files d:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.srcs/sources_1/ip/imem/imem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.srcs/sources_1/ip/imem/imem.xci]
launch_runs -jobs 2 imem_synth_1
[Sat Oct 26 15:25:11 2019] Launched imem_synth_1...
Run output will be captured here: D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.runs/imem_synth_1/runme.log
export_simulation -of_objects [get_files d:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.srcs/sources_1/ip/imem/imem.xci] -directory D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.ip_user_files -ipstatic_source_dir D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.cache/compile_simlib/modelsim} {questa=D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.cache/compile_simlib/questa} {riviera=D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.cache/compile_simlib/riviera} {activehdl=D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -fileset constrs_1 -norecurse C:/Users/Liu/Desktop/source/Nexys4DDR_CPU.xdc
import_files -fileset constrs_1 C:/Users/Liu/Desktop/source/Nexys4DDR_CPU.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Oct 26 15:25:35 2019] Launched imem_synth_1, synth_1...
Run output will be captured here:
imem_synth_1: D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.runs/imem_synth_1/runme.log
synth_1: D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.runs/synth_1/runme.log
[Sat Oct 26 15:25:35 2019] Launched impl_1...
Run output will be captured here: D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1103.598 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AD3A
set_property PROGRAM.FILE {D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.runs/impl_1/PLCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.runs/impl_1/PLCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_project
****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CODWork/PLCPUFULL_SOC/PLCPUFULL_SOC.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 26 15:30:57 2019...
create_project MCCPUFULL_SOC D:/CODWork/MCCPUFULL_SOC -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
import_files -norecurse {C:/Users/Liu/Desktop/source/MCCPU_FPGATop/seg7x16.v C:/Users/Liu/Desktop/source/MCCPU_FPGATop/clk_div.v C:/Users/Liu/Desktop/source/MCCPUFULL/defines.v C:/Users/Liu/Desktop/source/MCCPU_FPGATop/Multi_CH32.v C:/Users/Liu/Desktop/source/MCCPUFULL/mipsparts.v C:/Users/Liu/Desktop/source/MCCPU_FPGATop/MCCPU_Top.v C:/Users/Liu/Desktop/source/MCCPUFULL/mipsmulti.v C:/Users/Liu/Desktop/source/MCCPU_FPGATop/MIO_BUS.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/Liu/Desktop/source/Nexys4DDR_CPU.xdc
import_files -fileset constrs_1 C:/Users/Liu/Desktop/source/Nexys4DDR_CPU.xdc
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dmem -dir d:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {128} CONFIG.data_width {32} CONFIG.memory_type {single_port_ram} CONFIG.coefficient_file {C:/Users/Liu/Desktop/source/Testing Code/studentnosorting.coe}] [get_ips dmem]
generate_target {instantiation_template} [get_files d:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.srcs/sources_1/ip/dmem/dmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dmem'...
generate_target all [get_files  d:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.srcs/sources_1/ip/dmem/dmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dmem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dmem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dmem'...
export_ip_user_files -of_objects [get_files d:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.srcs/sources_1/ip/dmem/dmem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.srcs/sources_1/ip/dmem/dmem.xci]
launch_runs -jobs 2 dmem_synth_1
[Sat Oct 26 15:38:00 2019] Launched dmem_synth_1...
Run output will be captured here: D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.runs/dmem_synth_1/runme.log
export_simulation -of_objects [get_files d:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.srcs/sources_1/ip/dmem/dmem.xci] -directory D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.ip_user_files -ipstatic_source_dir D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.cache/compile_simlib/modelsim} {questa=D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.cache/compile_simlib/questa} {riviera=D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.cache/compile_simlib/riviera} {activehdl=D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Oct 26 15:38:12 2019] Launched dmem_synth_1, synth_1...
Run output will be captured here:
dmem_synth_1: D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.runs/dmem_synth_1/runme.log
synth_1: D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.runs/synth_1/runme.log
[Sat Oct 26 15:38:12 2019] Launched impl_1...
Run output will be captured here: D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Oct 26 15:39:14 2019] Launched synth_1...
Run output will be captured here: D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Oct 26 15:40:27 2019] Launched impl_1...
Run output will be captured here: D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1205.648 ; gain = 7.484
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7AD3A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Oct 26 15:42:53 2019] Launched impl_1...
Run output will be captured here: D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.runs/impl_1/MCCPUSOC_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_project
****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CODWork/MCCPUFULL_SOC/MCCPUFULL_SOC.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 26 15:45:14 2019...
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 15:52:37 2019...
