/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:06:07 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_ipi1_intr2.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:32p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_IPI1_INTR2_H__
#define BCHP_IPI1_INTR2_H__

/***************************************************************************
 *IPI1_INTR2 - Inter-Processor Level 2 Interrupt Controller 1 Registers
 ***************************************************************************/
#define BCHP_IPI1_INTR2_CPU_STATUS               0x00001200 /* CPU interrupt Status Register */
#define BCHP_IPI1_INTR2_CPU_SET                  0x00001204 /* CPU interrupt Set Register */
#define BCHP_IPI1_INTR2_CPU_CLEAR                0x00001208 /* CPU interrupt Clear Register */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS          0x0000120c /* CPU interrupt Mask Status Register */
#define BCHP_IPI1_INTR2_CPU_MASK_SET             0x00001210 /* CPU interrupt Mask Set Register */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR           0x00001214 /* CPU interrupt Mask Clear Register */
#define BCHP_IPI1_INTR2_PCI_STATUS               0x00001218 /* PCI interrupt Status Register */
#define BCHP_IPI1_INTR2_PCI_SET                  0x0000121c /* PCI interrupt Set Register */
#define BCHP_IPI1_INTR2_PCI_CLEAR                0x00001220 /* PCI interrupt Clear Register */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS          0x00001224 /* PCI interrupt Mask Status Register */
#define BCHP_IPI1_INTR2_PCI_MASK_SET             0x00001228 /* PCI interrupt Mask Set Register */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR           0x0000122c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_STATUS :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_CPU_STATUS_reserved0_MASK                  0xffffff00
#define BCHP_IPI1_INTR2_CPU_STATUS_reserved0_SHIFT                 8

/* IPI1_INTR2 :: CPU_STATUS :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_7_MASK                0x00000080
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_7_SHIFT               7

/* IPI1_INTR2 :: CPU_STATUS :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_6_MASK                0x00000040
#define BCHP_IPI1_INTR2_CPU_STATUS_SPARE_BIT_6_SHIFT               6

/* IPI1_INTR2 :: CPU_STATUS :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_STATUS_AVD0_MASK                       0x00000020
#define BCHP_IPI1_INTR2_CPU_STATUS_AVD0_SHIFT                      5

/* IPI1_INTR2 :: CPU_STATUS :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_CPU_STATUS_RPDT_MASK                       0x00000010
#define BCHP_IPI1_INTR2_CPU_STATUS_RPDT_SHIFT                      4

/* IPI1_INTR2 :: CPU_STATUS :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_STATUS_SSP_MASK                        0x00000008
#define BCHP_IPI1_INTR2_CPU_STATUS_SSP_SHIFT                       3

/* IPI1_INTR2 :: CPU_STATUS :: PCI [02:02] */
#define BCHP_IPI1_INTR2_CPU_STATUS_PCI_MASK                        0x00000004
#define BCHP_IPI1_INTR2_CPU_STATUS_PCI_SHIFT                       2

/* IPI1_INTR2 :: CPU_STATUS :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_STATUS_TP1_MASK                        0x00000002
#define BCHP_IPI1_INTR2_CPU_STATUS_TP1_SHIFT                       1

/* IPI1_INTR2 :: CPU_STATUS :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_STATUS_TP0_MASK                        0x00000001
#define BCHP_IPI1_INTR2_CPU_STATUS_TP0_SHIFT                       0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_SET :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_CPU_SET_reserved0_MASK                     0xffffff00
#define BCHP_IPI1_INTR2_CPU_SET_reserved0_SHIFT                    8

/* IPI1_INTR2 :: CPU_SET :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_7_MASK                   0x00000080
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_7_SHIFT                  7

/* IPI1_INTR2 :: CPU_SET :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_6_MASK                   0x00000040
#define BCHP_IPI1_INTR2_CPU_SET_SPARE_BIT_6_SHIFT                  6

/* IPI1_INTR2 :: CPU_SET :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_SET_AVD0_MASK                          0x00000020
#define BCHP_IPI1_INTR2_CPU_SET_AVD0_SHIFT                         5

/* IPI1_INTR2 :: CPU_SET :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_CPU_SET_RPDT_MASK                          0x00000010
#define BCHP_IPI1_INTR2_CPU_SET_RPDT_SHIFT                         4

/* IPI1_INTR2 :: CPU_SET :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_SET_SSP_MASK                           0x00000008
#define BCHP_IPI1_INTR2_CPU_SET_SSP_SHIFT                          3

/* IPI1_INTR2 :: CPU_SET :: PCI [02:02] */
#define BCHP_IPI1_INTR2_CPU_SET_PCI_MASK                           0x00000004
#define BCHP_IPI1_INTR2_CPU_SET_PCI_SHIFT                          2

/* IPI1_INTR2 :: CPU_SET :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_SET_TP1_MASK                           0x00000002
#define BCHP_IPI1_INTR2_CPU_SET_TP1_SHIFT                          1

/* IPI1_INTR2 :: CPU_SET :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_SET_TP0_MASK                           0x00000001
#define BCHP_IPI1_INTR2_CPU_SET_TP0_SHIFT                          0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_CLEAR :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_reserved0_MASK                   0xffffff00
#define BCHP_IPI1_INTR2_CPU_CLEAR_reserved0_SHIFT                  8

/* IPI1_INTR2 :: CPU_CLEAR :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_7_MASK                 0x00000080
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_7_SHIFT                7

/* IPI1_INTR2 :: CPU_CLEAR :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_6_MASK                 0x00000040
#define BCHP_IPI1_INTR2_CPU_CLEAR_SPARE_BIT_6_SHIFT                6

/* IPI1_INTR2 :: CPU_CLEAR :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_AVD0_MASK                        0x00000020
#define BCHP_IPI1_INTR2_CPU_CLEAR_AVD0_SHIFT                       5

/* IPI1_INTR2 :: CPU_CLEAR :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_RPDT_MASK                        0x00000010
#define BCHP_IPI1_INTR2_CPU_CLEAR_RPDT_SHIFT                       4

/* IPI1_INTR2 :: CPU_CLEAR :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_SSP_MASK                         0x00000008
#define BCHP_IPI1_INTR2_CPU_CLEAR_SSP_SHIFT                        3

/* IPI1_INTR2 :: CPU_CLEAR :: PCI [02:02] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_PCI_MASK                         0x00000004
#define BCHP_IPI1_INTR2_CPU_CLEAR_PCI_SHIFT                        2

/* IPI1_INTR2 :: CPU_CLEAR :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_TP1_MASK                         0x00000002
#define BCHP_IPI1_INTR2_CPU_CLEAR_TP1_SHIFT                        1

/* IPI1_INTR2 :: CPU_CLEAR :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_CLEAR_TP0_MASK                         0x00000001
#define BCHP_IPI1_INTR2_CPU_CLEAR_TP0_SHIFT                        0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_reserved0_MASK             0xffffff00
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_reserved0_SHIFT            8

/* IPI1_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_7_MASK           0x00000080
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_7_SHIFT          7

/* IPI1_INTR2 :: CPU_MASK_STATUS :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_6_MASK           0x00000040
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SPARE_BIT_6_SHIFT          6

/* IPI1_INTR2 :: CPU_MASK_STATUS :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_AVD0_MASK                  0x00000020
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_AVD0_SHIFT                 5

/* IPI1_INTR2 :: CPU_MASK_STATUS :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_RPDT_MASK                  0x00000010
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_RPDT_SHIFT                 4

/* IPI1_INTR2 :: CPU_MASK_STATUS :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SSP_MASK                   0x00000008
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_SSP_SHIFT                  3

/* IPI1_INTR2 :: CPU_MASK_STATUS :: PCI [02:02] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_PCI_MASK                   0x00000004
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_PCI_SHIFT                  2

/* IPI1_INTR2 :: CPU_MASK_STATUS :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_TP1_MASK                   0x00000002
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_TP1_SHIFT                  1

/* IPI1_INTR2 :: CPU_MASK_STATUS :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_TP0_MASK                   0x00000001
#define BCHP_IPI1_INTR2_CPU_MASK_STATUS_TP0_SHIFT                  0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_MASK_SET :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_reserved0_MASK                0xffffff00
#define BCHP_IPI1_INTR2_CPU_MASK_SET_reserved0_SHIFT               8

/* IPI1_INTR2 :: CPU_MASK_SET :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_7_MASK              0x00000080
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_7_SHIFT             7

/* IPI1_INTR2 :: CPU_MASK_SET :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_6_MASK              0x00000040
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SPARE_BIT_6_SHIFT             6

/* IPI1_INTR2 :: CPU_MASK_SET :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_AVD0_MASK                     0x00000020
#define BCHP_IPI1_INTR2_CPU_MASK_SET_AVD0_SHIFT                    5

/* IPI1_INTR2 :: CPU_MASK_SET :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_RPDT_MASK                     0x00000010
#define BCHP_IPI1_INTR2_CPU_MASK_SET_RPDT_SHIFT                    4

/* IPI1_INTR2 :: CPU_MASK_SET :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SSP_MASK                      0x00000008
#define BCHP_IPI1_INTR2_CPU_MASK_SET_SSP_SHIFT                     3

/* IPI1_INTR2 :: CPU_MASK_SET :: PCI [02:02] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_PCI_MASK                      0x00000004
#define BCHP_IPI1_INTR2_CPU_MASK_SET_PCI_SHIFT                     2

/* IPI1_INTR2 :: CPU_MASK_SET :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_TP1_MASK                      0x00000002
#define BCHP_IPI1_INTR2_CPU_MASK_SET_TP1_SHIFT                     1

/* IPI1_INTR2 :: CPU_MASK_SET :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_MASK_SET_TP0_MASK                      0x00000001
#define BCHP_IPI1_INTR2_CPU_MASK_SET_TP0_SHIFT                     0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* IPI1_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_reserved0_MASK              0xffffff00
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT             8

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_7_MASK            0x00000080
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_7_SHIFT           7

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_6_MASK            0x00000040
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SPARE_BIT_6_SHIFT           6

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_AVD0_MASK                   0x00000020
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_AVD0_SHIFT                  5

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_RPDT_MASK                   0x00000010
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_RPDT_SHIFT                  4

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: SSP [03:03] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SSP_MASK                    0x00000008
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_SSP_SHIFT                   3

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: PCI [02:02] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_PCI_MASK                    0x00000004
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_PCI_SHIFT                   2

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_TP1_MASK                    0x00000002
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_TP1_SHIFT                   1

/* IPI1_INTR2 :: CPU_MASK_CLEAR :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_TP0_MASK                    0x00000001
#define BCHP_IPI1_INTR2_CPU_MASK_CLEAR_TP0_SHIFT                   0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_STATUS :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_PCI_STATUS_reserved0_MASK                  0xffffff00
#define BCHP_IPI1_INTR2_PCI_STATUS_reserved0_SHIFT                 8

/* IPI1_INTR2 :: PCI_STATUS :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_7_MASK                0x00000080
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_7_SHIFT               7

/* IPI1_INTR2 :: PCI_STATUS :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_6_MASK                0x00000040
#define BCHP_IPI1_INTR2_PCI_STATUS_SPARE_BIT_6_SHIFT               6

/* IPI1_INTR2 :: PCI_STATUS :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_STATUS_AVD0_MASK                       0x00000020
#define BCHP_IPI1_INTR2_PCI_STATUS_AVD0_SHIFT                      5

/* IPI1_INTR2 :: PCI_STATUS :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_PCI_STATUS_RPDT_MASK                       0x00000010
#define BCHP_IPI1_INTR2_PCI_STATUS_RPDT_SHIFT                      4

/* IPI1_INTR2 :: PCI_STATUS :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_STATUS_SSP_MASK                        0x00000008
#define BCHP_IPI1_INTR2_PCI_STATUS_SSP_SHIFT                       3

/* IPI1_INTR2 :: PCI_STATUS :: PCI [02:02] */
#define BCHP_IPI1_INTR2_PCI_STATUS_PCI_MASK                        0x00000004
#define BCHP_IPI1_INTR2_PCI_STATUS_PCI_SHIFT                       2

/* IPI1_INTR2 :: PCI_STATUS :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_STATUS_TP1_MASK                        0x00000002
#define BCHP_IPI1_INTR2_PCI_STATUS_TP1_SHIFT                       1

/* IPI1_INTR2 :: PCI_STATUS :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_STATUS_TP0_MASK                        0x00000001
#define BCHP_IPI1_INTR2_PCI_STATUS_TP0_SHIFT                       0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_SET :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_PCI_SET_reserved0_MASK                     0xffffff00
#define BCHP_IPI1_INTR2_PCI_SET_reserved0_SHIFT                    8

/* IPI1_INTR2 :: PCI_SET :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_7_MASK                   0x00000080
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_7_SHIFT                  7

/* IPI1_INTR2 :: PCI_SET :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_6_MASK                   0x00000040
#define BCHP_IPI1_INTR2_PCI_SET_SPARE_BIT_6_SHIFT                  6

/* IPI1_INTR2 :: PCI_SET :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_SET_AVD0_MASK                          0x00000020
#define BCHP_IPI1_INTR2_PCI_SET_AVD0_SHIFT                         5

/* IPI1_INTR2 :: PCI_SET :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_PCI_SET_RPDT_MASK                          0x00000010
#define BCHP_IPI1_INTR2_PCI_SET_RPDT_SHIFT                         4

/* IPI1_INTR2 :: PCI_SET :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_SET_SSP_MASK                           0x00000008
#define BCHP_IPI1_INTR2_PCI_SET_SSP_SHIFT                          3

/* IPI1_INTR2 :: PCI_SET :: PCI [02:02] */
#define BCHP_IPI1_INTR2_PCI_SET_PCI_MASK                           0x00000004
#define BCHP_IPI1_INTR2_PCI_SET_PCI_SHIFT                          2

/* IPI1_INTR2 :: PCI_SET :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_SET_TP1_MASK                           0x00000002
#define BCHP_IPI1_INTR2_PCI_SET_TP1_SHIFT                          1

/* IPI1_INTR2 :: PCI_SET :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_SET_TP0_MASK                           0x00000001
#define BCHP_IPI1_INTR2_PCI_SET_TP0_SHIFT                          0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_CLEAR :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_reserved0_MASK                   0xffffff00
#define BCHP_IPI1_INTR2_PCI_CLEAR_reserved0_SHIFT                  8

/* IPI1_INTR2 :: PCI_CLEAR :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_7_MASK                 0x00000080
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_7_SHIFT                7

/* IPI1_INTR2 :: PCI_CLEAR :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_6_MASK                 0x00000040
#define BCHP_IPI1_INTR2_PCI_CLEAR_SPARE_BIT_6_SHIFT                6

/* IPI1_INTR2 :: PCI_CLEAR :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_AVD0_MASK                        0x00000020
#define BCHP_IPI1_INTR2_PCI_CLEAR_AVD0_SHIFT                       5

/* IPI1_INTR2 :: PCI_CLEAR :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_RPDT_MASK                        0x00000010
#define BCHP_IPI1_INTR2_PCI_CLEAR_RPDT_SHIFT                       4

/* IPI1_INTR2 :: PCI_CLEAR :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_SSP_MASK                         0x00000008
#define BCHP_IPI1_INTR2_PCI_CLEAR_SSP_SHIFT                        3

/* IPI1_INTR2 :: PCI_CLEAR :: PCI [02:02] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_PCI_MASK                         0x00000004
#define BCHP_IPI1_INTR2_PCI_CLEAR_PCI_SHIFT                        2

/* IPI1_INTR2 :: PCI_CLEAR :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_TP1_MASK                         0x00000002
#define BCHP_IPI1_INTR2_PCI_CLEAR_TP1_SHIFT                        1

/* IPI1_INTR2 :: PCI_CLEAR :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_CLEAR_TP0_MASK                         0x00000001
#define BCHP_IPI1_INTR2_PCI_CLEAR_TP0_SHIFT                        0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_reserved0_MASK             0xffffff00
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_reserved0_SHIFT            8

/* IPI1_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_7_MASK           0x00000080
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_7_SHIFT          7

/* IPI1_INTR2 :: PCI_MASK_STATUS :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_6_MASK           0x00000040
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SPARE_BIT_6_SHIFT          6

/* IPI1_INTR2 :: PCI_MASK_STATUS :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_AVD0_MASK                  0x00000020
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_AVD0_SHIFT                 5

/* IPI1_INTR2 :: PCI_MASK_STATUS :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_RPDT_MASK                  0x00000010
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_RPDT_SHIFT                 4

/* IPI1_INTR2 :: PCI_MASK_STATUS :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SSP_MASK                   0x00000008
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_SSP_SHIFT                  3

/* IPI1_INTR2 :: PCI_MASK_STATUS :: PCI [02:02] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_PCI_MASK                   0x00000004
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_PCI_SHIFT                  2

/* IPI1_INTR2 :: PCI_MASK_STATUS :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_TP1_MASK                   0x00000002
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_TP1_SHIFT                  1

/* IPI1_INTR2 :: PCI_MASK_STATUS :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_TP0_MASK                   0x00000001
#define BCHP_IPI1_INTR2_PCI_MASK_STATUS_TP0_SHIFT                  0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_MASK_SET :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_reserved0_MASK                0xffffff00
#define BCHP_IPI1_INTR2_PCI_MASK_SET_reserved0_SHIFT               8

/* IPI1_INTR2 :: PCI_MASK_SET :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_7_MASK              0x00000080
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_7_SHIFT             7

/* IPI1_INTR2 :: PCI_MASK_SET :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_6_MASK              0x00000040
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SPARE_BIT_6_SHIFT             6

/* IPI1_INTR2 :: PCI_MASK_SET :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_AVD0_MASK                     0x00000020
#define BCHP_IPI1_INTR2_PCI_MASK_SET_AVD0_SHIFT                    5

/* IPI1_INTR2 :: PCI_MASK_SET :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_RPDT_MASK                     0x00000010
#define BCHP_IPI1_INTR2_PCI_MASK_SET_RPDT_SHIFT                    4

/* IPI1_INTR2 :: PCI_MASK_SET :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SSP_MASK                      0x00000008
#define BCHP_IPI1_INTR2_PCI_MASK_SET_SSP_SHIFT                     3

/* IPI1_INTR2 :: PCI_MASK_SET :: PCI [02:02] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_PCI_MASK                      0x00000004
#define BCHP_IPI1_INTR2_PCI_MASK_SET_PCI_SHIFT                     2

/* IPI1_INTR2 :: PCI_MASK_SET :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_TP1_MASK                      0x00000002
#define BCHP_IPI1_INTR2_PCI_MASK_SET_TP1_SHIFT                     1

/* IPI1_INTR2 :: PCI_MASK_SET :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_MASK_SET_TP0_MASK                      0x00000001
#define BCHP_IPI1_INTR2_PCI_MASK_SET_TP0_SHIFT                     0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* IPI1_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:08] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_reserved0_MASK              0xffffff00
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT             8

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_7 [07:07] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_7_MASK            0x00000080
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_7_SHIFT           7

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: SPARE_BIT_6 [06:06] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_6_MASK            0x00000040
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SPARE_BIT_6_SHIFT           6

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: AVD0 [05:05] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_AVD0_MASK                   0x00000020
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_AVD0_SHIFT                  5

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: RPDT [04:04] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_RPDT_MASK                   0x00000010
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_RPDT_SHIFT                  4

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: SSP [03:03] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SSP_MASK                    0x00000008
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_SSP_SHIFT                   3

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: PCI [02:02] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_PCI_MASK                    0x00000004
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_PCI_SHIFT                   2

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: TP1 [01:01] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_TP1_MASK                    0x00000002
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_TP1_SHIFT                   1

/* IPI1_INTR2 :: PCI_MASK_CLEAR :: TP0 [00:00] */
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_TP0_MASK                    0x00000001
#define BCHP_IPI1_INTR2_PCI_MASK_CLEAR_TP0_SHIFT                   0

#endif /* #ifndef BCHP_IPI1_INTR2_H__ */

/* End of File */
