INFO-FLOW: Workspace /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36 opened at Fri May 10 16:34:38 EDT 2024
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.5 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command     create_platform done; 21.66 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 21.84 sec.
Execute   create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   set_directive_top -name test test 
INFO: [HLS 200-1510] Running: set_directive_top -name test test 
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.14 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 1.2 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.48 seconds. CPU system time: 0.69 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.172 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.484 GB.
Execute       set_directive_top test -name=test 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'd5.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling d5.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang d5.cpp -foptimization-record-file=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.cpp.clang.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/clang.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.11 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.24 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.59 seconds. CPU system time: 0.77 seconds. Elapsed time: 2.18 seconds; current allocated memory: 1.487 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.0.bc -args  "/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/d5.g.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.0.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.1.lower.bc -args /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.1.lower.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.2.m1.bc -args /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.2.m1.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.96 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.3.fpc.bc -args /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=test -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=test -reflow-float-conversion -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.3.fpc.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.8 sec.
Execute       run_link_or_opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.4.m2.bc -args /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.4.m2.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.5.gdce.bc -args /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=test 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.5.gdce.bc > /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=test -mllvm -hls-db-dir -mllvm /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.5.gdce.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,635 Compile/Link /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,635 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,505 Unroll/Inline /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,505 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,149 Performance/Pipeline /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,149 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,182 Optimizations /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,182 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_176_28' is marked as complete unroll implied by the pipeline pragma (d5.cpp:176:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_24' is marked as complete unroll implied by the pipeline pragma (d5.cpp:154:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_159_25' is marked as complete unroll implied by the pipeline pragma (d5.cpp:159:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_26' is marked as complete unroll implied by the pipeline pragma (d5.cpp:162:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_133_20' is marked as complete unroll implied by the pipeline pragma (d5.cpp:133:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_21' is marked as complete unroll implied by the pipeline pragma (d5.cpp:137:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_22' is marked as complete unroll implied by the pipeline pragma (d5.cpp:140:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_18' is marked as complete unroll implied by the pipeline pragma (d5.cpp:123:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_14' is marked as complete unroll implied by the pipeline pragma (d5.cpp:102:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_15' is marked as complete unroll implied by the pipeline pragma (d5.cpp:107:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_110_16' is marked as complete unroll implied by the pipeline pragma (d5.cpp:110:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_10' is marked as complete unroll implied by the pipeline pragma (d5.cpp:80:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_11' is marked as complete unroll implied by the pipeline pragma (d5.cpp:84:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_12' is marked as complete unroll implied by the pipeline pragma (d5.cpp:87:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_6' is marked as complete unroll implied by the pipeline pragma (d5.cpp:60:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_7' is marked as complete unroll implied by the pipeline pragma (d5.cpp:64:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_8' is marked as complete unroll implied by the pipeline pragma (d5.cpp:67:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_2' is marked as complete unroll implied by the pipeline pragma (d5.cpp:40:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_3' is marked as complete unroll implied by the pipeline pragma (d5.cpp:44:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_4' is marked as complete unroll implied by the pipeline pragma (d5.cpp:47:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_28' (d5.cpp:176:21) in function 'test' completely with a factor of 8 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_24' (d5.cpp:154:21) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_159_25' (d5.cpp:159:24) in function 'test' completely with a factor of 2 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_159_25' (d5.cpp:159:24) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_26' (d5.cpp:162:21) in function 'test' completely with a factor of 3 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_133_20' (d5.cpp:133:21) in function 'test' completely with a factor of 2 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_21' (d5.cpp:137:27) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_137_21' (d5.cpp:137:27) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_22' (d5.cpp:140:21) in function 'test' completely with a factor of 6 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_18' (d5.cpp:123:21) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_14' (d5.cpp:102:21) in function 'test' completely with a factor of 9 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_15' (d5.cpp:107:27) in function 'test' completely with a factor of 7 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_107_15' (d5.cpp:107:27) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_110_16' (d5.cpp:110:21) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_10' (d5.cpp:80:20) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_11' (d5.cpp:84:24) in function 'test' completely with a factor of 3 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_84_11' (d5.cpp:84:24) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_12' (d5.cpp:87:20) in function 'test' completely with a factor of 5 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_6' (d5.cpp:60:19) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_7' (d5.cpp:64:25) in function 'test' completely with a factor of 7 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_64_7' (d5.cpp:64:25) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_8' (d5.cpp:67:19) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_2' (d5.cpp:40:19) in function 'test' completely with a factor of 7 (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (d5.cpp:44:22) in function 'test' completely with a factor of 1 (d5.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_44_3' (d5.cpp:44:22) in function 'test' has been removed because the loop is unrolled completely (d5.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_4' (d5.cpp:47:19) in function 'test' completely with a factor of 7 (d5.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'arr': Complete partitioning on dimension 1. (d5.cpp:11:11)
INFO: [HLS 214-248] Applying array_partition to 'arg1_r': Complete partitioning on dimension 1. (d5.cpp:12:11)
INFO: [HLS 214-248] Applying array_partition to 'arg2_r': Complete partitioning on dimension 1. (d5.cpp:13:11)
INFO: [HLS 214-248] Applying array_partition to 'out1_w': Complete partitioning on dimension 1. (d5.cpp:14:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'ARRAY_1_READ'(d5.cpp:18:3) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (d5.cpp:18:3)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 in loop 'ARRAY_2_READ'(d5.cpp:25:3) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (d5.cpp:25:3)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 in loop 'ARRAY_WRITE'(d5.cpp:219:2) has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (d5.cpp:219:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.18 seconds. CPU system time: 0.79 seconds. Elapsed time: 9.02 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.489 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top test -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.0.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.1.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.2.prechk.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.491 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.g.1.bc to /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.o.1.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'ARRAY_1_READ' (d5.cpp:18) in function 'test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ARRAY_2_READ' (d5.cpp:25) in function 'test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ARRAY_WRITE' (d5.cpp:219) in function 'test' automatically.
Command         transform done; 0.19 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.o.1.tmp.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'test' (d5.cpp:3:2)...282 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.519 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.o.2.bc -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.590 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.67 sec.
Command     elaborate done; 11.88 sec.
Execute     ap_eval exec zip -j /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'test' ...
Execute       ap_set_top_model test 
Execute       get_model_list test -filter all-wo-channel -topdown 
Execute       preproc_iomode -model test 
Execute       preproc_iomode -model test_Pipeline_ARRAY_WRITE 
Execute       preproc_iomode -model test_Pipeline_VITIS_LOOP_151_23 
Execute       preproc_iomode -model test_Pipeline_VITIS_LOOP_130_19 
Execute       preproc_iomode -model test_Pipeline_VITIS_LOOP_120_17 
Execute       preproc_iomode -model test_Pipeline_VITIS_LOOP_77_9 
Execute       preproc_iomode -model test_Pipeline_VITIS_LOOP_57_5 
Execute       preproc_iomode -model test_Pipeline_ARRAY_2_READ 
Execute       preproc_iomode -model test_Pipeline_ARRAY_1_READ 
Execute       get_model_list test -filter all-wo-channel 
INFO-FLOW: Model list for configure: test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_57_5 test_Pipeline_VITIS_LOOP_77_9 test_Pipeline_VITIS_LOOP_120_17 test_Pipeline_VITIS_LOOP_130_19 test_Pipeline_VITIS_LOOP_151_23 test_Pipeline_ARRAY_WRITE test
INFO-FLOW: Configuring Module : test_Pipeline_ARRAY_1_READ ...
Execute       set_default_model test_Pipeline_ARRAY_1_READ 
Execute       apply_spec_resource_limit test_Pipeline_ARRAY_1_READ 
INFO-FLOW: Configuring Module : test_Pipeline_ARRAY_2_READ ...
Execute       set_default_model test_Pipeline_ARRAY_2_READ 
Execute       apply_spec_resource_limit test_Pipeline_ARRAY_2_READ 
INFO-FLOW: Configuring Module : test_Pipeline_VITIS_LOOP_57_5 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_57_5 
Execute       apply_spec_resource_limit test_Pipeline_VITIS_LOOP_57_5 
INFO-FLOW: Configuring Module : test_Pipeline_VITIS_LOOP_77_9 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_77_9 
Execute       apply_spec_resource_limit test_Pipeline_VITIS_LOOP_77_9 
INFO-FLOW: Configuring Module : test_Pipeline_VITIS_LOOP_120_17 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_120_17 
Execute       apply_spec_resource_limit test_Pipeline_VITIS_LOOP_120_17 
INFO-FLOW: Configuring Module : test_Pipeline_VITIS_LOOP_130_19 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_130_19 
Execute       apply_spec_resource_limit test_Pipeline_VITIS_LOOP_130_19 
INFO-FLOW: Configuring Module : test_Pipeline_VITIS_LOOP_151_23 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_151_23 
Execute       apply_spec_resource_limit test_Pipeline_VITIS_LOOP_151_23 
INFO-FLOW: Configuring Module : test_Pipeline_ARRAY_WRITE ...
Execute       set_default_model test_Pipeline_ARRAY_WRITE 
Execute       apply_spec_resource_limit test_Pipeline_ARRAY_WRITE 
INFO-FLOW: Configuring Module : test ...
Execute       set_default_model test 
Execute       apply_spec_resource_limit test 
INFO-FLOW: Model list for preprocess: test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_57_5 test_Pipeline_VITIS_LOOP_77_9 test_Pipeline_VITIS_LOOP_120_17 test_Pipeline_VITIS_LOOP_130_19 test_Pipeline_VITIS_LOOP_151_23 test_Pipeline_ARRAY_WRITE test
INFO-FLOW: Preprocessing Module: test_Pipeline_ARRAY_1_READ ...
Execute       set_default_model test_Pipeline_ARRAY_1_READ 
Execute       cdfg_preprocess -model test_Pipeline_ARRAY_1_READ 
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_1_READ 
INFO-FLOW: Preprocessing Module: test_Pipeline_ARRAY_2_READ ...
Execute       set_default_model test_Pipeline_ARRAY_2_READ 
Execute       cdfg_preprocess -model test_Pipeline_ARRAY_2_READ 
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_2_READ 
INFO-FLOW: Preprocessing Module: test_Pipeline_VITIS_LOOP_57_5 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_57_5 
Execute       cdfg_preprocess -model test_Pipeline_VITIS_LOOP_57_5 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_57_5 
INFO-FLOW: Preprocessing Module: test_Pipeline_VITIS_LOOP_77_9 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_77_9 
Execute       cdfg_preprocess -model test_Pipeline_VITIS_LOOP_77_9 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_77_9 
INFO-FLOW: Preprocessing Module: test_Pipeline_VITIS_LOOP_120_17 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_120_17 
Execute       cdfg_preprocess -model test_Pipeline_VITIS_LOOP_120_17 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_120_17 
INFO-FLOW: Preprocessing Module: test_Pipeline_VITIS_LOOP_130_19 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_130_19 
Execute       cdfg_preprocess -model test_Pipeline_VITIS_LOOP_130_19 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_130_19 
INFO-FLOW: Preprocessing Module: test_Pipeline_VITIS_LOOP_151_23 ...
Execute       set_default_model test_Pipeline_VITIS_LOOP_151_23 
Execute       cdfg_preprocess -model test_Pipeline_VITIS_LOOP_151_23 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_151_23 
INFO-FLOW: Preprocessing Module: test_Pipeline_ARRAY_WRITE ...
Execute       set_default_model test_Pipeline_ARRAY_WRITE 
Execute       cdfg_preprocess -model test_Pipeline_ARRAY_WRITE 
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_WRITE 
INFO-FLOW: Preprocessing Module: test ...
Execute       set_default_model test 
Execute       cdfg_preprocess -model test 
Execute       rtl_gen_preprocess test 
INFO-FLOW: Model list for synthesis: test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_57_5 test_Pipeline_VITIS_LOOP_77_9 test_Pipeline_VITIS_LOOP_120_17 test_Pipeline_VITIS_LOOP_130_19 test_Pipeline_VITIS_LOOP_151_23 test_Pipeline_ARRAY_WRITE test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_ARRAY_1_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_ARRAY_1_READ 
Execute       schedule -model test_Pipeline_ARRAY_1_READ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ARRAY_1_READ'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ARRAY_1_READ'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.593 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_1_READ.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_1_READ.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_ARRAY_1_READ.
Execute       set_default_model test_Pipeline_ARRAY_1_READ 
Execute       bind -model test_Pipeline_ARRAY_1_READ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.593 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_1_READ.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_1_READ.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_ARRAY_1_READ.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_ARRAY_2_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_ARRAY_2_READ 
Execute       schedule -model test_Pipeline_ARRAY_2_READ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ARRAY_2_READ'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ARRAY_2_READ'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.593 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_2_READ.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_2_READ.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_ARRAY_2_READ.
Execute       set_default_model test_Pipeline_ARRAY_2_READ 
Execute       bind -model test_Pipeline_ARRAY_2_READ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.593 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_2_READ.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_2_READ.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_ARRAY_2_READ.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_57_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_VITIS_LOOP_57_5 
Execute       schedule -model test_Pipeline_VITIS_LOOP_57_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_57_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.595 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_57_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_57_5.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_VITIS_LOOP_57_5.
Execute       set_default_model test_Pipeline_VITIS_LOOP_57_5 
Execute       bind -model test_Pipeline_VITIS_LOOP_57_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.595 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_57_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_57_5.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_VITIS_LOOP_57_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_VITIS_LOOP_77_9 
Execute       schedule -model test_Pipeline_VITIS_LOOP_77_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_77_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.7 seconds. CPU system time: 0 seconds. Elapsed time: 2.71 seconds; current allocated memory: 1.598 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_77_9.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_77_9.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_VITIS_LOOP_77_9.
Execute       set_default_model test_Pipeline_VITIS_LOOP_77_9 
Execute       bind -model test_Pipeline_VITIS_LOOP_77_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.598 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_77_9.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_77_9.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_VITIS_LOOP_77_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_120_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_VITIS_LOOP_120_17 
Execute       schedule -model test_Pipeline_VITIS_LOOP_120_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_17'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.598 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_120_17.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_120_17.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_VITIS_LOOP_120_17.
Execute       set_default_model test_Pipeline_VITIS_LOOP_120_17 
Execute       bind -model test_Pipeline_VITIS_LOOP_120_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.598 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_120_17.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_120_17.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_VITIS_LOOP_120_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_130_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_VITIS_LOOP_130_19 
Execute       schedule -model test_Pipeline_VITIS_LOOP_130_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_130_19'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.599 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_130_19.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_130_19.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_VITIS_LOOP_130_19.
Execute       set_default_model test_Pipeline_VITIS_LOOP_130_19 
Execute       bind -model test_Pipeline_VITIS_LOOP_130_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.599 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_130_19.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_130_19.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_VITIS_LOOP_130_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_VITIS_LOOP_151_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_VITIS_LOOP_151_23 
Execute       schedule -model test_Pipeline_VITIS_LOOP_151_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_151_23'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.45 seconds. CPU system time: 0 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.600 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_151_23.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_151_23.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_VITIS_LOOP_151_23.
Execute       set_default_model test_Pipeline_VITIS_LOOP_151_23 
Execute       bind -model test_Pipeline_VITIS_LOOP_151_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.600 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_151_23.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_151_23.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_VITIS_LOOP_151_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_Pipeline_ARRAY_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test_Pipeline_ARRAY_WRITE 
Execute       schedule -model test_Pipeline_ARRAY_WRITE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ARRAY_WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ARRAY_WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.600 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_WRITE.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_WRITE.sched.adb -f 
INFO-FLOW: Finish scheduling test_Pipeline_ARRAY_WRITE.
Execute       set_default_model test_Pipeline_ARRAY_WRITE 
Execute       bind -model test_Pipeline_ARRAY_WRITE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.600 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_WRITE.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_WRITE.bind.adb -f 
INFO-FLOW: Finish binding test_Pipeline_ARRAY_WRITE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model test 
Execute       schedule -model test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.25 seconds; current allocated memory: 1.607 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.sched.adb -f 
INFO-FLOW: Finish scheduling test.
Execute       set_default_model test 
Execute       bind -model test 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.607 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.63 sec.
Execute       db_write -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.bind.adb -f 
INFO-FLOW: Finish binding test.
Execute       get_model_list test -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_1_READ 
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_2_READ 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_57_5 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_77_9 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_120_17 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_130_19 
Execute       rtl_gen_preprocess test_Pipeline_VITIS_LOOP_151_23 
Execute       rtl_gen_preprocess test_Pipeline_ARRAY_WRITE 
Execute       rtl_gen_preprocess test 
INFO-FLOW: Model list for RTL generation: test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_57_5 test_Pipeline_VITIS_LOOP_77_9 test_Pipeline_VITIS_LOOP_120_17 test_Pipeline_VITIS_LOOP_130_19 test_Pipeline_VITIS_LOOP_151_23 test_Pipeline_ARRAY_WRITE test
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_ARRAY_1_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_ARRAY_1_READ -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_1_READ.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_ARRAY_1_READ' pipeline 'ARRAY_1_READ' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_1_READ/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_ARRAY_1_READ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.607 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_ARRAY_1_READ -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/vhdl/test_test_Pipeline_ARRAY_1_READ 
Execute       gen_rtl test_Pipeline_ARRAY_1_READ -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/verilog/test_test_Pipeline_ARRAY_1_READ 
Execute       syn_report -csynth -model test_Pipeline_ARRAY_1_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_ARRAY_1_READ_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_ARRAY_1_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_ARRAY_1_READ_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_ARRAY_1_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_1_READ.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_ARRAY_1_READ -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_1_READ.adb 
Execute       db_write -model test_Pipeline_ARRAY_1_READ -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_ARRAY_1_READ -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_1_READ 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_ARRAY_2_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_ARRAY_2_READ -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_2_READ.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_ARRAY_2_READ' pipeline 'ARRAY_2_READ' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_2_READ/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_ARRAY_2_READ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.607 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_ARRAY_2_READ -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/vhdl/test_test_Pipeline_ARRAY_2_READ 
Execute       gen_rtl test_Pipeline_ARRAY_2_READ -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/verilog/test_test_Pipeline_ARRAY_2_READ 
Execute       syn_report -csynth -model test_Pipeline_ARRAY_2_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_ARRAY_2_READ_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_ARRAY_2_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_ARRAY_2_READ_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_ARRAY_2_READ -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_2_READ.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_ARRAY_2_READ -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_2_READ.adb 
Execute       db_write -model test_Pipeline_ARRAY_2_READ -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_ARRAY_2_READ -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_2_READ 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_57_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_VITIS_LOOP_57_5 -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_57_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_57_5' pipeline 'VITIS_LOOP_57_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_57_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.611 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_57_5 -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/vhdl/test_test_Pipeline_VITIS_LOOP_57_5 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_57_5 -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/verilog/test_test_Pipeline_VITIS_LOOP_57_5 
Execute       syn_report -csynth -model test_Pipeline_VITIS_LOOP_57_5 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_VITIS_LOOP_57_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_VITIS_LOOP_57_5 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_VITIS_LOOP_57_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_VITIS_LOOP_57_5 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_57_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_VITIS_LOOP_57_5 -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_57_5.adb 
Execute       db_write -model test_Pipeline_VITIS_LOOP_57_5 -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_VITIS_LOOP_57_5 -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_57_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_77_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_VITIS_LOOP_77_9 -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_77_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_77_9' pipeline 'VITIS_LOOP_77_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_77_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.615 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_77_9 -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/vhdl/test_test_Pipeline_VITIS_LOOP_77_9 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_77_9 -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/verilog/test_test_Pipeline_VITIS_LOOP_77_9 
Execute       syn_report -csynth -model test_Pipeline_VITIS_LOOP_77_9 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_VITIS_LOOP_77_9_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_VITIS_LOOP_77_9 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_VITIS_LOOP_77_9_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_VITIS_LOOP_77_9 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_77_9.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_VITIS_LOOP_77_9 -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_77_9.adb 
Execute       db_write -model test_Pipeline_VITIS_LOOP_77_9 -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_VITIS_LOOP_77_9 -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_77_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_120_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_VITIS_LOOP_120_17 -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_120_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_120_17' pipeline 'VITIS_LOOP_120_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_120_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.620 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_120_17 -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/vhdl/test_test_Pipeline_VITIS_LOOP_120_17 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_120_17 -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/verilog/test_test_Pipeline_VITIS_LOOP_120_17 
Execute       syn_report -csynth -model test_Pipeline_VITIS_LOOP_120_17 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_VITIS_LOOP_120_17_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_VITIS_LOOP_120_17 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_VITIS_LOOP_120_17_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_VITIS_LOOP_120_17 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_120_17.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_VITIS_LOOP_120_17 -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_120_17.adb 
Execute       db_write -model test_Pipeline_VITIS_LOOP_120_17 -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_VITIS_LOOP_120_17 -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_120_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_130_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_VITIS_LOOP_130_19 -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_130_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_130_19' pipeline 'VITIS_LOOP_130_19' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_7_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_130_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.623 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_130_19 -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/vhdl/test_test_Pipeline_VITIS_LOOP_130_19 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_130_19 -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/verilog/test_test_Pipeline_VITIS_LOOP_130_19 
Execute       syn_report -csynth -model test_Pipeline_VITIS_LOOP_130_19 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_VITIS_LOOP_130_19_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_VITIS_LOOP_130_19 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_VITIS_LOOP_130_19_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_VITIS_LOOP_130_19 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_130_19.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_VITIS_LOOP_130_19 -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_130_19.adb 
Execute       db_write -model test_Pipeline_VITIS_LOOP_130_19 -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_VITIS_LOOP_130_19 -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_130_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_VITIS_LOOP_151_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_VITIS_LOOP_151_23 -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_151_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_VITIS_LOOP_151_23' pipeline 'VITIS_LOOP_151_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_6_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_VITIS_LOOP_151_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.627 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_151_23 -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/vhdl/test_test_Pipeline_VITIS_LOOP_151_23 
Execute       gen_rtl test_Pipeline_VITIS_LOOP_151_23 -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/verilog/test_test_Pipeline_VITIS_LOOP_151_23 
Execute       syn_report -csynth -model test_Pipeline_VITIS_LOOP_151_23 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_VITIS_LOOP_151_23_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_VITIS_LOOP_151_23 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_VITIS_LOOP_151_23_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_VITIS_LOOP_151_23 -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_151_23.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_VITIS_LOOP_151_23 -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_151_23.adb 
Execute       db_write -model test_Pipeline_VITIS_LOOP_151_23 -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_VITIS_LOOP_151_23 -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_151_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_Pipeline_ARRAY_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test_Pipeline_ARRAY_WRITE -top_prefix test_ -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_WRITE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'test_Pipeline_ARRAY_WRITE' pipeline 'ARRAY_WRITE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'test_Pipeline_ARRAY_WRITE/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_Pipeline_ARRAY_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.629 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test_Pipeline_ARRAY_WRITE -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/vhdl/test_test_Pipeline_ARRAY_WRITE 
Execute       gen_rtl test_Pipeline_ARRAY_WRITE -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/verilog/test_test_Pipeline_ARRAY_WRITE 
Execute       syn_report -csynth -model test_Pipeline_ARRAY_WRITE -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_ARRAY_WRITE_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model test_Pipeline_ARRAY_WRITE -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_Pipeline_ARRAY_WRITE_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model test_Pipeline_ARRAY_WRITE -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_WRITE.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model test_Pipeline_ARRAY_WRITE -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_WRITE.adb 
Execute       db_write -model test_Pipeline_ARRAY_WRITE -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test_Pipeline_ARRAY_WRITE -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_WRITE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model test -top_prefix  -sub_prefix test_ -mg_file /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/out1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/arg1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/arg2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'test' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'out1', 'arg1', 'arg2' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'test' is 6721 from HDL expression: (1'b1 == ap_CS_fsm_state30)
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 74 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.638 GB.
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       gen_rtl test -istop -style xilinx -f -lang vhdl -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/vhdl/test 
Command       gen_rtl done; 0.36 sec.
Execute       gen_rtl test -istop -style xilinx -f -lang vlog -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/verilog/test 
Command       gen_rtl done; 0.15 sec.
Execute       syn_report -csynth -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.17 sec.
Execute       syn_report -rtlxml -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/test_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       syn_report -verbosereport -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.93 sec.
Execute       db_write -model test -f -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.adb 
Command       db_write done; 0.26 sec.
Execute       db_write -model test -bindview -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info test -p /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test 
Execute       export_constraint_db -f -tool general -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.constraint.tcl 
Execute       syn_report -designview -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.design.xml 
Command       syn_report done; 0.53 sec.
Execute       syn_report -csynthDesign -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/csynth.rpt -MHOut /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model test -o /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.protoinst 
Execute       sc_get_clocks test 
Execute       sc_get_portdomain test 
INFO-FLOW: Model list for RTL component generation: test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_57_5 test_Pipeline_VITIS_LOOP_77_9 test_Pipeline_VITIS_LOOP_120_17 test_Pipeline_VITIS_LOOP_130_19 test_Pipeline_VITIS_LOOP_151_23 test_Pipeline_ARRAY_WRITE test
INFO-FLOW: Handling components in module [test_Pipeline_ARRAY_1_READ] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_1_READ.compgen.tcl 
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test_Pipeline_ARRAY_2_READ] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_2_READ.compgen.tcl 
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test_Pipeline_VITIS_LOOP_57_5] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_57_5.compgen.tcl 
INFO-FLOW: Found component test_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model test_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component test_mux_16_4_32_1_1.
INFO-FLOW: Append model test_mux_16_4_32_1_1
INFO-FLOW: Found component test_mux_16_4_32_1_1.
INFO-FLOW: Append model test_mux_16_4_32_1_1
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test_Pipeline_VITIS_LOOP_77_9] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_77_9.compgen.tcl 
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test_Pipeline_VITIS_LOOP_120_17] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_120_17.compgen.tcl 
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test_Pipeline_VITIS_LOOP_130_19] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_130_19.compgen.tcl 
INFO-FLOW: Found component test_mux_7_3_32_1_1.
INFO-FLOW: Append model test_mux_7_3_32_1_1
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test_Pipeline_VITIS_LOOP_151_23] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_151_23.compgen.tcl 
INFO-FLOW: Found component test_mux_15_4_32_1_1.
INFO-FLOW: Append model test_mux_15_4_32_1_1
INFO-FLOW: Found component test_mux_6_3_32_1_1.
INFO-FLOW: Append model test_mux_6_3_32_1_1
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test_Pipeline_ARRAY_WRITE] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_WRITE.compgen.tcl 
INFO-FLOW: Found component test_mux_16_4_29_1_1.
INFO-FLOW: Append model test_mux_16_4_29_1_1
INFO-FLOW: Found component test_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [test] ... 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.compgen.tcl 
INFO-FLOW: Found component test_mem_m_axi.
INFO-FLOW: Append model test_mem_m_axi
INFO-FLOW: Found component test_control_s_axi.
INFO-FLOW: Append model test_control_s_axi
INFO-FLOW: Append model test_Pipeline_ARRAY_1_READ
INFO-FLOW: Append model test_Pipeline_ARRAY_2_READ
INFO-FLOW: Append model test_Pipeline_VITIS_LOOP_57_5
INFO-FLOW: Append model test_Pipeline_VITIS_LOOP_77_9
INFO-FLOW: Append model test_Pipeline_VITIS_LOOP_120_17
INFO-FLOW: Append model test_Pipeline_VITIS_LOOP_130_19
INFO-FLOW: Append model test_Pipeline_VITIS_LOOP_151_23
INFO-FLOW: Append model test_Pipeline_ARRAY_WRITE
INFO-FLOW: Append model test
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: test_flow_control_loop_pipe_sequential_init test_flow_control_loop_pipe_sequential_init test_mul_32ns_32ns_64_1_1 test_mux_16_4_32_1_1 test_mux_16_4_32_1_1 test_flow_control_loop_pipe_sequential_init test_flow_control_loop_pipe_sequential_init test_flow_control_loop_pipe_sequential_init test_mux_7_3_32_1_1 test_flow_control_loop_pipe_sequential_init test_mux_15_4_32_1_1 test_mux_6_3_32_1_1 test_flow_control_loop_pipe_sequential_init test_mux_16_4_29_1_1 test_flow_control_loop_pipe_sequential_init test_mem_m_axi test_control_s_axi test_Pipeline_ARRAY_1_READ test_Pipeline_ARRAY_2_READ test_Pipeline_VITIS_LOOP_57_5 test_Pipeline_VITIS_LOOP_77_9 test_Pipeline_VITIS_LOOP_120_17 test_Pipeline_VITIS_LOOP_130_19 test_Pipeline_VITIS_LOOP_151_23 test_Pipeline_ARRAY_WRITE test
INFO-FLOW: Generating /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model test_mux_16_4_32_1_1
INFO-FLOW: To file: write model test_mux_16_4_32_1_1
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_mux_7_3_32_1_1
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_mux_15_4_32_1_1
INFO-FLOW: To file: write model test_mux_6_3_32_1_1
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_mux_16_4_29_1_1
INFO-FLOW: To file: write model test_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model test_mem_m_axi
INFO-FLOW: To file: write model test_control_s_axi
INFO-FLOW: To file: write model test_Pipeline_ARRAY_1_READ
INFO-FLOW: To file: write model test_Pipeline_ARRAY_2_READ
INFO-FLOW: To file: write model test_Pipeline_VITIS_LOOP_57_5
INFO-FLOW: To file: write model test_Pipeline_VITIS_LOOP_77_9
INFO-FLOW: To file: write model test_Pipeline_VITIS_LOOP_120_17
INFO-FLOW: To file: write model test_Pipeline_VITIS_LOOP_130_19
INFO-FLOW: To file: write model test_Pipeline_VITIS_LOOP_151_23
INFO-FLOW: To file: write model test_Pipeline_ARRAY_WRITE
INFO-FLOW: To file: write model test
INFO-FLOW: Generating /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/vhdl' dstVlogDir='/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/vlog' tclDir='/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db' modelList='test_flow_control_loop_pipe_sequential_init
test_flow_control_loop_pipe_sequential_init
test_mul_32ns_32ns_64_1_1
test_mux_16_4_32_1_1
test_mux_16_4_32_1_1
test_flow_control_loop_pipe_sequential_init
test_flow_control_loop_pipe_sequential_init
test_flow_control_loop_pipe_sequential_init
test_mux_7_3_32_1_1
test_flow_control_loop_pipe_sequential_init
test_mux_15_4_32_1_1
test_mux_6_3_32_1_1
test_flow_control_loop_pipe_sequential_init
test_mux_16_4_29_1_1
test_flow_control_loop_pipe_sequential_init
test_mem_m_axi
test_control_s_axi
test_Pipeline_ARRAY_1_READ
test_Pipeline_ARRAY_2_READ
test_Pipeline_VITIS_LOOP_57_5
test_Pipeline_VITIS_LOOP_77_9
test_Pipeline_VITIS_LOOP_120_17
test_Pipeline_VITIS_LOOP_130_19
test_Pipeline_VITIS_LOOP_151_23
test_Pipeline_ARRAY_WRITE
test
' expOnly='0'
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_1_READ.compgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_2_READ.compgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_57_5.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_77_9.compgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_120_17.compgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_130_19.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_151_23.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_WRITE.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.13 seconds; current allocated memory: 1.655 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='test_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='test_flow_control_loop_pipe_sequential_init
test_flow_control_loop_pipe_sequential_init
test_mul_32ns_32ns_64_1_1
test_mux_16_4_32_1_1
test_mux_16_4_32_1_1
test_flow_control_loop_pipe_sequential_init
test_flow_control_loop_pipe_sequential_init
test_flow_control_loop_pipe_sequential_init
test_mux_7_3_32_1_1
test_flow_control_loop_pipe_sequential_init
test_mux_15_4_32_1_1
test_mux_6_3_32_1_1
test_flow_control_loop_pipe_sequential_init
test_mux_16_4_29_1_1
test_flow_control_loop_pipe_sequential_init
test_mem_m_axi
test_control_s_axi
test_Pipeline_ARRAY_1_READ
test_Pipeline_ARRAY_2_READ
test_Pipeline_VITIS_LOOP_57_5
test_Pipeline_VITIS_LOOP_77_9
test_Pipeline_VITIS_LOOP_120_17
test_Pipeline_VITIS_LOOP_130_19
test_Pipeline_VITIS_LOOP_151_23
test_Pipeline_ARRAY_WRITE
test
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/top-io-be.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.rtl_wrap.cfg.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_1_READ.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_2_READ.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_57_5.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_77_9.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_120_17.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_130_19.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_VITIS_LOOP_151_23.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test_Pipeline_ARRAY_WRITE.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.tbgen.tcl 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/test.constraint.tcl 
Execute       sc_get_clocks test 
Execute       source /export/hdd/scratch/km304/MSThesis/EllipticCurves/fiat_p448_carry_mul/OptimizedDesigns/D5/D5/comb_36/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE test LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME mem_m_axi_U SOURCE {} VARIABLE {} MODULE test LOOP {} BUNDLEDNAME mem DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST test MODULE2INSTS {test test test_Pipeline_ARRAY_1_READ grp_test_Pipeline_ARRAY_1_READ_fu_418 test_Pipeline_ARRAY_2_READ grp_test_Pipeline_ARRAY_2_READ_fu_441 test_Pipeline_VITIS_LOOP_57_5 grp_test_Pipeline_VITIS_LOOP_57_5_fu_464 test_Pipeline_VITIS_LOOP_120_17 grp_test_Pipeline_VITIS_LOOP_120_17_fu_490 test_Pipeline_VITIS_LOOP_77_9 grp_test_Pipeline_VITIS_LOOP_77_9_fu_511 test_Pipeline_VITIS_LOOP_130_19 grp_test_Pipeline_VITIS_LOOP_130_19_fu_575 test_Pipeline_VITIS_LOOP_151_23 grp_test_Pipeline_VITIS_LOOP_151_23_fu_604 test_Pipeline_ARRAY_WRITE grp_test_Pipeline_ARRAY_WRITE_fu_642} INST2MODULE {test test grp_test_Pipeline_ARRAY_1_READ_fu_418 test_Pipeline_ARRAY_1_READ grp_test_Pipeline_ARRAY_2_READ_fu_441 test_Pipeline_ARRAY_2_READ grp_test_Pipeline_VITIS_LOOP_57_5_fu_464 test_Pipeline_VITIS_LOOP_57_5 grp_test_Pipeline_VITIS_LOOP_120_17_fu_490 test_Pipeline_VITIS_LOOP_120_17 grp_test_Pipeline_VITIS_LOOP_77_9_fu_511 test_Pipeline_VITIS_LOOP_77_9 grp_test_Pipeline_VITIS_LOOP_130_19_fu_575 test_Pipeline_VITIS_LOOP_130_19 grp_test_Pipeline_VITIS_LOOP_151_23_fu_604 test_Pipeline_VITIS_LOOP_151_23 grp_test_Pipeline_ARRAY_WRITE_fu_642 test_Pipeline_ARRAY_WRITE} INSTDATA {test {DEPTH 1 CHILDREN {grp_test_Pipeline_ARRAY_1_READ_fu_418 grp_test_Pipeline_ARRAY_2_READ_fu_441 grp_test_Pipeline_VITIS_LOOP_57_5_fu_464 grp_test_Pipeline_VITIS_LOOP_120_17_fu_490 grp_test_Pipeline_VITIS_LOOP_77_9_fu_511 grp_test_Pipeline_VITIS_LOOP_130_19_fu_575 grp_test_Pipeline_VITIS_LOOP_151_23_fu_604 grp_test_Pipeline_ARRAY_WRITE_fu_642}} grp_test_Pipeline_ARRAY_1_READ_fu_418 {DEPTH 2 CHILDREN {}} grp_test_Pipeline_ARRAY_2_READ_fu_441 {DEPTH 2 CHILDREN {}} grp_test_Pipeline_VITIS_LOOP_57_5_fu_464 {DEPTH 2 CHILDREN {}} grp_test_Pipeline_VITIS_LOOP_120_17_fu_490 {DEPTH 2 CHILDREN {}} grp_test_Pipeline_VITIS_LOOP_77_9_fu_511 {DEPTH 2 CHILDREN {}} grp_test_Pipeline_VITIS_LOOP_130_19_fu_575 {DEPTH 2 CHILDREN {}} grp_test_Pipeline_VITIS_LOOP_151_23_fu_604 {DEPTH 2 CHILDREN {}} grp_test_Pipeline_ARRAY_WRITE_fu_642 {DEPTH 2 CHILDREN {}}} MODULEDATA {test_Pipeline_ARRAY_1_READ {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_325_p2 SOURCE d5.cpp:18 VARIABLE add_ln18 LOOP ARRAY_1_READ BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} test_Pipeline_ARRAY_2_READ {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_325_p2 SOURCE d5.cpp:25 VARIABLE add_ln25 LOOP ARRAY_2_READ BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} test_Pipeline_VITIS_LOOP_57_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_358_p2 SOURCE d5.cpp:57 VARIABLE empty LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U37 SOURCE d5.cpp:70 VARIABLE mul_ln70 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_431_p2 SOURCE d5.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U38 SOURCE d5.cpp:70 VARIABLE mul_ln70_1 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_476_p2 SOURCE d5.cpp:70 VARIABLE add_ln70_1 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_11_fu_486_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_11 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U39 SOURCE d5.cpp:70 VARIABLE mul_ln70_2 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_2_fu_632_p2 SOURCE d5.cpp:70 VARIABLE add_ln70_2 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_12_fu_502_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_12 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U40 SOURCE d5.cpp:70 VARIABLE mul_ln70_3 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_3_fu_689_p2 SOURCE d5.cpp:70 VARIABLE add_ln70_3 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_fu_522_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U41 SOURCE d5.cpp:70 VARIABLE mul_ln70_4 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_4_fu_745_p2 SOURCE d5.cpp:70 VARIABLE add_ln70_4 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_1_fu_754_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_1 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U42 SOURCE d5.cpp:70 VARIABLE mul_ln70_5 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_5_fu_809_p2 SOURCE d5.cpp:70 VARIABLE add_ln70_5 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_6_fu_824_p17 SOURCE d5.cpp:35 VARIABLE sub_ln35_2 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U43 SOURCE d5.cpp:70 VARIABLE mul_ln70_6 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_6_fu_860_p2 SOURCE d5.cpp:70 VARIABLE add_ln70_6 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_540_p2 SOURCE d5.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} test_Pipeline_VITIS_LOOP_77_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_800_p2 SOURCE d5.cpp:77 VARIABLE empty LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U75 SOURCE d5.cpp:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_865_p2 SOURCE d5.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U76 SOURCE d5.cpp:90 VARIABLE mul_ln90_1 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_910_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_1 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME k_fu_920_p2 SOURCE d5.cpp:35 VARIABLE k LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U77 SOURCE d5.cpp:90 VARIABLE mul_ln90_2 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_2_fu_1186_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_2 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME k_1_fu_936_p2 SOURCE d5.cpp:91 VARIABLE k_1 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U78 SOURCE d5.cpp:90 VARIABLE mul_ln90_3 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_3_fu_1243_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_3 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_fu_956_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U79 SOURCE d5.cpp:90 VARIABLE mul_ln90_4 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_4_fu_1299_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_4 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_1_fu_972_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_1 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U80 SOURCE d5.cpp:90 VARIABLE mul_ln90_5 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_5_fu_1354_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_5 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_2_fu_988_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_2 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U81 SOURCE d5.cpp:90 VARIABLE mul_ln90_6 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_6_fu_1408_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_6 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_6_fu_1004_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_6 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U82 SOURCE d5.cpp:90 VARIABLE mul_ln90_7 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_7_fu_1461_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_7 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_7_fu_1020_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_7 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U83 SOURCE d5.cpp:90 VARIABLE mul_ln90_8 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_8_fu_1513_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_8 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_8_fu_1522_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_8 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U84 SOURCE d5.cpp:90 VARIABLE mul_ln90_9 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_9_fu_1573_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_9 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_9_fu_1582_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_9 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U85 SOURCE d5.cpp:90 VARIABLE mul_ln90_10 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_10_fu_1633_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_10 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_10_fu_1642_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_10 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U86 SOURCE d5.cpp:90 VARIABLE mul_ln90_11 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_11_fu_1757_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_11 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_3_fu_1651_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_3 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U87 SOURCE d5.cpp:90 VARIABLE mul_ln90_12 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_12_fu_1805_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_12 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_4_fu_1814_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_4 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U88 SOURCE d5.cpp:90 VARIABLE mul_ln90_13 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_13_fu_1861_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_13 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_16_fu_1876_p17 SOURCE d5.cpp:35 VARIABLE sub_ln35_5 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U89 SOURCE d5.cpp:90 VARIABLE mul_ln90_14 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_14_fu_1904_p2 SOURCE d5.cpp:90 VARIABLE add_ln90_14 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_1082_p2 SOURCE d5.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_77_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 60 BRAM 0 URAM 0}} test_Pipeline_VITIS_LOOP_120_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_256_p2 SOURCE d5.cpp:126 VARIABLE add_ln126 LOOP VITIS_LOOP_120_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U164 SOURCE d5.cpp:126 VARIABLE mul_ln126 LOOP VITIS_LOOP_120_17 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_1_fu_297_p2 SOURCE d5.cpp:126 VARIABLE add_ln126_1 LOOP VITIS_LOOP_120_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_303_p2 SOURCE d5.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_120_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} test_Pipeline_VITIS_LOOP_130_19 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U184 SOURCE d5.cpp:143 VARIABLE mul_ln143 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_543_p2 SOURCE d5.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_6_fu_569_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_6 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_7_fu_622_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_7 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_8_fu_674_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_8 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U185 SOURCE d5.cpp:143 VARIABLE mul_ln143_1 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U186 SOURCE d5.cpp:143 VARIABLE mul_ln143_2 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U187 SOURCE d5.cpp:143 VARIABLE mul_ln143_3 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U188 SOURCE d5.cpp:143 VARIABLE mul_ln143_4 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_9_fu_860_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_9 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U189 SOURCE d5.cpp:143 VARIABLE mul_ln143_5 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U190 SOURCE d5.cpp:143 VARIABLE mul_ln143_6 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_10_fu_951_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_10 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U191 SOURCE d5.cpp:143 VARIABLE mul_ln143_7 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U192 SOURCE d5.cpp:143 VARIABLE mul_ln143_8 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_29_fu_1034_p17 SOURCE d5.cpp:35 VARIABLE sub_ln35_11 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U193 SOURCE d5.cpp:143 VARIABLE mul_ln143_9 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U194 SOURCE d5.cpp:143 VARIABLE mul_ln143_10 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_492_p2 SOURCE d5.cpp:130 VARIABLE add_ln130 LOOP VITIS_LOOP_130_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 44 BRAM 0 URAM 0}} test_Pipeline_VITIS_LOOP_151_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_435_p2 SOURCE d5.cpp:158 VARIABLE add_ln158 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U230 SOURCE d5.cpp:165 VARIABLE mul_ln165 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_511_p2 SOURCE d5.cpp:165 VARIABLE add_ln165 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U231 SOURCE d5.cpp:165 VARIABLE mul_ln165_1 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_1_fu_554_p2 SOURCE d5.cpp:165 VARIABLE add_ln165_1 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_568_p2 SOURCE d5.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U232 SOURCE d5.cpp:165 VARIABLE mul_ln165_2 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_2_fu_621_p2 SOURCE d5.cpp:165 VARIABLE add_ln165_2 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_12_fu_631_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35_12 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U233 SOURCE d5.cpp:165 VARIABLE mul_ln165_3 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_3_fu_798_p2 SOURCE d5.cpp:165 VARIABLE add_ln165_3 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_fu_669_p2 SOURCE d5.cpp:35 VARIABLE sub_ln35 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U234 SOURCE d5.cpp:165 VARIABLE mul_ln165_4 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_4_fu_821_p2 SOURCE d5.cpp:165 VARIABLE add_ln165_4 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_22_fu_713_p17 SOURCE d5.cpp:35 VARIABLE sub_ln35_13 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U235 SOURCE d5.cpp:165 VARIABLE mul_ln165_5 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_5_fu_844_p2 SOURCE d5.cpp:165 VARIABLE add_ln165_5 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_741_p2 SOURCE d5.cpp:151 VARIABLE add_ln151 LOOP VITIS_LOOP_151_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 24 BRAM 0 URAM 0}} test_Pipeline_ARRAY_WRITE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_280_p2 SOURCE d5.cpp:219 VARIABLE add_ln219 LOOP ARRAY_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} test {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U299 SOURCE d5.cpp:50 VARIABLE mul_ln50 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U300 SOURCE d5.cpp:50 VARIABLE mul_ln50_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U301 SOURCE d5.cpp:50 VARIABLE mul_ln50_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U302 SOURCE d5.cpp:50 VARIABLE mul_ln50_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U303 SOURCE d5.cpp:50 VARIABLE mul_ln50_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U304 SOURCE d5.cpp:50 VARIABLE mul_ln50_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U305 SOURCE d5.cpp:50 VARIABLE mul_ln50_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U306 SOURCE d5.cpp:50 VARIABLE mul_ln50_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U307 SOURCE d5.cpp:50 VARIABLE mul_ln50_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U308 SOURCE d5.cpp:50 VARIABLE mul_ln50_9 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U309 SOURCE d5.cpp:50 VARIABLE mul_ln50_10 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U310 SOURCE d5.cpp:50 VARIABLE mul_ln50_11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U311 SOURCE d5.cpp:50 VARIABLE mul_ln50_12 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U312 SOURCE d5.cpp:50 VARIABLE mul_ln50_13 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U313 SOURCE d5.cpp:50 VARIABLE mul_ln50_14 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U314 SOURCE d5.cpp:50 VARIABLE mul_ln50_15 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U315 SOURCE d5.cpp:50 VARIABLE mul_ln50_16 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U316 SOURCE d5.cpp:50 VARIABLE mul_ln50_17 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U317 SOURCE d5.cpp:50 VARIABLE mul_ln50_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U299 SOURCE d5.cpp:50 VARIABLE mul_ln50_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U300 SOURCE d5.cpp:50 VARIABLE mul_ln50_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U301 SOURCE d5.cpp:50 VARIABLE arr_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U318 SOURCE d5.cpp:50 VARIABLE mul_ln50_22 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U319 SOURCE d5.cpp:50 VARIABLE mul_ln50_23 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U320 SOURCE d5.cpp:50 VARIABLE mul_ln50_24 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U321 SOURCE d5.cpp:50 VARIABLE mul_ln50_25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U322 SOURCE d5.cpp:50 VARIABLE mul_ln50_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U323 SOURCE d5.cpp:50 VARIABLE mul_ln50_27 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_20_fu_1288_p2 SOURCE d5.cpp:50 VARIABLE arr_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_4_fu_1314_p2 SOURCE d5.cpp:50 VARIABLE add_ln50_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_10_fu_1352_p2 SOURCE d5.cpp:50 VARIABLE add_ln50_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_15_fu_1383_p2 SOURCE d5.cpp:50 VARIABLE add_ln50_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_961_p2 SOURCE d5.cpp:50 VARIABLE add_ln50_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U299 SOURCE d5.cpp:113 VARIABLE mul_ln113 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U300 SOURCE d5.cpp:113 VARIABLE mul_ln113_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U299 SOURCE d5.cpp:113 VARIABLE mul_ln113_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U301 SOURCE d5.cpp:113 VARIABLE mul_ln113_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U302 SOURCE d5.cpp:113 VARIABLE mul_ln113_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U300 SOURCE d5.cpp:113 VARIABLE mul_ln113_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U303 SOURCE d5.cpp:113 VARIABLE mul_ln113_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U304 SOURCE d5.cpp:113 VARIABLE mul_ln113_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U305 SOURCE d5.cpp:113 VARIABLE mul_ln113_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U301 SOURCE d5.cpp:113 VARIABLE mul_ln113_9 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U302 SOURCE d5.cpp:113 VARIABLE mul_ln113_10 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U303 SOURCE d5.cpp:113 VARIABLE mul_ln113_11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U306 SOURCE d5.cpp:113 VARIABLE mul_ln113_12 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U307 SOURCE d5.cpp:113 VARIABLE mul_ln113_13 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U308 SOURCE d5.cpp:113 VARIABLE mul_ln113_14 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U309 SOURCE d5.cpp:113 VARIABLE mul_ln113_15 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U310 SOURCE d5.cpp:113 VARIABLE mul_ln113_16 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U311 SOURCE d5.cpp:113 VARIABLE mul_ln113_17 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U312 SOURCE d5.cpp:113 VARIABLE mul_ln113_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U313 SOURCE d5.cpp:113 VARIABLE mul_ln113_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U304 SOURCE d5.cpp:113 VARIABLE mul_ln113_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U305 SOURCE d5.cpp:113 VARIABLE mul_ln113_21 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U306 SOURCE d5.cpp:113 VARIABLE mul_ln113_22 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U307 SOURCE d5.cpp:113 VARIABLE mul_ln113_23 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U308 SOURCE d5.cpp:113 VARIABLE mul_ln113_24 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U309 SOURCE d5.cpp:113 VARIABLE mul_ln113_25 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U310 SOURCE d5.cpp:113 VARIABLE mul_ln113_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U311 SOURCE d5.cpp:113 VARIABLE mul_ln113_27 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U312 SOURCE d5.cpp:113 VARIABLE mul_ln113_28 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U313 SOURCE d5.cpp:113 VARIABLE mul_ln113_29 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U314 SOURCE d5.cpp:113 VARIABLE mul_ln113_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U315 SOURCE d5.cpp:113 VARIABLE mul_ln113_31 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U316 SOURCE d5.cpp:113 VARIABLE mul_ln113_32 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U314 SOURCE d5.cpp:113 VARIABLE mul_ln113_33 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U315 SOURCE d5.cpp:113 VARIABLE mul_ln113_34 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U316 SOURCE d5.cpp:113 VARIABLE mul_ln113_35 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U317 SOURCE d5.cpp:113 VARIABLE mul_ln113_36 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U318 SOURCE d5.cpp:113 VARIABLE mul_ln113_37 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U319 SOURCE d5.cpp:113 VARIABLE mul_ln113_38 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U320 SOURCE d5.cpp:113 VARIABLE mul_ln113_39 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U321 SOURCE d5.cpp:113 VARIABLE mul_ln113_40 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U322 SOURCE d5.cpp:113 VARIABLE mul_ln113_41 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U323 SOURCE d5.cpp:113 VARIABLE mul_ln113_42 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U324 SOURCE d5.cpp:113 VARIABLE mul_ln113_43 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U325 SOURCE d5.cpp:113 VARIABLE mul_ln113_44 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U326 SOURCE d5.cpp:113 VARIABLE mul_ln113_45 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U327 SOURCE d5.cpp:113 VARIABLE mul_ln113_46 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U328 SOURCE d5.cpp:113 VARIABLE mul_ln113_47 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U317 SOURCE d5.cpp:113 VARIABLE mul_ln113_48 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U318 SOURCE d5.cpp:113 VARIABLE mul_ln113_49 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U319 SOURCE d5.cpp:113 VARIABLE mul_ln113_50 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U320 SOURCE d5.cpp:113 VARIABLE mul_ln113_51 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U321 SOURCE d5.cpp:113 VARIABLE mul_ln113_52 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U322 SOURCE d5.cpp:113 VARIABLE mul_ln113_53 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_1468_p2 SOURCE d5.cpp:113 VARIABLE add_ln113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_9_fu_1474_p2 SOURCE d5.cpp:113 VARIABLE add_ln113_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_18_fu_1480_p2 SOURCE d5.cpp:113 VARIABLE add_ln113_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_27_fu_1486_p2 SOURCE d5.cpp:113 VARIABLE add_ln113_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_36_fu_1492_p2 SOURCE d5.cpp:113 VARIABLE add_ln113_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_45_fu_1498_p2 SOURCE d5.cpp:113 VARIABLE add_ln113_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U329 SOURCE d5.cpp:113 VARIABLE mul_ln113_54 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U330 SOURCE d5.cpp:113 VARIABLE mul_ln113_55 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U331 SOURCE d5.cpp:113 VARIABLE mul_ln113_56 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U332 SOURCE d5.cpp:113 VARIABLE mul_ln113_57 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U333 SOURCE d5.cpp:113 VARIABLE mul_ln113_58 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U334 SOURCE d5.cpp:113 VARIABLE mul_ln113_59 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U335 SOURCE d5.cpp:113 VARIABLE mul_ln113_60 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U336 SOURCE d5.cpp:113 VARIABLE mul_ln113_61 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U337 SOURCE d5.cpp:113 VARIABLE mul_ln113_62 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_54_fu_1806_p2 SOURCE d5.cpp:113 VARIABLE add_ln113_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U299 SOURCE d5.cpp:179 VARIABLE mul_ln179 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U338 SOURCE d5.cpp:179 VARIABLE mul_ln179_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U339 SOURCE d5.cpp:179 VARIABLE mul_ln179_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U340 SOURCE d5.cpp:179 VARIABLE mul_ln179_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U300 SOURCE d5.cpp:179 VARIABLE mul_ln179_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U341 SOURCE d5.cpp:179 VARIABLE mul_ln179_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U342 SOURCE d5.cpp:179 VARIABLE mul_ln179_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U299 SOURCE d5.cpp:179 VARIABLE mul_ln179_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U299 SOURCE d5.cpp:184 VARIABLE mul_ln184 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U300 SOURCE d5.cpp:184 VARIABLE mul_ln184_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U301 SOURCE d5.cpp:184 VARIABLE mul_ln184_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U302 SOURCE d5.cpp:184 VARIABLE mul_ln184_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U303 SOURCE d5.cpp:184 VARIABLE mul_ln184_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U304 SOURCE d5.cpp:184 VARIABLE mul_ln184_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U305 SOURCE d5.cpp:184 VARIABLE mul_ln184_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U306 SOURCE d5.cpp:184 VARIABLE mul_ln184_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U307 SOURCE d5.cpp:184 VARIABLE mul_ln184_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U308 SOURCE d5.cpp:185 VARIABLE mul_ln185 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U309 SOURCE d5.cpp:185 VARIABLE mul_ln185_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U310 SOURCE d5.cpp:185 VARIABLE mul_ln185_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U311 SOURCE d5.cpp:185 VARIABLE mul_ln185_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U312 SOURCE d5.cpp:185 VARIABLE mul_ln185_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U313 SOURCE d5.cpp:185 VARIABLE mul_ln185_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U314 SOURCE d5.cpp:185 VARIABLE mul_ln185_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U315 SOURCE d5.cpp:185 VARIABLE mul_ln185_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U316 SOURCE d5.cpp:185 VARIABLE mul_ln185_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U317 SOURCE d5.cpp:186 VARIABLE mul_ln186 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U318 SOURCE d5.cpp:186 VARIABLE mul_ln186_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U319 SOURCE d5.cpp:186 VARIABLE mul_ln186_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U320 SOURCE d5.cpp:186 VARIABLE mul_ln186_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U321 SOURCE d5.cpp:186 VARIABLE mul_ln186_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U322 SOURCE d5.cpp:186 VARIABLE mul_ln186_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U323 SOURCE d5.cpp:186 VARIABLE mul_ln186_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U324 SOURCE d5.cpp:186 VARIABLE mul_ln186_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_2334_p2 SOURCE d5.cpp:186 VARIABLE add_ln186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_1_fu_2340_p2 SOURCE d5.cpp:186 VARIABLE add_ln186_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_2_fu_2354_p2 SOURCE d5.cpp:186 VARIABLE add_ln186_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_3_fu_2360_p2 SOURCE d5.cpp:186 VARIABLE add_ln186_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_4_fu_2366_p2 SOURCE d5.cpp:186 VARIABLE add_ln186_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_5_fu_2380_p2 SOURCE d5.cpp:186 VARIABLE add_ln186_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_8_fu_2386_p2 SOURCE d5.cpp:186 VARIABLE add_ln186_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U325 SOURCE d5.cpp:187 VARIABLE mul_ln187 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U326 SOURCE d5.cpp:187 VARIABLE mul_ln187_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U327 SOURCE d5.cpp:187 VARIABLE mul_ln187_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U328 SOURCE d5.cpp:187 VARIABLE mul_ln187_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U329 SOURCE d5.cpp:187 VARIABLE mul_ln187_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U330 SOURCE d5.cpp:187 VARIABLE mul_ln187_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_5_fu_2434_p2 SOURCE d5.cpp:187 VARIABLE add_ln187_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U331 SOURCE d5.cpp:188 VARIABLE mul_ln188 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U332 SOURCE d5.cpp:188 VARIABLE mul_ln188_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U333 SOURCE d5.cpp:188 VARIABLE mul_ln188_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U334 SOURCE d5.cpp:188 VARIABLE mul_ln188_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_2446_p2 SOURCE d5.cpp:188 VARIABLE add_ln188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_1_fu_2452_p2 SOURCE d5.cpp:188 VARIABLE add_ln188_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U299 SOURCE d5.cpp:189 VARIABLE mul_ln189 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U300 SOURCE d5.cpp:189 VARIABLE mul_ln189_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_967_p2 SOURCE d5.cpp:189 VARIABLE add_ln189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_15_fu_2486_p2 SOURCE d5.cpp:189 VARIABLE arr_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U343 SOURCE d5.cpp:190 VARIABLE mul_ln190 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U301 SOURCE d5.cpp:190 VARIABLE mul_ln190_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U302 SOURCE d5.cpp:190 VARIABLE mul_ln190_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U303 SOURCE d5.cpp:190 VARIABLE mul_ln190_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U304 SOURCE d5.cpp:190 VARIABLE mul_ln190_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U300 SOURCE d5.cpp:190 VARIABLE mul_ln190_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U301 SOURCE d5.cpp:190 VARIABLE mul_ln190_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U302 SOURCE d5.cpp:190 VARIABLE mul_ln190_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_973_p2 SOURCE d5.cpp:190 VARIABLE add_ln190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_1_fu_2021_p2 SOURCE d5.cpp:190 VARIABLE add_ln190_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_967_p2 SOURCE d5.cpp:190 VARIABLE add_ln190_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_973_p2 SOURCE d5.cpp:190 VARIABLE add_ln190_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_5_fu_1975_p2 SOURCE d5.cpp:190 VARIABLE add_ln190_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_8_fu_1981_p2 SOURCE d5.cpp:190 VARIABLE add_ln190_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_10_fu_1865_p2 SOURCE d5.cpp:190 VARIABLE add_ln190_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_961_p2 SOURCE d5.cpp:190 VARIABLE add_ln190_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_13_fu_1875_p2 SOURCE d5.cpp:190 VARIABLE add_ln190_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_14_fu_1881_p2 SOURCE d5.cpp:190 VARIABLE add_ln190_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_15_fu_1895_p2 SOURCE d5.cpp:190 VARIABLE add_ln190_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_17_fu_1901_p2 SOURCE d5.cpp:190 VARIABLE add_ln190_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U305 SOURCE d5.cpp:191 VARIABLE mul_ln191 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U306 SOURCE d5.cpp:191 VARIABLE mul_ln191_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U307 SOURCE d5.cpp:191 VARIABLE mul_ln191_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U308 SOURCE d5.cpp:191 VARIABLE mul_ln191_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U309 SOURCE d5.cpp:191 VARIABLE mul_ln191_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U310 SOURCE d5.cpp:191 VARIABLE mul_ln191_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U311 SOURCE d5.cpp:191 VARIABLE mul_ln191_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U312 SOURCE d5.cpp:191 VARIABLE mul_ln191_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_2057_p2 SOURCE d5.cpp:191 VARIABLE add_ln191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_979_p2 SOURCE d5.cpp:191 VARIABLE add_ln191_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_2_fu_2071_p2 SOURCE d5.cpp:191 VARIABLE add_ln191_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_3_fu_2077_p2 SOURCE d5.cpp:191 VARIABLE add_ln191_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_4_fu_2083_p2 SOURCE d5.cpp:191 VARIABLE add_ln191_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_5_fu_2097_p2 SOURCE d5.cpp:191 VARIABLE add_ln191_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_7_fu_2103_p2 SOURCE d5.cpp:191 VARIABLE add_ln191_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_8_fu_2109_p2 SOURCE d5.cpp:191 VARIABLE add_ln191_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U335 SOURCE d5.cpp:192 VARIABLE mul_ln192 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U336 SOURCE d5.cpp:192 VARIABLE mul_ln192_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U337 SOURCE d5.cpp:192 VARIABLE mul_ln192_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U338 SOURCE d5.cpp:192 VARIABLE mul_ln192_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U339 SOURCE d5.cpp:192 VARIABLE mul_ln192_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U340 SOURCE d5.cpp:192 VARIABLE mul_ln192_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U341 SOURCE d5.cpp:192 VARIABLE mul_ln192_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U342 SOURCE d5.cpp:193 VARIABLE mul_ln193 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U343 SOURCE d5.cpp:193 VARIABLE mul_ln193_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U344 SOURCE d5.cpp:193 VARIABLE mul_ln193_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U345 SOURCE d5.cpp:193 VARIABLE mul_ln193_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U346 SOURCE d5.cpp:193 VARIABLE mul_ln193_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U347 SOURCE d5.cpp:193 VARIABLE mul_ln193_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U348 SOURCE d5.cpp:194 VARIABLE mul_ln194 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U349 SOURCE d5.cpp:194 VARIABLE mul_ln194_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U350 SOURCE d5.cpp:194 VARIABLE mul_ln194_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U351 SOURCE d5.cpp:194 VARIABLE mul_ln194_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U352 SOURCE d5.cpp:194 VARIABLE mul_ln194_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U353 SOURCE d5.cpp:195 VARIABLE mul_ln195 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U354 SOURCE d5.cpp:195 VARIABLE mul_ln195_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U355 SOURCE d5.cpp:195 VARIABLE mul_ln195_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U356 SOURCE d5.cpp:195 VARIABLE mul_ln195_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U313 SOURCE d5.cpp:196 VARIABLE mul_ln196 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U314 SOURCE d5.cpp:196 VARIABLE mul_ln196_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U315 SOURCE d5.cpp:196 VARIABLE mul_ln196_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U316 SOURCE d5.cpp:197 VARIABLE mul_ln197 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U317 SOURCE d5.cpp:197 VARIABLE mul_ln197_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U318 SOURCE d5.cpp:198 VARIABLE mul_ln198 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_33_fu_2541_p2 SOURCE d5.cpp:198 VARIABLE arr_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_2561_p2 SOURCE d5.cpp:200 VARIABLE add_ln200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_1_fu_2567_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U319 SOURCE d5.cpp:200 VARIABLE mul_ln200 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U320 SOURCE d5.cpp:200 VARIABLE mul_ln200_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U321 SOURCE d5.cpp:200 VARIABLE mul_ln200_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U322 SOURCE d5.cpp:200 VARIABLE mul_ln200_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U323 SOURCE d5.cpp:200 VARIABLE mul_ln200_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U324 SOURCE d5.cpp:200 VARIABLE mul_ln200_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U325 SOURCE d5.cpp:200 VARIABLE mul_ln200_6 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U326 SOURCE d5.cpp:200 VARIABLE mul_ln200_7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U327 SOURCE d5.cpp:200 VARIABLE mul_ln200_8 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_2_fu_2191_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_3_fu_2201_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_4_fu_2207_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_5_fu_2217_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_41_fu_2610_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_6_fu_2614_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_7_fu_2223_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_8_fu_2233_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_12_fu_2647_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_35_fu_2661_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_11_fu_2667_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U357 SOURCE d5.cpp:200 VARIABLE mul_ln200_9 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U358 SOURCE d5.cpp:200 VARIABLE mul_ln200_10 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U359 SOURCE d5.cpp:200 VARIABLE mul_ln200_11 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U360 SOURCE d5.cpp:200 VARIABLE mul_ln200_12 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U361 SOURCE d5.cpp:200 VARIABLE mul_ln200_13 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U362 SOURCE d5.cpp:200 VARIABLE mul_ln200_14 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U363 SOURCE d5.cpp:200 VARIABLE mul_ln200_15 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_13_fu_2757_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_14_fu_2767_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_15_fu_2777_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_16_fu_2783_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_17_fu_2793_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_18_fu_2803_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_20_fu_2813_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_19_fu_3502_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U364 SOURCE d5.cpp:200 VARIABLE mul_ln200_16 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U365 SOURCE d5.cpp:200 VARIABLE mul_ln200_17 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U366 SOURCE d5.cpp:200 VARIABLE mul_ln200_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U367 SOURCE d5.cpp:200 VARIABLE mul_ln200_19 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U368 SOURCE d5.cpp:200 VARIABLE mul_ln200_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_21_fu_2859_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_22_fu_2869_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_23_fu_2879_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_24_fu_3541_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_42_fu_3551_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_26_fu_3556_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_40_fu_3570_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_25_fu_3575_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U369 SOURCE d5.cpp:200 VARIABLE mul_ln200_21 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U370 SOURCE d5.cpp:200 VARIABLE mul_ln200_22 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U371 SOURCE d5.cpp:200 VARIABLE mul_ln200_23 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_27_fu_2905_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_28_fu_3611_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_30_fu_3621_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_29_fu_3891_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U372 SOURCE d5.cpp:200 VARIABLE mul_ln200_24 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_36_fu_3927_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_31_fu_3937_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_2915_p2 SOURCE d5.cpp:185 VARIABLE add_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_1_fu_2921_p2 SOURCE d5.cpp:185 VARIABLE add_ln185_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_2_fu_2935_p2 SOURCE d5.cpp:185 VARIABLE add_ln185_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_979_p2 SOURCE d5.cpp:185 VARIABLE add_ln185_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_6_fu_2961_p2 SOURCE d5.cpp:185 VARIABLE add_ln185_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_8_fu_2967_p2 SOURCE d5.cpp:185 VARIABLE add_ln185_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_9_fu_2973_p2 SOURCE d5.cpp:185 VARIABLE add_ln185_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_37_fu_3979_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_2979_p2 SOURCE d5.cpp:184 VARIABLE add_ln184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_1_fu_2985_p2 SOURCE d5.cpp:184 VARIABLE add_ln184_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_2_fu_2999_p2 SOURCE d5.cpp:184 VARIABLE add_ln184_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_961_p2 SOURCE d5.cpp:184 VARIABLE add_ln184_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_6_fu_3025_p2 SOURCE d5.cpp:184 VARIABLE add_ln184_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_8_fu_3031_p2 SOURCE d5.cpp:184 VARIABLE add_ln184_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_9_fu_3037_p2 SOURCE d5.cpp:184 VARIABLE add_ln184_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_38_fu_4027_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_34_fu_4114_p2 SOURCE d5.cpp:200 VARIABLE add_ln200_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out1_w_fu_4142_p2 SOURCE d5.cpp:200 VARIABLE out1_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln201_fu_4151_p2 SOURCE d5.cpp:201 VARIABLE add_ln201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_2239_p2 SOURCE d5.cpp:197 VARIABLE add_ln197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out1_w_1_fu_4172_p2 SOURCE d5.cpp:201 VARIABLE out1_w_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_3163_p2 SOURCE d5.cpp:195 VARIABLE add_ln195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_1_fu_3169_p2 SOURCE d5.cpp:195 VARIABLE add_ln195_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_1_fu_3209_p2 SOURCE d5.cpp:203 VARIABLE add_ln203_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_2_fu_3221_p2 SOURCE d5.cpp:203 VARIABLE add_ln203_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_3243_p2 SOURCE d5.cpp:194 VARIABLE add_ln194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_1_fu_3642_p2 SOURCE d5.cpp:204 VARIABLE add_ln204_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_2_fu_3654_p2 SOURCE d5.cpp:204 VARIABLE add_ln204_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_1_fu_3701_p2 SOURCE d5.cpp:205 VARIABLE add_ln205_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_2_fu_3713_p2 SOURCE d5.cpp:205 VARIABLE add_ln205_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_2_fu_3323_p2 SOURCE d5.cpp:192 VARIABLE add_ln192_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_3_fu_3329_p2 SOURCE d5.cpp:192 VARIABLE add_ln192_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_4_fu_3343_p2 SOURCE d5.cpp:192 VARIABLE add_ln192_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_6_fu_3353_p2 SOURCE d5.cpp:192 VARIABLE add_ln192_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_1_fu_3761_p2 SOURCE d5.cpp:206 VARIABLE add_ln206_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_2_fu_3773_p2 SOURCE d5.cpp:206 VARIABLE add_ln206_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out1_w_7_fu_3809_p2 SOURCE d5.cpp:207 VARIABLE out1_w_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_3817_p2 SOURCE d5.cpp:208 VARIABLE add_ln208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_7_fu_2277_p2 SOURCE d5.cpp:208 VARIABLE add_ln208_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_12_fu_4182_p2 SOURCE d5.cpp:208 VARIABLE add_ln208_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out1_w_8_fu_4192_p2 SOURCE d5.cpp:208 VARIABLE out1_w_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_4205_p2 SOURCE d5.cpp:209 VARIABLE add_ln209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_1_fu_3386_p2 SOURCE d5.cpp:209 VARIABLE add_ln209_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out1_w_9_fu_4226_p2 SOURCE d5.cpp:209 VARIABLE out1_w_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_3439_p2 SOURCE d5.cpp:210 VARIABLE add_ln210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_1_fu_3445_p2 SOURCE d5.cpp:210 VARIABLE add_ln210_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_3451_p2 SOURCE d5.cpp:211 VARIABLE add_ln211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_1_fu_4053_p2 SOURCE d5.cpp:212 VARIABLE add_ln212_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_4064_p2 SOURCE d5.cpp:213 VARIABLE add_ln213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_4076_p2 SOURCE d5.cpp:214 VARIABLE add_ln214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out1_w_15_fu_4233_p2 SOURCE d5.cpp:215 VARIABLE out1_w_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 456 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.667 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for test.
INFO: [VLOG 209-307] Generating Verilog RTL for test.
Execute       syn_report -model test -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 24.77 sec.
Command   csynth_design done; 36.8 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.84 seconds. CPU system time: 2.01 seconds. Elapsed time: 36.8 seconds; current allocated memory: 186.750 MB.
Command ap_source done; 60.55 sec.
Execute cleanup_all 
