<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - FET_CTRL.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../FET_CTRL.v" target="rtwreport_document_frame" id="linkToText_plain">FET_CTRL.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">// File Name: hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\FET_CTRL.v</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">// Created: 2025-05-02 13:17:36</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">// Module: FET_CTRL</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">// Source Path: HDL_pfc_gold_fi_og/simscape_system/FET_CTRL</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">// Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">// Model version: 1.201</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="19">   19   </a>
</span><span><a class="LN" id="20">   20   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">module</span> FET_CTRL
</span><span><a class="LN" id="23">   23   </a>          (clk,
</span><span><a class="LN" id="24">   24   </a>           reset,
</span><span><a class="LN" id="25">   25   </a>           enb_1_37_1,
</span><span><a class="LN" id="26">   26   </a>           enb,
</span><span><a class="LN" id="27">   27   </a>           enb_1_1_1,
</span><span><a class="LN" id="28">   28   </a>           vs_0,
</span><span><a class="LN" id="29">   29   </a>           vs_1,
</span><span><a class="LN" id="30">   30   </a>           vs_2,
</span><span><a class="LN" id="31">   31   </a>           vs_3,
</span><span><a class="LN" id="32">   32   </a>           vs_4,
</span><span><a class="LN" id="33">   33   </a>           vs_5,
</span><span><a class="LN" id="34">   34   </a>           is_0,
</span><span><a class="LN" id="35">   35   </a>           is_1,
</span><span><a class="LN" id="36">   36   </a>           is_2,
</span><span><a class="LN" id="37">   37   </a>           is_3,
</span><span><a class="LN" id="38">   38   </a>           is_4,
</span><span><a class="LN" id="39">   39   </a>           is_5,
</span><span><a class="LN" id="40">   40   </a>           G_0,
</span><span><a class="LN" id="41">   41   </a>           G_1,
</span><span><a class="LN" id="42">   42   </a>           G_2,
</span><span><a class="LN" id="43">   43   </a>           G_3,
</span><span><a class="LN" id="44">   44   </a>           G_4,
</span><span><a class="LN" id="45">   45   </a>           G_5,
</span><span><a class="LN" id="46">   46   </a>           sch_ctr_36,
</span><span><a class="LN" id="47">   47   </a>           ic_0,
</span><span><a class="LN" id="48">   48   </a>           ic_1,
</span><span><a class="LN" id="49">   49   </a>           ic_2,
</span><span><a class="LN" id="50">   50   </a>           ic_3,
</span><span><a class="LN" id="51">   51   </a>           ic_4,
</span><span><a class="LN" id="52">   52   </a>           ic_5);
</span><span><a class="LN" id="53">   53   </a>
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">input</span>   enb_1_37_1;
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">input</span>   enb_1_1_1;
</span><span><a class="LN" id="60">   60   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_0;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_4;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vs_5;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_0;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_4;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] is_5;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">input</span>   G_0;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">input</span>   G_1;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">input</span>   G_2;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">input</span>   G_3;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">input</span>   G_4;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">input</span>   G_5;  <span class="CT">// boolean</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">input</span>   [5:0] sch_ctr_36;  <span class="CT">// ufix6</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_0;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_4;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [17:0] ic_5;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="85">   85   </a>
</span><span><a class="LN" id="86">   86   </a>
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_5_0;
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_0_5;
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">wire</span> enb_gated;
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">reg</span> [2:0] counterSig;  <span class="CT">// ufix3</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_0_0;
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">reg</span> [4:0] mergedDelay_waddr;  <span class="CT">// ufix5</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">wire</span> mergedDelay_wrenb;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">reg</span> [4:0] mergedDelay_raddr;  <span class="CT">// ufix5</span>
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">wire</span> G_unbuffer;
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">wire</span> [6:0] mergedInput;  <span class="CT">// ufix7</span>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">reg</span> [6:0] mergedDelay_regin;  <span class="CT">// ufix7</span>
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">reg</span> [4:0] mergedDelay_waddr_1;  <span class="CT">// ufix5</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">wire</span> mergedDelay_wrenb_1;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">reg</span> [4:0] mergedDelay_raddr_1;  <span class="CT">// ufix5</span>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">wire</span> [6:0] mergedDelay_regout;  <span class="CT">// ufix7</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">reg</span> [6:0] mergedOutput;  <span class="CT">// ufix7</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">wire</span> [2:0] slicedInput;  <span class="CT">// ufix3</span>
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_unbuffer;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] vs_unbuffer_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst;  <span class="CT">// sfix18_En22</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] kconst_1;  <span class="CT">// sfix18_En22</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [35:0] Gain3_out1;  <span class="CT">// sfix36_En28</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] Gain3_out1_1;  <span class="CT">// sfix36_En28</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Gain3_out1_2;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] HwModeRegister_reg [0:1];  <span class="CT">// sfix18 [2]</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] HwModeRegister_reg_next [0:1];  <span class="CT">// sfix18_En12 [2]</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Gain3_out1_3;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">wire</span> [2:0] slicedInput_1;  <span class="CT">// ufix3</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_unbuffer;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] is_unbuffer_1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] kconst_2;  <span class="CT">// sfix18_En17</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] kconst_3;  <span class="CT">// sfix18_En17</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [35:0] on;  <span class="CT">// sfix36_En23</span>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [35:0] on_1;  <span class="CT">// sfix36_En23</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] on_2;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Subtract1_sub_cast;  <span class="CT">// sfix19_En12</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Subtract1_sub_cast_1;  <span class="CT">// sfix19_En12</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Subtract1_sub_temp;  <span class="CT">// sfix19_En12</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Subtract1_out1;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Subtract1_out1_1;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">wire</span> slicedInput_2;  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">wire</span> G_unbuffer_1;
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Constant_out1;  <span class="CT">// sfix18_En17</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [28:0] Equal_cast;  <span class="CT">// sfix29_En17</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [28:0] Equal_cast_1;  <span class="CT">// sfix29_En17</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">wire</span> Equal_out1;
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">wire</span> OR_out1;
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">reg</span>  [2:0] HwModeRegister1_reg;  <span class="CT">// ufix1 [3]</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">wire</span> OR_out1_1;
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Multiply_Add_mul_in1;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] Multiply_Add_mul_cast;  <span class="CT">// sfix19_En11</span>
</span><span><a class="LN" id="138">  138   </a>  (* use_dsp  = <font color="#1122ff">&quot;yes&quot;</font> *)   <span class="KW">wire</span> <span class="KW">signed</span> [17:0] mulOutput;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] mulOutput_1;  <span class="CT">// sfix18_En11</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Multiply_Add_add_add_cast;  <span class="CT">// sfix20_En12</span>
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Multiply_Add_add_add_cast_1;  <span class="CT">// sfix20_En12</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [19:0] Multiply_Add_add_add_temp;  <span class="CT">// sfix20_En12</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Multiply_Add_out1;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Multiply_Add_out1_1;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_32_4;
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">wire</span> enb_gated_1;
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_5;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_4;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_held;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_2 [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_3 [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">reg</span> [35:0] mergedOutput_1;  <span class="CT">// ufix36</span>
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">wire</span> [17:0] slicedInput_3;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="160">  160   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_unbuffer;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] Subtract_sub_cast;  <span class="CT">// sfix23_En12</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] Subtract_sub_cast_1;  <span class="CT">// sfix23_En12</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [22:0] Subtract_sub_temp;  <span class="CT">// sfix23_En12</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Subtract_out1;  <span class="CT">// sfix18_En12</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_indtc;  <span class="CT">// sfix18</span>
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] gain_cast;  <span class="CT">// sfix19_En4</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_gain;  <span class="CT">// sfix18</span>
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_dtc;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_unbuffer_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">wire</span> [35:0] mergedInput_1;  <span class="CT">// ufix36</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">reg</span> [35:0] mergedDelay_regin_1;  <span class="CT">// ufix36</span>
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">wire</span> [35:0] mergedDelay_regout_1;  <span class="CT">// ufix36</span>
</span><span><a class="LN" id="173">  173   </a>  <span class="KW">wire</span> [17:0] slicedInput_4;  <span class="CT">// ufix18</span>
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_unbuffer_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] adder_add_cast;  <span class="CT">// sfix19_En8</span>
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] adder_add_cast_1;  <span class="CT">// sfix19_En8</span>
</span><span><a class="LN" id="177">  177   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [18:0] adder_add_temp;  <span class="CT">// sfix19_En8</span>
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_add;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] tapped_delay_reg [0:4];  <span class="CT">// sfix18 [5]</span>
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] tapped_delay_reg_next [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_4 [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_held_1 [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" id="183">  183   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_u_sat_5 [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="184">  184   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_reg_bypass_reg [0:5];  <span class="CT">// sfix18 [6]</span>
</span><span><a class="LN" id="185">  185   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_reg_bypass_reg_next [0:5];  <span class="CT">// sfix18_En8 [6]</span>
</span><span><a class="LN" id="186">  186   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Discrete_Time_Integrator_x_reg_0;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="187">  187   </a>  <span class="KW">wire</span> crp_temp_streamed_enb_phase_0_4;
</span><span><a class="LN" id="188">  188   </a>  <span class="KW">wire</span> enb_gated_2;
</span><span><a class="LN" id="189">  189   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] tapped_delay_reg_1 [0:4];  <span class="CT">// sfix18 [5]</span>
</span><span><a class="LN" id="190">  190   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] tapped_delay_reg_next_1 [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] buffSig [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" id="192">  192   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] buffSig_1 [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" id="193">  193   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] buffSig_2 [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" id="194">  194   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] buffSig_held [0:4];  <span class="CT">// sfix18_En8 [5]</span>
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] buffSig_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="196">  196   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] buffSig_held_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="198">  198   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] HwModeRegister_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="199">  199   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="200">  200   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="201">  201   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="202">  202   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_u_sat_state_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="204">  204   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_u_sat_state_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="205">  205   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_u_sat_enb_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_u_sat_enb_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="207">  207   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="208">  208   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="209">  209   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_2;  <span class="CT">// int32</span>
</span><span><a class="LN" id="210">  210   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_0_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="211">  211   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] Discrete_Time_Integrator_reg_bypass_t_1_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="212">  212   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_0_01;  <span class="CT">// int32</span>
</span><span><a class="LN" id="213">  213   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] tapped_delay_t_11;  <span class="CT">// int32</span>
</span><span><a class="LN" id="214">  214   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] buffSig_state_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="215">  215   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] buffSig_state_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="216">  216   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] buffSig_enb_t_0_0;  <span class="CT">// int32</span>
</span><span><a class="LN" id="217">  217   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [31:0] buffSig_enb_t_1;  <span class="CT">// int32</span>
</span><span><a class="LN" id="218">  218   </a>
</span><span><a class="LN" id="219">  219   </a>
</span><span><a class="LN" id="220">  220   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_5_0 = sch_ctr_36 == 6'b000101;
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_0_5 = sch_ctr_36 &lt;= 6'b000101;
</span><span><a class="LN" id="223">  223   </a>
</span><span><a class="LN" id="224">  224   </a>  <span class="KW">assign</span> enb_gated = crp_temp_streamed_enb_phase_0_5 &amp;&amp; enb;
</span><span><a class="LN" id="225">  225   </a>
</span><span><a class="LN" id="226">  226   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="227">  227   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" id="228">  228   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="229">  229   </a>  <span class="CT">//  count to value  = 5</span>
</span><span><a class="LN" id="230">  230   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="231">  231   </a>    <span class="KW">begin</span> : ctr_0_5_process
</span><span><a class="LN" id="232">  232   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="233">  233   </a>        counterSig &lt;= 3'b000;
</span><span><a class="LN" id="234">  234   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="235">  235   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="236">  236   </a>        <span class="KW">if</span> (enb_gated) <span class="KW">begin</span>
</span><span><a class="LN" id="237">  237   </a>          <span class="KW">if</span> (counterSig &gt;= 3'b101) <span class="KW">begin</span>
</span><span><a class="LN" id="238">  238   </a>            counterSig &lt;= 3'b000;
</span><span><a class="LN" id="239">  239   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="240">  240   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="241">  241   </a>            counterSig &lt;= counterSig + 3'b001;
</span><span><a class="LN" id="242">  242   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="243">  243   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="244">  244   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="245">  245   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="246">  246   </a>
</span><span><a class="LN" id="247">  247   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_0_0 = sch_ctr_36 == 6'b000000;
</span><span><a class="LN" id="248">  248   </a>
</span><span><a class="LN" id="249">  249   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="250">  250   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" id="251">  251   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="252">  252   </a>  <span class="CT">//  count to value  = 29</span>
</span><span><a class="LN" id="253">  253   </a>  <span class="CT">// Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="254">  254   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="255">  255   </a>    <span class="KW">begin</span> : mergedDelay_wr_process
</span><span><a class="LN" id="256">  256   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="257">  257   </a>        mergedDelay_waddr &lt;= 5'b00000;
</span><span><a class="LN" id="258">  258   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="259">  259   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="260">  260   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="261">  261   </a>          <span class="KW">if</span> (mergedDelay_waddr &gt;= 5'b11101) <span class="KW">begin</span>
</span><span><a class="LN" id="262">  262   </a>            mergedDelay_waddr &lt;= 5'b00000;
</span><span><a class="LN" id="263">  263   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="264">  264   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="265">  265   </a>            mergedDelay_waddr &lt;= mergedDelay_waddr + 5'b00001;
</span><span><a class="LN" id="266">  266   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="267">  267   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="268">  268   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="269">  269   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="270">  270   </a>
</span><span><a class="LN" id="271">  271   </a>  <span class="KW">assign</span> mergedDelay_wrenb = 1'b1;
</span><span><a class="LN" id="272">  272   </a>
</span><span><a class="LN" id="273">  273   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="274">  274   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" id="275">  275   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="276">  276   </a>  <span class="CT">//  count to value  = 29</span>
</span><span><a class="LN" id="277">  277   </a>  <span class="CT">// Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="278">  278   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="279">  279   </a>    <span class="KW">begin</span> : mergedDelay_rd_process
</span><span><a class="LN" id="280">  280   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="281">  281   </a>        mergedDelay_raddr &lt;= 5'b00001;
</span><span><a class="LN" id="282">  282   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="283">  283   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="284">  284   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="285">  285   </a>          <span class="KW">if</span> (mergedDelay_raddr &gt;= 5'b11101) <span class="KW">begin</span>
</span><span><a class="LN" id="286">  286   </a>            mergedDelay_raddr &lt;= 5'b00000;
</span><span><a class="LN" id="287">  287   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="288">  288   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="289">  289   </a>            mergedDelay_raddr &lt;= mergedDelay_raddr + 5'b00001;
</span><span><a class="LN" id="290">  290   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="291">  291   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="292">  292   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="293">  293   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="294">  294   </a>
</span><span><a class="LN" id="295">  295   </a>  <span class="KW">assign</span> G_unbuffer = (counterSig == 3'b000 ? G_0 :
</span><span><a class="LN" id="296">  296   </a>              (counterSig == 3'b001 ? G_1 :
</span><span><a class="LN" id="297">  297   </a>              (counterSig == 3'b010 ? G_2 :
</span><span><a class="LN" id="298">  298   </a>              (counterSig == 3'b011 ? G_3 :
</span><span><a class="LN" id="299">  299   </a>              (counterSig == 3'b100 ? G_4 :
</span><span><a class="LN" id="300">  300   </a>              G_5)))));
</span><span><a class="LN" id="301">  301   </a>
</span><span><a class="LN" id="302">  302   </a>  <span class="KW">assign</span> mergedInput = <b>{</b>counterSig, counterSig, G_unbuffer<b>}</b>;
</span><span><a class="LN" id="303">  303   </a>
</span><span><a class="LN" id="304">  304   </a>  <span class="CT">// Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="305">  305   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="306">  306   </a>    <span class="KW">begin</span> : mergedDelay_reginc_process
</span><span><a class="LN" id="307">  307   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="308">  308   </a>        mergedDelay_regin &lt;= 7'b0000000;
</span><span><a class="LN" id="309">  309   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="310">  310   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="311">  311   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="312">  312   </a>          mergedDelay_regin &lt;= mergedInput;
</span><span><a class="LN" id="313">  313   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="314">  314   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="315">  315   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="316">  316   </a>
</span><span><a class="LN" id="317">  317   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="318">  318   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" id="319">  319   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="320">  320   </a>  <span class="CT">//  count to value  = 24</span>
</span><span><a class="LN" id="321">  321   </a>  <span class="CT">// Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="322">  322   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="323">  323   </a>    <span class="KW">begin</span> : mergedDelay_wr_1_process
</span><span><a class="LN" id="324">  324   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="325">  325   </a>        mergedDelay_waddr_1 &lt;= 5'b00000;
</span><span><a class="LN" id="326">  326   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="327">  327   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="328">  328   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="329">  329   </a>          <span class="KW">if</span> (mergedDelay_waddr_1 &gt;= 5'b11000) <span class="KW">begin</span>
</span><span><a class="LN" id="330">  330   </a>            mergedDelay_waddr_1 &lt;= 5'b00000;
</span><span><a class="LN" id="331">  331   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="332">  332   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="333">  333   </a>            mergedDelay_waddr_1 &lt;= mergedDelay_waddr_1 + 5'b00001;
</span><span><a class="LN" id="334">  334   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="335">  335   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="336">  336   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="337">  337   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="338">  338   </a>
</span><span><a class="LN" id="339">  339   </a>  <span class="KW">assign</span> mergedDelay_wrenb_1 = 1'b1;
</span><span><a class="LN" id="340">  340   </a>
</span><span><a class="LN" id="341">  341   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="342">  342   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" id="343">  343   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" id="344">  344   </a>  <span class="CT">//  count to value  = 24</span>
</span><span><a class="LN" id="345">  345   </a>  <span class="CT">// Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="346">  346   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="347">  347   </a>    <span class="KW">begin</span> : mergedDelay_rd_1_process
</span><span><a class="LN" id="348">  348   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="349">  349   </a>        mergedDelay_raddr_1 &lt;= 5'b00001;
</span><span><a class="LN" id="350">  350   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="351">  351   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="352">  352   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="353">  353   </a>          <span class="KW">if</span> (mergedDelay_raddr_1 &gt;= 5'b11000) <span class="KW">begin</span>
</span><span><a class="LN" id="354">  354   </a>            mergedDelay_raddr_1 &lt;= 5'b00000;
</span><span><a class="LN" id="355">  355   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="356">  356   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="357">  357   </a>            mergedDelay_raddr_1 &lt;= mergedDelay_raddr_1 + 5'b00001;
</span><span><a class="LN" id="358">  358   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="359">  359   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="360">  360   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="361">  361   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="362">  362   </a>
</span><span><a class="LN" id="363">  363   </a>  ShiftRegisterRAM_Wrapper_generic #(.AddrWidth(5),
</span><span><a class="LN" id="364">  364   </a>                                     .DataWidth(7)
</span><span><a class="LN" id="365">  365   </a>                                     )
</span><span><a class="LN" id="366">  366   </a>                                   u_ShiftRegisterRAM_Wrapper_generic (.clk(clk),
</span><span><a class="LN" id="367">  367   </a>                                                                       .reset(reset),
</span><span><a class="LN" id="368">  368   </a>                                                                       .enb(enb),
</span><span><a class="LN" id="369">  369   </a>                                                                       .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" id="370">  370   </a>                                                                       .wr_din(mergedDelay_regin),
</span><span><a class="LN" id="371">  371   </a>                                                                       .wr_addr(mergedDelay_waddr_1),
</span><span><a class="LN" id="372">  372   </a>                                                                       .wr_en(mergedDelay_wrenb_1),  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="373">  373   </a>                                                                       .rd_addr(mergedDelay_raddr_1),
</span><span><a class="LN" id="374">  374   </a>                                                                       .dout(mergedDelay_regout)
</span><span><a class="LN" id="375">  375   </a>                                                                       );
</span><span><a class="LN" id="376">  376   </a>
</span><span><a class="LN" id="377">  377   </a>  <span class="CT">// Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="378">  378   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="379">  379   </a>    <span class="KW">begin</span> : mergedDelay_regoutc_process
</span><span><a class="LN" id="380">  380   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="381">  381   </a>        mergedOutput &lt;= 7'b0000000;
</span><span><a class="LN" id="382">  382   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="383">  383   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="384">  384   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="385">  385   </a>          mergedOutput &lt;= mergedDelay_regout;
</span><span><a class="LN" id="386">  386   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="387">  387   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="388">  388   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="389">  389   </a>
</span><span><a class="LN" id="390">  390   </a>  <span class="KW">assign</span> slicedInput = mergedOutput[3:1];
</span><span><a class="LN" id="391">  391   </a>
</span><span><a class="LN" id="392">  392   </a>  <span class="KW">assign</span> vs_unbuffer = (slicedInput == 3'b000 ? vs_0 :
</span><span><a class="LN" id="393">  393   </a>              (slicedInput == 3'b001 ? vs_1 :
</span><span><a class="LN" id="394">  394   </a>              (slicedInput == 3'b010 ? vs_2 :
</span><span><a class="LN" id="395">  395   </a>              (slicedInput == 3'b011 ? vs_3 :
</span><span><a class="LN" id="396">  396   </a>              (slicedInput == 3'b100 ? vs_4 :
</span><span><a class="LN" id="397">  397   </a>              vs_5)))));
</span><span><a class="LN" id="398">  398   </a>
</span><span><a class="LN" id="399">  399   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="400">  400   </a>    <span class="KW">begin</span> : HwModeRegister5_process
</span><span><a class="LN" id="401">  401   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="402">  402   </a>        vs_unbuffer_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="403">  403   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="404">  404   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="405">  405   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="406">  406   </a>          vs_unbuffer_1 &lt;= vs_unbuffer;
</span><span><a class="LN" id="407">  407   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="408">  408   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="409">  409   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="410">  410   </a>
</span><span><a class="LN" id="411">  411   </a>  <span class="KW">assign</span> kconst = 18'sb010100011110101110;
</span><span><a class="LN" id="412">  412   </a>
</span><span><a class="LN" id="413">  413   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="414">  414   </a>    <span class="KW">begin</span> : HwModeRegister6_process
</span><span><a class="LN" id="415">  415   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="416">  416   </a>        kconst_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="417">  417   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="418">  418   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="419">  419   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="420">  420   </a>          kconst_1 &lt;= kconst;
</span><span><a class="LN" id="421">  421   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="422">  422   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="423">  423   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="424">  424   </a>
</span><span><a  class="LN" id="425" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:514')" name="code2model">  425   </a>  <span class="KW">assign</span> Gain3_out1 = vs_unbuffer_1 * kconst_1;
</span><span><a class="LN" id="426">  426   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="427">  427   </a>    <span class="KW">begin</span> : PipelineRegister2_process
</span><span><a class="LN" id="428">  428   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="429">  429   </a>        Gain3_out1_1 &lt;= 36'sh000000000;
</span><span><a class="LN" id="430">  430   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="431">  431   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="432">  432   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="433">  433   </a>          Gain3_out1_1 &lt;= Gain3_out1;
</span><span><a class="LN" id="434">  434   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="435">  435   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="436">  436   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="437">  437   </a>
</span><span><a class="LN" id="438">  438   </a>  <span class="KW">assign</span> Gain3_out1_2 = Gain3_out1_1[33:16];
</span><span><a class="LN" id="439">  439   </a>
</span><span><a class="LN" id="440">  440   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="441">  441   </a>    <span class="KW">begin</span> : HwModeRegister_process
</span><span><a class="LN" id="442">  442   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="443">  443   </a>        <span class="KW">for</span>(HwModeRegister_t_1 = 32'sd0; HwModeRegister_t_1 &lt;= 32'sd1; HwModeRegister_t_1 = HwModeRegister_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="444">  444   </a>          HwModeRegister_reg[HwModeRegister_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="445">  445   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="446">  446   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="447">  447   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="448">  448   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="449">  449   </a>          <span class="KW">for</span>(HwModeRegister_t_0_0 = 32'sd0; HwModeRegister_t_0_0 &lt;= 32'sd1; HwModeRegister_t_0_0 = HwModeRegister_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="450">  450   </a>            HwModeRegister_reg[HwModeRegister_t_0_0] &lt;= HwModeRegister_reg_next[HwModeRegister_t_0_0];
</span><span><a class="LN" id="451">  451   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="452">  452   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="453">  453   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="454">  454   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="455">  455   </a>
</span><span><a class="LN" id="456">  456   </a>  <span class="KW">assign</span> Gain3_out1_3 = HwModeRegister_reg[1];
</span><span><a class="LN" id="457">  457   </a>  <span class="KW">assign</span> HwModeRegister_reg_next[0] = Gain3_out1_2;
</span><span><a class="LN" id="458">  458   </a>  <span class="KW">assign</span> HwModeRegister_reg_next[1] = HwModeRegister_reg[0];
</span><span><a class="LN" id="459">  459   </a>
</span><span><a class="LN" id="460">  460   </a>  <span class="KW">assign</span> slicedInput_1 = mergedOutput[6:4];
</span><span><a class="LN" id="461">  461   </a>
</span><span><a class="LN" id="462">  462   </a>  <span class="KW">assign</span> is_unbuffer = (slicedInput_1 == 3'b000 ? is_0 :
</span><span><a class="LN" id="463">  463   </a>              (slicedInput_1 == 3'b001 ? is_1 :
</span><span><a class="LN" id="464">  464   </a>              (slicedInput_1 == 3'b010 ? is_2 :
</span><span><a class="LN" id="465">  465   </a>              (slicedInput_1 == 3'b011 ? is_3 :
</span><span><a class="LN" id="466">  466   </a>              (slicedInput_1 == 3'b100 ? is_4 :
</span><span><a class="LN" id="467">  467   </a>              is_5)))));
</span><span><a class="LN" id="468">  468   </a>
</span><span><a class="LN" id="469">  469   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="470">  470   </a>    <span class="KW">begin</span> : HwModeRegister3_process
</span><span><a class="LN" id="471">  471   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="472">  472   </a>        is_unbuffer_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="473">  473   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="474">  474   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="475">  475   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="476">  476   </a>          is_unbuffer_1 &lt;= is_unbuffer;
</span><span><a class="LN" id="477">  477   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="478">  478   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="479">  479   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="480">  480   </a>
</span><span><a class="LN" id="481">  481   </a>  <span class="KW">assign</span> kconst_2 = 18'sb100000000000000000;
</span><span><a class="LN" id="482">  482   </a>
</span><span><a class="LN" id="483">  483   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="484">  484   </a>    <span class="KW">begin</span> : HwModeRegister4_process
</span><span><a class="LN" id="485">  485   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="486">  486   </a>        kconst_3 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="487">  487   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="488">  488   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="489">  489   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="490">  490   </a>          kconst_3 &lt;= kconst_2;
</span><span><a class="LN" id="491">  491   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="492">  492   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="493">  493   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="494">  494   </a>
</span><span><a  class="LN" id="495" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:536')" name="code2model">  495   </a>  <span class="KW">assign</span> on = is_unbuffer_1 * kconst_3;
</span><span><a class="LN" id="496">  496   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="497">  497   </a>    <span class="KW">begin</span> : PipelineRegister1_process
</span><span><a class="LN" id="498">  498   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="499">  499   </a>        on_1 &lt;= 36'sh000000000;
</span><span><a class="LN" id="500">  500   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="501">  501   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="502">  502   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="503">  503   </a>          on_1 &lt;= on;
</span><span><a class="LN" id="504">  504   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="505">  505   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="506">  506   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="507">  507   </a>
</span><span><a class="LN" id="508">  508   </a>  <span class="KW">assign</span> on_2 = on_1[28:11];
</span><span><a class="LN" id="509">  509   </a>
</span><span><a  class="LN" id="510" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:518')" name="code2model">  510   </a>  <span class="KW">assign</span> Subtract1_sub_cast = <b>{</b>on_2[17], on_2<b>}</b>;
</span><span><a  class="LN" id="511" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:518')" name="code2model">  511   </a>  <span class="KW">assign</span> Subtract1_sub_cast_1 = <b>{</b>Gain3_out1_2[17], Gain3_out1_2<b>}</b>;
</span><span><a  class="LN" id="512" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:518')" name="code2model">  512   </a>  <span class="KW">assign</span> Subtract1_sub_temp = Subtract1_sub_cast - Subtract1_sub_cast_1;
</span><span><a  class="LN" id="513" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:518')" name="code2model">  513   </a>  <span class="KW">assign</span> Subtract1_out1 = Subtract1_sub_temp[18:1];
</span><span><a class="LN" id="514">  514   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="515">  515   </a>    <span class="KW">begin</span> : HwModeRegister_1_process
</span><span><a class="LN" id="516">  516   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="517">  517   </a>        Subtract1_out1_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="518">  518   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="519">  519   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="520">  520   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="521">  521   </a>          Subtract1_out1_1 &lt;= Subtract1_out1;
</span><span><a class="LN" id="522">  522   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="523">  523   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="524">  524   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="525">  525   </a>
</span><span><a class="LN" id="526">  526   </a>  <span class="KW">assign</span> slicedInput_2 = mergedOutput[0];
</span><span><a class="LN" id="527">  527   </a>
</span><span><a class="LN" id="528">  528   </a>  <span class="KW">assign</span> G_unbuffer_1 = slicedInput_2;
</span><span><a class="LN" id="529">  529   </a>
</span><span><a  class="LN" id="530" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:510')" name="code2model">  530   </a>  <span class="KW">assign</span> Constant_out1 = 18'sb101001100110011010;
</span><span><a  class="LN" id="531" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:512')" name="code2model">  531   </a>  <span class="KW">assign</span> Equal_cast = <b>{</b><b>{</b>11<b>{</b>Constant_out1[17]<b>}</b><b>}</b>, Constant_out1<b>}</b>;
</span><span><a  class="LN" id="532" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:512')" name="code2model">  532   </a>  <span class="KW">assign</span> Equal_cast_1 = <b>{</b>vs_unbuffer, 11'b00000000000<b>}</b>;
</span><span><a  class="LN" id="533" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:512')" name="code2model">  533   </a>  <span class="KW">assign</span> Equal_out1 = Equal_cast &gt;= Equal_cast_1;
</span><span><a  class="LN" id="534" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:516')" name="code2model">  534   </a>  <span class="KW">assign</span> OR_out1 = G_unbuffer_1 | Equal_out1;
</span><span><a class="LN" id="535">  535   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="536">  536   </a>    <span class="KW">begin</span> : HwModeRegister1_process
</span><span><a class="LN" id="537">  537   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="538">  538   </a>        HwModeRegister1_reg &lt;= <b>{</b>3<b>{</b>1'b0<b>}</b><b>}</b>;
</span><span><a class="LN" id="539">  539   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="540">  540   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="541">  541   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="542">  542   </a>          HwModeRegister1_reg[0] &lt;= OR_out1;
</span><span><a class="LN" id="543">  543   </a>          HwModeRegister1_reg[32'sd2:32'sd1] &lt;= HwModeRegister1_reg[32'sd1:32'sd0];
</span><span><a class="LN" id="544">  544   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="545">  545   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="546">  546   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="547">  547   </a>
</span><span><a class="LN" id="548">  548   </a>  <span class="KW">assign</span> OR_out1_1 = HwModeRegister1_reg[2];
</span><span><a class="LN" id="549">  549   </a>
</span><span><a  class="LN" id="550" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model">  550   </a>  <span class="KW">assign</span> Multiply_Add_mul_in1 = (OR_out1_1 == 1'b1 ? Subtract1_out1_1 :
</span><span><a  class="LN" id="551" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model">  551   </a>              18'sb000000000000000000);
</span><span><a  class="LN" id="552" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model">  552   </a>  <span class="KW">assign</span> Multiply_Add_mul_cast = <b>{</b>Multiply_Add_mul_in1[17], Multiply_Add_mul_in1<b>}</b>;
</span><span><a  class="LN" id="553" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model">  553   </a>  <span class="KW">assign</span> mulOutput = Multiply_Add_mul_cast[17:0];
</span><span><a class="LN" id="554">  554   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="555">  555   </a>    <span class="KW">begin</span> : HwModeRegister_2_process
</span><span><a class="LN" id="556">  556   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="557">  557   </a>        mulOutput_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="558">  558   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="559">  559   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="560">  560   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="561">  561   </a>          mulOutput_1 &lt;= mulOutput;
</span><span><a class="LN" id="562">  562   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="563">  563   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="564">  564   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="565">  565   </a>
</span><span><a  class="LN" id="566" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model">  566   </a>  <span class="KW">assign</span> Multiply_Add_add_add_cast = <b>{</b><b>{</b>2<b>{</b>Gain3_out1_3[17]<b>}</b><b>}</b>, Gain3_out1_3<b>}</b>;
</span><span><a  class="LN" id="567" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model">  567   </a>  <span class="KW">assign</span> Multiply_Add_add_add_cast_1 = <b>{</b>mulOutput_1[17], <b>{</b>mulOutput_1, 1'b0<b>}</b><b>}</b>;
</span><span><a  class="LN" id="568" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model">  568   </a>  <span class="KW">assign</span> Multiply_Add_add_add_temp = Multiply_Add_add_add_cast + Multiply_Add_add_add_cast_1;
</span><span><a  class="LN" id="569" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model">  569   </a>  <span class="KW">assign</span> Multiply_Add_out1 = ((Multiply_Add_add_add_temp[19] == 1'b0) &amp;&amp; (Multiply_Add_add_add_temp[18:17] != 2'b00) ? 18'sb011111111111111111 :
</span><span><a  class="LN" id="570" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model">  570   </a>              ((Multiply_Add_add_add_temp[19] == 1'b1) &amp;&amp; (Multiply_Add_add_add_temp[18:17] != 2'b11) ? 18'sb100000000000000000 :
</span><span><a  class="LN" id="571" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:515')" name="code2model">  571   </a>              $<span class="KW">signed</span>(Multiply_Add_add_add_temp[17:0])));
</span><span><a class="LN" id="572">  572   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="573">  573   </a>    <span class="KW">begin</span> : HwModeRegister_3_process
</span><span><a class="LN" id="574">  574   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="575">  575   </a>        Multiply_Add_out1_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="576">  576   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="577">  577   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="578">  578   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="579">  579   </a>          Multiply_Add_out1_1 &lt;= Multiply_Add_out1;
</span><span><a class="LN" id="580">  580   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="581">  581   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="582">  582   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="583">  583   </a>
</span><span><a class="LN" id="584">  584   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_32_4 = sch_ctr_36 &gt;= 6'b100000;
</span><span><a class="LN" id="585">  585   </a>
</span><span><a class="LN" id="586">  586   </a>  <span class="KW">assign</span> enb_gated_1 = crp_temp_streamed_enb_phase_32_4 &amp;&amp; enb;
</span><span><a class="LN" id="587">  587   </a>
</span><span><a class="LN" id="588">  588   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_5 = Discrete_Time_Integrator_x_reg[5];
</span><span><a class="LN" id="589">  589   </a>
</span><span><a class="LN" id="590">  590   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_4 = Discrete_Time_Integrator_x_reg[4];
</span><span><a class="LN" id="591">  591   </a>
</span><span><a class="LN" id="592">  592   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_3 = Discrete_Time_Integrator_x_reg[3];
</span><span><a class="LN" id="593">  593   </a>
</span><span><a class="LN" id="594">  594   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_2 = Discrete_Time_Integrator_x_reg[2];
</span><span><a class="LN" id="595">  595   </a>
</span><span><a class="LN" id="596">  596   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_1 = Discrete_Time_Integrator_x_reg[1];
</span><span><a class="LN" id="597">  597   </a>
</span><span><a class="LN" id="598">  598   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="599">  599   </a>    <span class="KW">begin</span> : Discrete_Time_Integrator_u_sat_state_process
</span><span><a class="LN" id="600">  600   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="601">  601   </a>        Discrete_Time_Integrator_u_sat_held &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="602">  602   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="603">  603   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="604">  604   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="605">  605   </a>          Discrete_Time_Integrator_u_sat_held &lt;= Discrete_Time_Integrator_u_sat;
</span><span><a class="LN" id="606">  606   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="607">  607   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="608">  608   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="609">  609   </a>
</span><span><a class="LN" id="610">  610   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat = (crp_temp_streamed_enb_phase_0_0 == 1'b0 ? Discrete_Time_Integrator_u_sat_held :
</span><span><a class="LN" id="611">  611   </a>              Discrete_Time_Integrator_u_sat_1);
</span><span><a class="LN" id="612">  612   </a>
</span><span><a class="LN" id="613">  613   </a>  <span class="KW">assign</span> slicedInput_3 = mergedOutput_1[35:18];
</span><span><a class="LN" id="614">  614   </a>
</span><span><a class="LN" id="615">  615   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_unbuffer = slicedInput_3;
</span><span><a class="LN" id="616">  616   </a>
</span><span><a  class="LN" id="617" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:517')" name="code2model">  617   </a>  <span class="KW">assign</span> Subtract_sub_cast = <b>{</b><b>{</b>5<b>{</b>Multiply_Add_out1_1[17]<b>}</b><b>}</b>, Multiply_Add_out1_1<b>}</b>;
</span><span><a  class="LN" id="618" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:517')" name="code2model">  618   </a>  <span class="KW">assign</span> Subtract_sub_cast_1 = <b>{</b>Discrete_Time_Integrator_x_reg_unbuffer[17], <b>{</b>Discrete_Time_Integrator_x_reg_unbuffer, 4'b0000<b>}</b><b>}</b>;
</span><span><a  class="LN" id="619" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:517')" name="code2model">  619   </a>  <span class="KW">assign</span> Subtract_sub_temp = Subtract_sub_cast - Subtract_sub_cast_1;
</span><span><a  class="LN" id="620" href="matlab:set_param('HDL_pfc_gold_fi_og','hiliteAncestors', 'none');coder.internal.code2model('HDL_pfc_gold_fi_og:517')" name="code2model">  620   </a>  <span class="KW">assign</span> Subtract_out1 = Subtract_sub_temp[17:0];
</span><span><a class="LN" id="621">  621   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_indtc = Subtract_out1;
</span><span><a class="LN" id="622">  622   </a>
</span><span><a class="LN" id="623">  623   </a>  <span class="KW">assign</span> gain_cast = <b>{</b>Discrete_Time_Integrator_indtc[17], Discrete_Time_Integrator_indtc<b>}</b>;
</span><span><a class="LN" id="624">  624   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_gain = <b>{</b><b>{</b>3<b>{</b>gain_cast[18]<b>}</b><b>}</b>, gain_cast[18:4]<b>}</b>;
</span><span><a class="LN" id="625">  625   </a>
</span><span><a class="LN" id="626">  626   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_dtc = Discrete_Time_Integrator_u_gain;
</span><span><a class="LN" id="627">  627   </a>
</span><span><a class="LN" id="628">  628   </a>  <span class="KW">assign</span> mergedInput_1 = <b>{</b>Discrete_Time_Integrator_x_reg_unbuffer_1, Discrete_Time_Integrator_x_reg_unbuffer_1<b>}</b>;
</span><span><a class="LN" id="629">  629   </a>
</span><span><a class="LN" id="630">  630   </a>  <span class="CT">// Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="631">  631   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="632">  632   </a>    <span class="KW">begin</span> : mergedDelay_reginc_1_process
</span><span><a class="LN" id="633">  633   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="634">  634   </a>        mergedDelay_regin_1 &lt;= 36'h000000000;
</span><span><a class="LN" id="635">  635   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="636">  636   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="637">  637   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="638">  638   </a>          mergedDelay_regin_1 &lt;= mergedInput_1;
</span><span><a class="LN" id="639">  639   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="640">  640   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="641">  641   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="642">  642   </a>
</span><span><a class="LN" id="643">  643   </a>  ShiftRegisterRAM_Wrapper_generic #(.AddrWidth(5),
</span><span><a class="LN" id="644">  644   </a>                                     .DataWidth(36)
</span><span><a class="LN" id="645">  645   </a>                                     )
</span><span><a class="LN" id="646">  646   </a>                                   u_ShiftRegisterRAM_Wrapper (.clk(clk),
</span><span><a class="LN" id="647">  647   </a>                                                               .reset(reset),
</span><span><a class="LN" id="648">  648   </a>                                                               .enb(enb),
</span><span><a class="LN" id="649">  649   </a>                                                               .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" id="650">  650   </a>                                                               .wr_din(mergedDelay_regin_1),
</span><span><a class="LN" id="651">  651   </a>                                                               .wr_addr(mergedDelay_waddr),
</span><span><a class="LN" id="652">  652   </a>                                                               .wr_en(mergedDelay_wrenb),  <span class="CT">// ufix1</span>
</span><span><a class="LN" id="653">  653   </a>                                                               .rd_addr(mergedDelay_raddr),
</span><span><a class="LN" id="654">  654   </a>                                                               .dout(mergedDelay_regout_1)
</span><span><a class="LN" id="655">  655   </a>                                                               );
</span><span><a class="LN" id="656">  656   </a>
</span><span><a class="LN" id="657">  657   </a>  <span class="CT">// Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="658">  658   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="659">  659   </a>    <span class="KW">begin</span> : mergedDelay_regoutc_1_process
</span><span><a class="LN" id="660">  660   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="661">  661   </a>        mergedOutput_1 &lt;= 36'h000000000;
</span><span><a class="LN" id="662">  662   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="663">  663   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="664">  664   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="665">  665   </a>          mergedOutput_1 &lt;= mergedDelay_regout_1;
</span><span><a class="LN" id="666">  666   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="667">  667   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="668">  668   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="669">  669   </a>
</span><span><a class="LN" id="670">  670   </a>  <span class="KW">assign</span> slicedInput_4 = mergedOutput_1[17:0];
</span><span><a class="LN" id="671">  671   </a>
</span><span><a class="LN" id="672">  672   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_unbuffer_2 = slicedInput_4;
</span><span><a class="LN" id="673">  673   </a>
</span><span><a class="LN" id="674">  674   </a>  <span class="KW">assign</span> adder_add_cast = <b>{</b>Discrete_Time_Integrator_x_reg_unbuffer_2[17], Discrete_Time_Integrator_x_reg_unbuffer_2<b>}</b>;
</span><span><a class="LN" id="675">  675   </a>  <span class="KW">assign</span> adder_add_cast_1 = <b>{</b>Discrete_Time_Integrator_u_dtc[17], Discrete_Time_Integrator_u_dtc<b>}</b>;
</span><span><a class="LN" id="676">  676   </a>  <span class="KW">assign</span> adder_add_temp = adder_add_cast + adder_add_cast_1;
</span><span><a class="LN" id="677">  677   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_add = ((adder_add_temp[18] == 1'b0) &amp;&amp; (adder_add_temp[17] != 1'b0) ? 18'sb011111111111111111 :
</span><span><a class="LN" id="678">  678   </a>              ((adder_add_temp[18] == 1'b1) &amp;&amp; (adder_add_temp[17] != 1'b1) ? 18'sb100000000000000000 :
</span><span><a class="LN" id="679">  679   </a>              $<span class="KW">signed</span>(adder_add_temp[17:0])));
</span><span><a class="LN" id="680">  680   </a>
</span><span><a class="LN" id="681">  681   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_1 = (Discrete_Time_Integrator_u_add &gt; 18'sb000110010000000000 ? 18'sb000110010000000000 :
</span><span><a class="LN" id="682">  682   </a>              (Discrete_Time_Integrator_u_add &lt; 18'sb111001110000000000 ? 18'sb111001110000000000 :
</span><span><a class="LN" id="683">  683   </a>              Discrete_Time_Integrator_u_add));
</span><span><a class="LN" id="684">  684   </a>
</span><span><a class="LN" id="685">  685   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="686">  686   </a>    <span class="KW">begin</span> : tapped_delay_process
</span><span><a class="LN" id="687">  687   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="688">  688   </a>        <span class="KW">for</span>(tapped_delay_t_1_0 = 32'sd0; tapped_delay_t_1_0 &lt;= 32'sd4; tapped_delay_t_1_0 = tapped_delay_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="689">  689   </a>          tapped_delay_reg[tapped_delay_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="690">  690   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="691">  691   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="692">  692   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="693">  693   </a>        <span class="KW">if</span> (enb_gated_1) <span class="KW">begin</span>
</span><span><a class="LN" id="694">  694   </a>          <span class="KW">for</span>(tapped_delay_t_0_1 = 32'sd0; tapped_delay_t_0_1 &lt;= 32'sd4; tapped_delay_t_0_1 = tapped_delay_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="695">  695   </a>            tapped_delay_reg[tapped_delay_t_0_1] &lt;= tapped_delay_reg_next[tapped_delay_t_0_1];
</span><span><a class="LN" id="696">  696   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="697">  697   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="698">  698   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="699">  699   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="700">  700   </a>
</span><span><a class="LN" id="701">  701   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="702">  702   </a>
</span><span><a class="LN" id="703">  703   </a>    <span class="KW">for</span>(tapped_delay_t_0_0 = 32'sd0; tapped_delay_t_0_0 &lt;= 32'sd4; tapped_delay_t_0_0 = tapped_delay_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="704">  704   </a>      Discrete_Time_Integrator_u_sat_3[tapped_delay_t_0_0] = tapped_delay_reg[tapped_delay_t_0_0];
</span><span><a class="LN" id="705">  705   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="706">  706   </a>    <span class="KW">for</span>(tapped_delay_t_1 = 32'sd0; tapped_delay_t_1 &lt;= 32'sd3; tapped_delay_t_1 = tapped_delay_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="707">  707   </a>      tapped_delay_reg_next[tapped_delay_t_1] = tapped_delay_reg[32'sd1 + tapped_delay_t_1];
</span><span><a class="LN" id="708">  708   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="709">  709   </a>
</span><span><a class="LN" id="710">  710   </a>    tapped_delay_reg_next[4] = Discrete_Time_Integrator_u_sat_1;
</span><span><a class="LN" id="711">  711   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="712">  712   </a>
</span><span><a class="LN" id="713">  713   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_4[0] = Discrete_Time_Integrator_u_sat_3[0];
</span><span><a class="LN" id="714">  714   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_4[1] = Discrete_Time_Integrator_u_sat_3[1];
</span><span><a class="LN" id="715">  715   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_4[2] = Discrete_Time_Integrator_u_sat_3[2];
</span><span><a class="LN" id="716">  716   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_4[3] = Discrete_Time_Integrator_u_sat_3[3];
</span><span><a class="LN" id="717">  717   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_4[4] = Discrete_Time_Integrator_u_sat_3[4];
</span><span><a class="LN" id="718">  718   </a>
</span><span><a class="LN" id="719">  719   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="720">  720   </a>    <span class="KW">begin</span> : Discrete_Time_Integrator_u_sat_state_1_process
</span><span><a class="LN" id="721">  721   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="722">  722   </a>        <span class="KW">for</span>(Discrete_Time_Integrator_u_sat_state_t_1 = 32'sd0; Discrete_Time_Integrator_u_sat_state_t_1 &lt;= 32'sd4; Discrete_Time_Integrator_u_sat_state_t_1 = Discrete_Time_Integrator_u_sat_state_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="723">  723   </a>          Discrete_Time_Integrator_u_sat_held_1[Discrete_Time_Integrator_u_sat_state_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="724">  724   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="725">  725   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="726">  726   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="727">  727   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="728">  728   </a>          <span class="KW">for</span>(Discrete_Time_Integrator_u_sat_state_t_0_0 = 32'sd0; Discrete_Time_Integrator_u_sat_state_t_0_0 &lt;= 32'sd4; Discrete_Time_Integrator_u_sat_state_t_0_0 = Discrete_Time_Integrator_u_sat_state_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="729">  729   </a>            Discrete_Time_Integrator_u_sat_held_1[Discrete_Time_Integrator_u_sat_state_t_0_0] &lt;= Discrete_Time_Integrator_u_sat_2[Discrete_Time_Integrator_u_sat_state_t_0_0];
</span><span><a class="LN" id="730">  730   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="731">  731   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="732">  732   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="733">  733   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="734">  734   </a>
</span><span><a class="LN" id="735">  735   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="736">  736   </a>    <span class="KW">if</span> (crp_temp_streamed_enb_phase_0_0 == 1'b0) <span class="KW">begin</span>
</span><span><a class="LN" id="737">  737   </a>      <span class="KW">for</span>(Discrete_Time_Integrator_u_sat_enb_t_1 = 32'sd0; Discrete_Time_Integrator_u_sat_enb_t_1 &lt;= 32'sd4; Discrete_Time_Integrator_u_sat_enb_t_1 = Discrete_Time_Integrator_u_sat_enb_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="738">  738   </a>        Discrete_Time_Integrator_u_sat_2[Discrete_Time_Integrator_u_sat_enb_t_1] = Discrete_Time_Integrator_u_sat_held_1[Discrete_Time_Integrator_u_sat_enb_t_1];
</span><span><a class="LN" id="739">  739   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="740">  740   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="741">  741   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="742">  742   </a>      <span class="KW">for</span>(Discrete_Time_Integrator_u_sat_enb_t_0_0 = 32'sd0; Discrete_Time_Integrator_u_sat_enb_t_0_0 &lt;= 32'sd4; Discrete_Time_Integrator_u_sat_enb_t_0_0 = Discrete_Time_Integrator_u_sat_enb_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="743">  743   </a>        Discrete_Time_Integrator_u_sat_2[Discrete_Time_Integrator_u_sat_enb_t_0_0] = Discrete_Time_Integrator_u_sat_4[Discrete_Time_Integrator_u_sat_enb_t_0_0];
</span><span><a class="LN" id="744">  744   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="745">  745   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="746">  746   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="747">  747   </a>
</span><span><a class="LN" id="748">  748   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_5[0] = Discrete_Time_Integrator_u_sat_2[0];
</span><span><a class="LN" id="749">  749   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_5[1] = Discrete_Time_Integrator_u_sat_2[1];
</span><span><a class="LN" id="750">  750   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_5[2] = Discrete_Time_Integrator_u_sat_2[2];
</span><span><a class="LN" id="751">  751   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_5[3] = Discrete_Time_Integrator_u_sat_2[3];
</span><span><a class="LN" id="752">  752   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_5[4] = Discrete_Time_Integrator_u_sat_2[4];
</span><span><a class="LN" id="753">  753   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_u_sat_5[5] = Discrete_Time_Integrator_u_sat;
</span><span><a class="LN" id="754">  754   </a>
</span><span><a class="LN" id="755">  755   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="756">  756   </a>    <span class="KW">begin</span> : Discrete_Time_Integrator_reg_bypass_process
</span><span><a class="LN" id="757">  757   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="758">  758   </a>        <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_1_0 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_1_0 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_1_0 = Discrete_Time_Integrator_reg_bypass_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="759">  759   </a>          Discrete_Time_Integrator_reg_bypass_reg[Discrete_Time_Integrator_reg_bypass_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="760">  760   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="761">  761   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="762">  762   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="763">  763   </a>        <span class="KW">if</span> (enb_1_37_1) <span class="KW">begin</span>
</span><span><a class="LN" id="764">  764   </a>          <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_0_1 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_0_1 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_0_1 = Discrete_Time_Integrator_reg_bypass_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="765">  765   </a>            Discrete_Time_Integrator_reg_bypass_reg[Discrete_Time_Integrator_reg_bypass_t_0_1] &lt;= Discrete_Time_Integrator_reg_bypass_reg_next[Discrete_Time_Integrator_reg_bypass_t_0_1];
</span><span><a class="LN" id="766">  766   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="767">  767   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="768">  768   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="769">  769   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="770">  770   </a>
</span><span><a class="LN" id="771">  771   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="772">  772   </a>    <span class="KW">if</span> (enb_1_37_1 == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="773">  773   </a>      <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_1 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_1 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_1 = Discrete_Time_Integrator_reg_bypass_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="774">  774   </a>        Discrete_Time_Integrator_x_reg[Discrete_Time_Integrator_reg_bypass_t_1] = Discrete_Time_Integrator_u_sat_5[Discrete_Time_Integrator_reg_bypass_t_1];
</span><span><a class="LN" id="775">  775   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="776">  776   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="777">  777   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="778">  778   </a>      <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_0_0 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_0_0 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_0_0 = Discrete_Time_Integrator_reg_bypass_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="779">  779   </a>        Discrete_Time_Integrator_x_reg[Discrete_Time_Integrator_reg_bypass_t_0_0] = Discrete_Time_Integrator_reg_bypass_reg[Discrete_Time_Integrator_reg_bypass_t_0_0];
</span><span><a class="LN" id="780">  780   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="781">  781   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="782">  782   </a>
</span><span><a class="LN" id="783">  783   </a>    <span class="KW">for</span>(Discrete_Time_Integrator_reg_bypass_t_2 = 32'sd0; Discrete_Time_Integrator_reg_bypass_t_2 &lt;= 32'sd5; Discrete_Time_Integrator_reg_bypass_t_2 = Discrete_Time_Integrator_reg_bypass_t_2 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="784">  784   </a>      Discrete_Time_Integrator_reg_bypass_reg_next[Discrete_Time_Integrator_reg_bypass_t_2] = Discrete_Time_Integrator_u_sat_5[Discrete_Time_Integrator_reg_bypass_t_2];
</span><span><a class="LN" id="785">  785   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="786">  786   </a>
</span><span><a class="LN" id="787">  787   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="788">  788   </a>
</span><span><a class="LN" id="789">  789   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_0 = Discrete_Time_Integrator_x_reg[0];
</span><span><a class="LN" id="790">  790   </a>
</span><span><a class="LN" id="791">  791   </a>  <span class="KW">assign</span> Discrete_Time_Integrator_x_reg_unbuffer_1 = (counterSig == 3'b000 ? Discrete_Time_Integrator_x_reg_0 :
</span><span><a class="LN" id="792">  792   </a>              (counterSig == 3'b001 ? Discrete_Time_Integrator_x_reg_1 :
</span><span><a class="LN" id="793">  793   </a>              (counterSig == 3'b010 ? Discrete_Time_Integrator_x_reg_2 :
</span><span><a class="LN" id="794">  794   </a>              (counterSig == 3'b011 ? Discrete_Time_Integrator_x_reg_3 :
</span><span><a class="LN" id="795">  795   </a>              (counterSig == 3'b100 ? Discrete_Time_Integrator_x_reg_4 :
</span><span><a class="LN" id="796">  796   </a>              Discrete_Time_Integrator_x_reg_5)))));
</span><span><a class="LN" id="797">  797   </a>
</span><span><a class="LN" id="798">  798   </a>  <span class="KW">assign</span> crp_temp_streamed_enb_phase_0_4 = sch_ctr_36 &lt;= 6'b000100;
</span><span><a class="LN" id="799">  799   </a>
</span><span><a class="LN" id="800">  800   </a>  <span class="KW">assign</span> enb_gated_2 = crp_temp_streamed_enb_phase_0_4 &amp;&amp; enb;
</span><span><a class="LN" id="801">  801   </a>
</span><span><a class="LN" id="802">  802   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="803">  803   </a>    <span class="KW">begin</span> : tapped_delay_1_process
</span><span><a class="LN" id="804">  804   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="805">  805   </a>        <span class="KW">for</span>(tapped_delay_t_1_0 = 32'sd0; tapped_delay_t_1_0 &lt;= 32'sd4; tapped_delay_t_1_0 = tapped_delay_t_1_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="806">  806   </a>          tapped_delay_reg_1[tapped_delay_t_1_0] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="807">  807   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="808">  808   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="809">  809   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="810">  810   </a>        <span class="KW">if</span> (enb_gated_2) <span class="KW">begin</span>
</span><span><a class="LN" id="811">  811   </a>          <span class="KW">for</span>(tapped_delay_t_0_1 = 32'sd0; tapped_delay_t_0_1 &lt;= 32'sd4; tapped_delay_t_0_1 = tapped_delay_t_0_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="812">  812   </a>            tapped_delay_reg_1[tapped_delay_t_0_1] &lt;= tapped_delay_reg_next_1[tapped_delay_t_0_1];
</span><span><a class="LN" id="813">  813   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="814">  814   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="815">  815   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="816">  816   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="817">  817   </a>
</span><span><a class="LN" id="818">  818   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="819">  819   </a>
</span><span><a class="LN" id="820">  820   </a>    <span class="KW">for</span>(tapped_delay_t_0_01 = 32'sd0; tapped_delay_t_0_01 &lt;= 32'sd4; tapped_delay_t_0_01 = tapped_delay_t_0_01 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="821">  821   </a>      buffSig[tapped_delay_t_0_01] = tapped_delay_reg_1[tapped_delay_t_0_01];
</span><span><a class="LN" id="822">  822   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="823">  823   </a>    <span class="KW">for</span>(tapped_delay_t_11 = 32'sd0; tapped_delay_t_11 &lt;= 32'sd3; tapped_delay_t_11 = tapped_delay_t_11 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="824">  824   </a>      tapped_delay_reg_next_1[tapped_delay_t_11] = tapped_delay_reg_1[32'sd1 + tapped_delay_t_11];
</span><span><a class="LN" id="825">  825   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="826">  826   </a>
</span><span><a class="LN" id="827">  827   </a>    tapped_delay_reg_next_1[4] = Discrete_Time_Integrator_x_reg_unbuffer_1;
</span><span><a class="LN" id="828">  828   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="829">  829   </a>
</span><span><a class="LN" id="830">  830   </a>  <span class="KW">assign</span> buffSig_1[0] = buffSig[0];
</span><span><a class="LN" id="831">  831   </a>  <span class="KW">assign</span> buffSig_1[1] = buffSig[1];
</span><span><a class="LN" id="832">  832   </a>  <span class="KW">assign</span> buffSig_1[2] = buffSig[2];
</span><span><a class="LN" id="833">  833   </a>  <span class="KW">assign</span> buffSig_1[3] = buffSig[3];
</span><span><a class="LN" id="834">  834   </a>  <span class="KW">assign</span> buffSig_1[4] = buffSig[4];
</span><span><a class="LN" id="835">  835   </a>
</span><span><a class="LN" id="836">  836   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="837">  837   </a>    <span class="KW">begin</span> : buffSig_state_process
</span><span><a class="LN" id="838">  838   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="839">  839   </a>        <span class="KW">for</span>(buffSig_state_t_1 = 32'sd0; buffSig_state_t_1 &lt;= 32'sd4; buffSig_state_t_1 = buffSig_state_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="840">  840   </a>          buffSig_held[buffSig_state_t_1] &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="841">  841   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="842">  842   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="843">  843   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="844">  844   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="845">  845   </a>          <span class="KW">for</span>(buffSig_state_t_0_0 = 32'sd0; buffSig_state_t_0_0 &lt;= 32'sd4; buffSig_state_t_0_0 = buffSig_state_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="846">  846   </a>            buffSig_held[buffSig_state_t_0_0] &lt;= buffSig_2[buffSig_state_t_0_0];
</span><span><a class="LN" id="847">  847   </a>          <span class="KW">end</span>
</span><span><a class="LN" id="848">  848   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="849">  849   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="850">  850   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="851">  851   </a>
</span><span><a class="LN" id="852">  852   </a>  <span class="KW">always</span> @* <span class="KW">begin</span>
</span><span><a class="LN" id="853">  853   </a>    <span class="KW">if</span> (crp_temp_streamed_enb_phase_5_0 == 1'b0) <span class="KW">begin</span>
</span><span><a class="LN" id="854">  854   </a>      <span class="KW">for</span>(buffSig_enb_t_1 = 32'sd0; buffSig_enb_t_1 &lt;= 32'sd4; buffSig_enb_t_1 = buffSig_enb_t_1 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="855">  855   </a>        buffSig_2[buffSig_enb_t_1] = buffSig_held[buffSig_enb_t_1];
</span><span><a class="LN" id="856">  856   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="857">  857   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="858">  858   </a>    <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="859">  859   </a>      <span class="KW">for</span>(buffSig_enb_t_0_0 = 32'sd0; buffSig_enb_t_0_0 &lt;= 32'sd4; buffSig_enb_t_0_0 = buffSig_enb_t_0_0 + 32'sd1) <span class="KW">begin</span>
</span><span><a class="LN" id="860">  860   </a>        buffSig_2[buffSig_enb_t_0_0] = buffSig_1[buffSig_enb_t_0_0];
</span><span><a class="LN" id="861">  861   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="862">  862   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="863">  863   </a>  <span class="KW">end</span>
</span><span><a class="LN" id="864">  864   </a>
</span><span><a class="LN" id="865">  865   </a>  <span class="KW">assign</span> ic_0 = buffSig_2[0];
</span><span><a class="LN" id="866">  866   </a>
</span><span><a class="LN" id="867">  867   </a>  <span class="KW">assign</span> ic_1 = buffSig_2[1];
</span><span><a class="LN" id="868">  868   </a>
</span><span><a class="LN" id="869">  869   </a>  <span class="KW">assign</span> ic_2 = buffSig_2[2];
</span><span><a class="LN" id="870">  870   </a>
</span><span><a class="LN" id="871">  871   </a>  <span class="KW">assign</span> ic_3 = buffSig_2[3];
</span><span><a class="LN" id="872">  872   </a>
</span><span><a class="LN" id="873">  873   </a>  <span class="KW">assign</span> ic_4 = buffSig_2[4];
</span><span><a class="LN" id="874">  874   </a>
</span><span><a class="LN" id="875">  875   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" id="876">  876   </a>    <span class="KW">begin</span> : buffSig_state_1_process
</span><span><a class="LN" id="877">  877   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" id="878">  878   </a>        buffSig_held_1 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" id="879">  879   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="880">  880   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" id="881">  881   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" id="882">  882   </a>          buffSig_held_1 &lt;= buffSig_3;
</span><span><a class="LN" id="883">  883   </a>        <span class="KW">end</span>
</span><span><a class="LN" id="884">  884   </a>      <span class="KW">end</span>
</span><span><a class="LN" id="885">  885   </a>    <span class="KW">end</span>
</span><span><a class="LN" id="886">  886   </a>
</span><span><a class="LN" id="887">  887   </a>  <span class="KW">assign</span> buffSig_3 = (crp_temp_streamed_enb_phase_5_0 == 1'b0 ? buffSig_held_1 :
</span><span><a class="LN" id="888">  888   </a>              Discrete_Time_Integrator_x_reg_unbuffer_1);
</span><span><a class="LN" id="889">  889   </a>
</span><span><a class="LN" id="890">  890   </a>  <span class="KW">assign</span> ic_5 = buffSig_3;
</span><span><a class="LN" id="891">  891   </a>
</span><span><a class="LN" id="892">  892   </a><span class="KW">endmodule</span>  <span class="CT">// FET_CTRL</span>
</span><span><a class="LN" id="893">  893   </a>
</span><span><a class="LN" id="894">  894   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
