Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Apr 13 21:40:13 2020
| Host         : EECS151 running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_control_sets -verbose -file z1top_control_sets_placed.rpt
| Design       : z1top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             480 |          211 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              91 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------------------+---------------------------------------------------+------------------+----------------+
|    Clock Signal   |                    Enable Signal                    |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-------------------+-----------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk_wiz/clk_out1 | cpu/uart_rx/is_symbol_edge                          | cpu/uart_rx/state/q_reg[1]_0                      |                2 |              4 |
|  clk_wiz/clk_out1 | cpu/uart_tx/state/q_reg[0]_1                        | cpu/uart_tx/state/rst                             |                2 |              4 |
|  clk_wiz/clk_out1 |                                                     |                                                   |                3 |              6 |
|  clk_wiz/clk_out1 | cpu/ID_EX/csr_we_reg/E[0]                           | bp/button_edge_detector/genblk1[0].reg1/reset     |                4 |              6 |
|  clk_wiz/clk_out1 | cpu/uart_rx/state/q_reg[1]_0                        | bp/button_edge_detector/genblk1[0].reg1/reset     |                2 |              8 |
|  clk_wiz/clk_out1 | cpu/uart_tx/state/ce                                | cpu/uart_tx/state/clock_counter_rst               |                3 |              9 |
|  clk_wiz/clk_out1 | bp/button_debouncer/genblk3[0].sat_cnt/sat_cnt_ce_0 | bp/button_synchronizer/dreg2/SR[0]                |                3 |              9 |
|  clk_wiz/clk_out1 | cpu/ID_EX/uart_reg/ce                               | cpu/uart_rx/state/rst                             |                3 |              9 |
|  clk_wiz/clk_out1 | cpu/uart_rx/rx_shift_ce                             | cpu/uart_rx/state/q_reg[1]_1                      |                3 |             10 |
|  clk_wiz/clk_out1 | cpu/uart_tx/state/q_reg[0]_0                        |                                                   |                4 |             10 |
|  clk_wiz/clk_out1 |                                                     | bp/button_debouncer/wrapping_cnt/q[0]_i_1__19_n_0 |                4 |             16 |
|  clk_wiz/clk_out1 |                                                     | cpu/ID_EX/forward_reg/reset_count                 |                8 |             32 |
|  clk_wiz/clk_out1 | cpu/ID_EX/jump_reg/q_reg[0]_0                       | cpu/ID_EX/forward_reg/reset_count                 |                8 |             32 |
|  clk_wiz/clk_out1 | cpu/EX_WB/store_addr/p_0_in                         |                                                   |               12 |             96 |
|  clk_wiz/clk_out1 |                                                     | bp/button_edge_detector/genblk1[0].reg1/reset     |              113 |            206 |
|  clk_wiz/clk_out1 |                                                     | bp/button_edge_detector/genblk1[0].reg1/SR[0]     |               86 |            226 |
+-------------------+-----------------------------------------------------+---------------------------------------------------+------------------+----------------+


