	component XG_inst_csr_clk_bfm_ip is
		generic (
			CLOCK_RATE : positive := 10;
			CLOCK_UNIT : positive := 1000000
		);
		port (
			clk : out std_logic   -- clk
		);
	end component XG_inst_csr_clk_bfm_ip;

