// Seed: 881327092
module module_0;
  wire id_1 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    id_4,
    id_5,
    input wand id_2
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    output wor id_1,
    output logic id_2,
    input supply1 void id_3,
    output wand id_4,
    input wor id_5
);
  assign id_4 = 1'h0;
  always id_2 <= -1;
  id_7 :
  assert property (@(posedge (id_7)) id_3) if (-1) id_2 <= -1;
  module_0 modCall_1 ();
endmodule
