###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-03)
#  Generated on:      Sat Apr 17 14:43:05 2021
#  Design:            core_adapter
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin my_fpu_double/i_fpu_sub/minuend_reg[50]/CK 
Endpoint:   my_fpu_double/i_fpu_sub/minuend_reg[50]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/minuend_reg[50]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                         |              |          |       |                               | Annotation |          |       |  Time   | 
     |-----------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/minuend_reg[50] | CK ^         |          | 0.000 | clk                           |            | 5510.354 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[50] | CK ^ -> QN ^ | DFF_X1   | 0.032 | my_fpu_double/i_fpu_sub/n2841 |            |    1.799 | 0.185 |   0.185 | 
     | my_fpu_double/i_fpu_sub/U680            |              | OAI22_X1 | 0.032 | my_fpu_double/i_fpu_sub/n2841 |       SPEF |    1.799 | 0.000 |   0.185 | 
     | my_fpu_double/i_fpu_sub/U680            | A1 ^ -> ZN v | OAI22_X1 | 0.014 | my_fpu_double/i_fpu_sub/n1423 |            |    1.249 | 0.032 |   0.217 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[50] |              | DFF_X1   | 0.014 | my_fpu_double/i_fpu_sub/n1423 |       SPEF |    1.249 | 0.000 |   0.217 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin my_fpu_double/i_fpu_sub/minuend_reg[2]/CK 
Endpoint:   my_fpu_double/i_fpu_sub/minuend_reg[2]/D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/minuend_reg[2]/QN (^) triggered by  leading 
edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                        |              |          |       |                               | Annotation |          |       |  Time   | 
     |----------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/minuend_reg[2] | CK ^         |          | 0.000 | clk                           |            | 5510.354 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[2] | CK ^ -> QN ^ | DFF_X1   | 0.032 | my_fpu_double/i_fpu_sub/n2793 |            |    1.799 | 0.185 |   0.185 | 
     | my_fpu_double/i_fpu_sub/U728           |              | OAI22_X1 | 0.032 | my_fpu_double/i_fpu_sub/n2793 |       SPEF |    1.799 | 0.000 |   0.185 | 
     | my_fpu_double/i_fpu_sub/U728           | A1 ^ -> ZN v | OAI22_X1 | 0.014 | my_fpu_double/i_fpu_sub/n1375 |            |    1.276 | 0.032 |   0.217 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[2] |              | DFF_X1   | 0.014 | my_fpu_double/i_fpu_sub/n1375 |       SPEF |    1.276 | 0.000 |   0.217 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin my_fpu_double/i_fpu_sub/minuend_reg[21]/CK 
Endpoint:   my_fpu_double/i_fpu_sub/minuend_reg[21]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/minuend_reg[21]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                         |              |          |       |                               | Annotation |          |       |  Time   | 
     |-----------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/minuend_reg[21] | CK ^         |          | 0.000 | clk                           |            | 5510.354 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[21] | CK ^ -> QN ^ | DFF_X1   | 0.032 | my_fpu_double/i_fpu_sub/n2812 |            |    1.799 | 0.185 |   0.185 | 
     | my_fpu_double/i_fpu_sub/U709            |              | OAI22_X1 | 0.032 | my_fpu_double/i_fpu_sub/n2812 |       SPEF |    1.799 | 0.000 |   0.185 | 
     | my_fpu_double/i_fpu_sub/U709            | A1 ^ -> ZN v | OAI22_X1 | 0.014 | my_fpu_double/i_fpu_sub/n1394 |            |    1.285 | 0.032 |   0.217 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[21] |              | DFF_X1   | 0.014 | my_fpu_double/i_fpu_sub/n1394 |       SPEF |    1.285 | 0.000 |   0.217 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin my_fpu_double/i_fpu_round/round_out_reg[1]/CK 
Endpoint:   my_fpu_double/i_fpu_round/round_out_reg[1]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_round/round_out_reg[1]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew |              Net               |    Arc     |   Load   | Delay | Arrival | 
     |                                            |              |          |       |                                | Annotation |          |       |  Time   | 
     |--------------------------------------------+--------------+----------+-------+--------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_round/round_out_reg[1] | CK ^         |          | 0.000 | clk                            |            | 5510.354 |       |   0.000 | 
     | my_fpu_double/i_fpu_round/round_out_reg[1] | CK ^ -> QN ^ | DFF_X1   | 0.030 | my_fpu_double/i_fpu_round/n121 |            |    1.645 | 0.183 |   0.183 | 
     | my_fpu_double/i_fpu_round/U78              |              | OAI22_X1 | 0.030 | my_fpu_double/i_fpu_round/n121 |       SPEF |    1.645 | 0.000 |   0.183 | 
     | my_fpu_double/i_fpu_round/U78              | A2 ^ -> ZN v | OAI22_X1 | 0.016 | my_fpu_double/i_fpu_round/n403 |            |    1.304 | 0.035 |   0.218 | 
     | my_fpu_double/i_fpu_round/round_out_reg[1] |              | DFF_X1   | 0.016 | my_fpu_double/i_fpu_round/n403 |       SPEF |    1.304 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin my_fpu_double/i_fpu_round/round_out_reg[10]/CK 
Endpoint:   my_fpu_double/i_fpu_round/round_out_reg[10]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_round/round_out_reg[10]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew |              Net               |    Arc     |   Load   | Delay | Arrival | 
     |                                             |              |          |       |                                | Annotation |          |       |  Time   | 
     |---------------------------------------------+--------------+----------+-------+--------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_round/round_out_reg[10] | CK ^         |          | 0.000 | clk                            |            | 5510.354 |       |   0.000 | 
     | my_fpu_double/i_fpu_round/round_out_reg[10] | CK ^ -> QN ^ | DFF_X1   | 0.030 | my_fpu_double/i_fpu_round/n103 |            |    1.645 | 0.183 |   0.183 | 
     | my_fpu_double/i_fpu_round/U69               |              | OAI22_X1 | 0.030 | my_fpu_double/i_fpu_round/n103 |       SPEF |    1.645 | 0.000 |   0.183 | 
     | my_fpu_double/i_fpu_round/U69               | A2 ^ -> ZN v | OAI22_X1 | 0.016 | my_fpu_double/i_fpu_round/n394 |            |    1.301 | 0.035 |   0.218 | 
     | my_fpu_double/i_fpu_round/round_out_reg[10] |              | DFF_X1   | 0.016 | my_fpu_double/i_fpu_round/n394 |       SPEF |    1.301 | 0.000 |   0.218 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/
CK 
Endpoint:   my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                                |              |          |       |                               | Annotation |          |       |  Time   | 
     |------------------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13] | CK ^         |          | 0.000 | clk                           |            | 5510.354 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13] | CK ^ -> QN ^ | DFF_X1   | 0.030 | my_fpu_double/i_fpu_sub/n2751 |            |    1.657 | 0.184 |   0.184 | 
     | my_fpu_double/i_fpu_sub/U1306                  |              | OAI22_X1 | 0.030 | my_fpu_double/i_fpu_sub/n2751 |       SPEF |    1.657 | 0.000 |   0.184 | 
     | my_fpu_double/i_fpu_sub/U1306                  | A2 ^ -> ZN v | OAI22_X1 | 0.016 | my_fpu_double/i_fpu_sub/n1225 |            |    1.273 | 0.035 |   0.218 | 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13] |              | DFF_X1   | 0.016 | my_fpu_double/i_fpu_sub/n1225 |       SPEF |    1.273 | 0.000 |   0.218 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin my_fpu_double/i_fpu_sub/exponent_2_reg[7]/CK 
Endpoint:   my_fpu_double/i_fpu_sub/exponent_2_reg[7]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/exponent_2_reg[7]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                           |              |          |       |                               | Annotation |          |       |  Time   | 
     |-------------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/exponent_2_reg[7] | CK ^         |          | 0.000 | clk                           |            | 5510.354 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/exponent_2_reg[7] | CK ^ -> QN ^ | DFF_X1   | 0.032 | my_fpu_double/i_fpu_sub/n2621 |            |    1.875 | 0.186 |   0.186 | 
     | my_fpu_double/i_fpu_sub/U2550             |              | OAI22_X1 | 0.032 | my_fpu_double/i_fpu_sub/n2621 |       SPEF |    1.875 | 0.000 |   0.186 | 
     | my_fpu_double/i_fpu_sub/U2550             | A1 ^ -> ZN v | OAI22_X1 | 0.014 | my_fpu_double/i_fpu_sub/n1018 |            |    1.160 | 0.032 |   0.218 | 
     | my_fpu_double/i_fpu_sub/exponent_2_reg[7] |              | DFF_X1   | 0.014 | my_fpu_double/i_fpu_sub/n1018 |       SPEF |    1.160 | 0.000 |   0.218 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin my_fpu_double/i_fpu_round/round_out_reg[37]/CK 
Endpoint:   my_fpu_double/i_fpu_round/round_out_reg[37]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_round/round_out_reg[37]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew |              Net               |    Arc     |   Load   | Delay | Arrival | 
     |                                             |              |          |       |                                | Annotation |          |       |  Time   | 
     |---------------------------------------------+--------------+----------+-------+--------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_round/round_out_reg[37] | CK ^         |          | 0.000 | clk                            |            | 5510.354 |       |   0.000 | 
     | my_fpu_double/i_fpu_round/round_out_reg[37] | CK ^ -> QN ^ | DFF_X1   | 0.030 | my_fpu_double/i_fpu_round/n49  |            |    1.666 | 0.184 |   0.184 | 
     | my_fpu_double/i_fpu_round/U42               |              | OAI22_X1 | 0.030 | my_fpu_double/i_fpu_round/n49  |       SPEF |    1.666 | 0.000 |   0.184 | 
     | my_fpu_double/i_fpu_round/U42               | A2 ^ -> ZN v | OAI22_X1 | 0.016 | my_fpu_double/i_fpu_round/n367 |            |    1.281 | 0.035 |   0.218 | 
     | my_fpu_double/i_fpu_round/round_out_reg[37] |              | DFF_X1   | 0.016 | my_fpu_double/i_fpu_round/n367 |       SPEF |    1.281 | 0.000 |   0.218 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin my_fpu_double/i_fpu_sub/large_norm_small_denorm_
reg/CK 
Endpoint:   my_fpu_double/i_fpu_sub/large_norm_small_denorm_reg/D  (v) checked 
with  leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/large_norm_small_denorm_reg/QN (^) 
triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                                    |              |          |       |                               | Annotation |          |       |  Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/large_norm_small_denorm_re | CK ^         |          | 0.000 | clk                           |            | 5510.354 |       |   0.000 | 
     | g                                                  |              |          |       |                               |            |          |       |         | 
     | my_fpu_double/i_fpu_sub/large_norm_small_denorm_re | CK ^ -> QN ^ | DFF_X1   | 0.032 | my_fpu_double/i_fpu_sub/n2847 |            |    1.825 | 0.185 |   0.185 | 
     | g                                                  |              |          |       |                               |            |          |       |         | 
     | my_fpu_double/i_fpu_sub/U630                       |              | OAI22_X1 | 0.032 | my_fpu_double/i_fpu_sub/n2847 |       SPEF |    1.825 | 0.000 |   0.185 | 
     | my_fpu_double/i_fpu_sub/U630                       | A1 ^ -> ZN v | OAI22_X1 | 0.014 | my_fpu_double/i_fpu_sub/n1440 |            |    1.305 | 0.032 |   0.218 | 
     | my_fpu_double/i_fpu_sub/large_norm_small_denorm_re |              | DFF_X1   | 0.014 | my_fpu_double/i_fpu_sub/n1440 |       SPEF |    1.305 | 0.000 |   0.218 | 
     | g                                                  |              |          |       |                               |            |          |       |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin my_fpu_double/i_fpu_sub/minuend_reg[6]/CK 
Endpoint:   my_fpu_double/i_fpu_sub/minuend_reg[6]/D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/minuend_reg[6]/QN (^) triggered by  leading 
edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                        |              |          |       |                               | Annotation |          |       |  Time   | 
     |----------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/minuend_reg[6] | CK ^         |          | 0.000 | clk                           |            | 5510.354 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[6] | CK ^ -> QN ^ | DFF_X1   | 0.032 | my_fpu_double/i_fpu_sub/n2797 |            |    1.857 | 0.186 |   0.186 | 
     | my_fpu_double/i_fpu_sub/U724           |              | OAI22_X1 | 0.032 | my_fpu_double/i_fpu_sub/n2797 |       SPEF |    1.857 | 0.000 |   0.186 | 
     | my_fpu_double/i_fpu_sub/U724           | A1 ^ -> ZN v | OAI22_X1 | 0.014 | my_fpu_double/i_fpu_sub/n1379 |            |    1.231 | 0.032 |   0.218 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[6] |              | DFF_X1   | 0.014 | my_fpu_double/i_fpu_sub/n1379 |       SPEF |    1.231 | 0.000 |   0.218 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 

