// This file was automatically generated by Vesyla. DO NOT EDIT.

module adder
import _uvcilbfxawa_pkg::*;
(
    input  logic signed [WORD_BITWIDTH-1:0] data_in0,
    input  logic signed [WORD_BITWIDTH-1:0] data_in1,
    output logic signed [WORD_BITWIDTH-1:0] data_out  
);

    // real and imag signals
    logic [WORD_BITWIDTH/2-1:0] data0_r;
    logic [WORD_BITWIDTH/2-1:0] data0_i;
    logic [WORD_BITWIDTH/2-1:0] data1_r;
    logic [WORD_BITWIDTH/2-1:0] data1_i;
    logic [WORD_BITWIDTH/2-1:0] add_out_r;
    logic [WORD_BITWIDTH/2-1:0] add_out_i;

    always_comb begin
        data0_r <= data_in0[WORD_BITWIDTH-1:WORD_BITWIDTH/2];
        data0_i <= data_in0[WORD_BITWIDTH/2-1:0];
        data1_r <= data_in1[WORD_BITWIDTH-1:WORD_BITWIDTH/2];
        data1_i <= data_in1[WORD_BITWIDTH/2-1:0];
    end

    parameter COMPLEX_BITWIDTH = WORD_BITWIDTH/2;

    assign add_out_r = COMPLEX_BITWIDTH'(data0_r + data1_r);
    assign add_out_i = COMPLEX_BITWIDTH'(data0_i + data1_i);

    assign data_out = {add_out_r, add_out_i};

endmodule