<map id="lib/Target/AMDGPU/AMDGPUCallLowering.h" name="lib/Target/AMDGPU/AMDGPUCallLowering.h">
<area shape="rect" id="node1" title="This file describes how to lower LLVM calls to machine code calls." alt="" coords="6016,5,6237,47"/>
<area shape="rect" id="node2" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="5,259,227,300"/>
<area shape="rect" id="node3" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="5675,266,5954,293"/>
<area shape="rect" id="node4" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="6008,95,6245,121"/>
<area shape="rect" id="node5" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="10952,169,11203,211"/>
<area shape="rect" id="node6" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="335,169,561,211"/>
<area shape="rect" id="node7" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="585,169,823,211"/>
<area shape="rect" id="node8" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="847,169,1129,211"/>
<area shape="rect" id="node9" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1153,169,1375,211"/>
<area shape="rect" id="node10" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="1399,169,1622,211"/>
<area shape="rect" id="node11" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="1647,169,1863,211"/>
<area shape="rect" id="node12" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="1887,169,2121,211"/>
<area shape="rect" id="node13" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="2145,169,2393,211"/>
<area shape="rect" id="node14" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="2417,177,2721,203"/>
<area shape="rect" id="node15" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="2745,169,2972,211"/>
<area shape="rect" id="node16" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="2996,169,3244,211"/>
<area shape="rect" id="node17" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="3269,169,3491,211"/>
<area shape="rect" id="node18" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="3515,169,3762,211"/>
<area shape="rect" id="node19" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="76,169,311,211"/>
<area shape="rect" id="node20" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="3787,177,4061,203"/>
<area shape="rect" id="node21" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="4086,169,4301,211"/>
<area shape="rect" id="node22" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="4325,177,4603,203"/>
<area shape="rect" id="node23" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts." alt="" coords="4628,169,4823,211"/>
<area shape="rect" id="node24" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="4847,169,5041,211"/>
<area shape="rect" id="node25" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="5066,177,5310,203"/>
<area shape="rect" id="node26" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="5334,169,5541,211"/>
<area shape="rect" id="node27" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="5565,177,5840,203"/>
<area shape="rect" id="node28" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="5865,177,6138,203"/>
<area shape="rect" id="node29" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="6163,169,6341,211"/>
<area shape="rect" id="node30" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="6366,169,6557,211"/>
<area shape="rect" id="node31" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="6581,169,6769,211"/>
<area shape="rect" id="node32" href="$SIInsertSkips_8cpp.html" title="This pass inserts branches on the 0 exec mask over divergent branches branches when it&#39;s expected tha..." alt="" coords="6793,169,6981,211"/>
<area shape="rect" id="node33" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="7005,169,7193,211"/>
<area shape="rect" id="node34" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="7217,169,7397,211"/>
<area shape="rect" id="node35" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="7421,169,7603,211"/>
<area shape="rect" id="node36" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="7627,169,7815,211"/>
<area shape="rect" id="node37" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="7839,169,8027,211"/>
<area shape="rect" id="node38" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="8051,169,8239,211"/>
<area shape="rect" id="node39" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="8264,169,8467,211"/>
<area shape="rect" id="node40" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required." alt="" coords="8491,169,8677,211"/>
<area shape="rect" id="node41" href="$SIOptimizeExecMasking_8cpp.html" title=" " alt="" coords="8701,169,8907,211"/>
<area shape="rect" id="node42" href="$SIOptimizeExecMaskingPreRA_8cpp.html" title="This pass performs exec mask handling peephole optimizations which needs to be done before register a..." alt="" coords="8931,169,9136,211"/>
<area shape="rect" id="node43" href="$SIPeepholeSDWA_8cpp.html" title=" " alt="" coords="9161,169,9367,211"/>
<area shape="rect" id="node44" href="$SIPostRABundler_8cpp.html" title="This pass creates bundles of memory instructions to protect adjacent loads and stores from beeing res..." alt="" coords="9392,169,9573,211"/>
<area shape="rect" id="node45" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="9597,169,9819,211"/>
<area shape="rect" id="node46" href="$SIPreEmitPeephole_8cpp.html" title="This pass performs the peephole optimizations before code emission." alt="" coords="9843,169,10045,211"/>
<area shape="rect" id="node47" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="10069,169,10272,211"/>
<area shape="rect" id="node48" href="$SIRemoveShortExecBranches_8cpp.html" title="This pass optmizes the s_cbranch_execz instructions." alt="" coords="10297,169,10498,211"/>
<area shape="rect" id="node49" href="$SIShrinkInstructions_8cpp.html" title=" " alt="" coords="10522,169,10713,211"/>
<area shape="rect" id="node50" href="$SIWholeQuadMode_8cpp.html" title="This pass adds instructions to enable whole quad mode for pixel shaders, and whole wavefront mode for..." alt="" coords="10737,169,10927,211"/>
</map>
