
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys HDL Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Verilog Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v" (library work)
@I:"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\edid_i2c\EDID_PROM_defines.v" (library work)
@I::"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\dvi_rx_top.v" (library work)
@I::"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\dvi_tx_top.v" (library work)
@I::"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\edid_i2c\EDID_PROM.v" (library work)
@I::"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\edid_i2c\I2C_SLAVE_TOP.vp" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module video_top
Running optimization stage 1 on i2c_slave .......
Running optimization stage 1 on pROM .......
Running optimization stage 1 on I2C_SLAVE_Top .......
@N: CG364 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\edid_i2c\EDID_PROM.v":26:7:26:15|Synthesizing module EDID_PROM in library work.
Running optimization stage 1 on EDID_PROM .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v":2406:7:2406:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Running optimization stage 1 on INV .......
Running optimization stage 1 on LUT4 .......
Running optimization stage 1 on LUT3 .......
Running optimization stage 1 on LUT2 .......
Running optimization stage 1 on MUX2_LUT5 .......
Running optimization stage 1 on MUX2_LUT6 .......
Running optimization stage 1 on DFFC .......
Running optimization stage 1 on IDES10 .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on PLL .......
Running optimization stage 1 on IODELAY .......
Running optimization stage 1 on TLVDS_IBUF .......
Running optimization stage 1 on DFFCE .......
Running optimization stage 1 on DFFPE .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on \~Data_Aligning.DVI_RX_Top_  .......
Running optimization stage 1 on \~TMDS_Decoder.DVI_RX_Top__2  .......
Running optimization stage 1 on \~TMDS_Decoder.DVI_RX_Top_  .......
Running optimization stage 1 on \~TMDS_Decoder.DVI_RX_Top__1  .......
Running optimization stage 1 on \~dvi2rgb.DVI_RX_Top_  .......
@N: CG364 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\dvi_rx_top.v":7446:7:7446:16|Synthesizing module DVI_RX_Top in library work.
Running optimization stage 1 on DVI_RX_Top .......
@W: CL168 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\dvi_rx_top.v":7500:6:7500:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on TLVDS_OBUF .......
Running optimization stage 1 on OSER10 .......
Running optimization stage 1 on ALU .......
Running optimization stage 1 on \~TMDS8b10b.DVI_TX_Top_  .......
Running optimization stage 1 on DFFP .......
Running optimization stage 1 on \~TMDS8b10b.DVI_TX_Top__2  .......
Running optimization stage 1 on \~TMDS8b10b.DVI_TX_Top__0  .......
Running optimization stage 1 on \~rgb2dvi.DVI_TX_Top_  .......
@N: CG364 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\dvi_tx_top.v":3736:7:3736:16|Synthesizing module DVI_TX_Top in library work.
Running optimization stage 1 on DVI_TX_Top .......
@W: CL168 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\dvi_tx_top\dvi_tx_top.v":3790:6:3790:11|Removing instance GND_cZ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":24:7:24:15|Synthesizing module video_top in library work.
@N: CG179 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":82:16:82:25|Removing redundant assignment.
Running optimization stage 1 on video_top .......
Running optimization stage 2 on video_top .......
@W: CL190 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":58:0:58:5|Optimizing register bit run_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":58:0:58:5|Optimizing register bit run_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":58:0:58:5|Optimizing register bit run_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":58:0:58:5|Optimizing register bit run_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":58:0:58:5|Optimizing register bit run_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":58:0:58:5|Optimizing register bit run_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\video_top.v":58:0:58:5|Pruning register bits 31 to 26 of run_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on DVI_TX_Top .......
Running optimization stage 2 on \~rgb2dvi.DVI_TX_Top_  .......
Running optimization stage 2 on \~TMDS8b10b.DVI_TX_Top__0  .......
Running optimization stage 2 on \~TMDS8b10b.DVI_TX_Top__2  .......
Running optimization stage 2 on DFFP .......
Running optimization stage 2 on \~TMDS8b10b.DVI_TX_Top_  .......
Running optimization stage 2 on ALU .......
Running optimization stage 2 on OSER10 .......
Running optimization stage 2 on TLVDS_OBUF .......
Running optimization stage 2 on DVI_RX_Top .......
Running optimization stage 2 on \~dvi2rgb.DVI_RX_Top_  .......
Running optimization stage 2 on \~TMDS_Decoder.DVI_RX_Top__1  .......
Running optimization stage 2 on \~TMDS_Decoder.DVI_RX_Top_  .......
Running optimization stage 2 on \~TMDS_Decoder.DVI_RX_Top__2  .......
Running optimization stage 2 on \~Data_Aligning.DVI_RX_Top_  .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on DFFPE .......
Running optimization stage 2 on DFFCE .......
Running optimization stage 2 on TLVDS_IBUF .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on IDES10 .......
Running optimization stage 2 on DFFC .......
Running optimization stage 2 on MUX2_LUT6 .......
Running optimization stage 2 on MUX2_LUT5 .......
Running optimization stage 2 on LUT2 .......
Running optimization stage 2 on LUT3 .......
Running optimization stage 2 on LUT4 .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on GSR .......
Running optimization stage 2 on EDID_PROM .......
Running optimization stage 2 on I2C_SLAVE_Top .......
Running optimization stage 2 on pROM .......
Running optimization stage 2 on i2c_slave .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 120MB peak: 120MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Thu Aug 13 17:27:59 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Aug 13 17:28:00 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: E:\project_manager\Mini_eye_Board\Hardware\GW2A_PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\synwork\dk_video_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 39MB peak: 48MB)

Process took 0h:00m:07s realtime, 0h:00m:06s cputime

Process completed successfully.
# Thu Aug 13 17:28:00 2020

###########################################################]
