$date
	Tue Oct 27 15:49:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sync_counter_sync_reset_test $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ reset $end
$var reg 4 % count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
1#
0"
b0 !
$end
#5
b1 !
b1 %
1"
#10
0"
#15
b10 !
b10 %
1"
#20
0"
#25
b11 !
b11 %
1"
#30
0"
#35
b100 !
b100 %
1"
#40
0"
#45
b101 !
b101 %
1"
#50
0"
1$
#55
b0 !
b0 %
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
0$
#135
b1 !
b1 %
1"
#140
0"
#145
b10 !
b10 %
1"
#150
0"
#155
b11 !
b11 %
1"
#160
0"
#165
b100 !
b100 %
1"
#170
0"
#175
b101 !
b101 %
1"
#180
0"
#185
b110 !
b110 %
1"
#190
0"
#195
b111 !
b111 %
1"
#200
0"
#205
b1000 !
b1000 %
1"
#210
0"
#215
b1001 !
b1001 %
1"
#220
0"
#225
b1010 !
b1010 %
1"
#230
0"
#235
b1011 !
b1011 %
1"
#240
0"
0#
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#270
0"
#275
1"
#280
0"
#285
1"
#290
0"
#295
1"
#300
0"
#305
1"
#310
0"
#315
1"
#320
0"
#325
1"
#330
0"
#335
1"
#340
0"
#345
1"
#350
0"
#355
1"
#360
0"
#365
1"
#370
0"
#375
1"
#380
0"
#385
1"
#390
0"
1#
#395
b1100 !
b1100 %
1"
#400
0"
#405
b1101 !
b1101 %
1"
#410
0"
#415
b1110 !
b1110 %
1"
#420
0"
#425
b1111 !
b1111 %
1"
#430
0"
#435
b0 !
b0 %
1"
#440
0"
#445
b1 !
b1 %
1"
#450
0"
#455
b10 !
b10 %
1"
#460
0"
#465
b11 !
b11 %
1"
#470
0"
#475
b100 !
b100 %
1"
#480
0"
#485
b101 !
b101 %
1"
#490
0"
#495
b110 !
b110 %
1"
#500
0"
#505
b111 !
b111 %
1"
#510
0"
#515
b1000 !
b1000 %
1"
#520
0"
#525
b1001 !
b1001 %
1"
#530
0"
#535
b1010 !
b1010 %
1"
#540
0"
#545
b1011 !
b1011 %
1"
#550
0"
#555
b1100 !
b1100 %
1"
#560
0"
#565
b1101 !
b1101 %
1"
#570
0"
#575
b1110 !
b1110 %
1"
#580
0"
#585
b1111 !
b1111 %
1"
#590
0"
