{"path":"Revision/media/TSRevision/Zeal/Round 0/COA/media/Pasted image 20231015145004.png","text":"Consider the instruction to be executed in a processor is LDA FF5. This instruction loads the content of the â€˜memory location FF5 into the accumulator. Content of different memory locations and registers are given below 1FO[0FF5 | PC 1F1[6FF1 1F2[ 1FF7 FF5[0005 What will be the contents of MAR and MBR after the instruction fetch is completed? (a) MAR = 1F0, MBR = 1F0O (b) MAR = OFFS, MBR = OFF5 (c) MAR = OFF5, MBR = 5 (d) MAR = 1F0, MBR = OFFS","libVersion":"0.2.3","langs":"eng"}