{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727768761079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727768761080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  1 01:46:00 2024 " "Processing started: Tue Oct  1 01:46:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727768761080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727768761080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727768761080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727768761474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727768761474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/BinaryToBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727768771293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727768771293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdfpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdfpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdFPGA " "Found entity 1: bcdFPGA" {  } { { "bcdFPGA.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/bcdFPGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727768771294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727768771294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Conversion " "Found entity 1: Conversion" {  } { { "Conversion.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/Conversion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727768771296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727768771296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topcontador.sv 1 1 " "Found 1 design units, including 1 entities, in source file topcontador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopContador " "Found entity 1: TopContador" {  } { { "TopContador.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727768771297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727768771297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file displaycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "DisplayController.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727768771299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727768771299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727768771300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727768771300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "binary DisplayController.sv(11) " "Verilog HDL Implicit Net warning at DisplayController.sv(11): created implicit net for \"binary\"" {  } { { "DisplayController.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/DisplayController.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1727768771300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopContador " "Elaborating entity \"TopContador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727768771330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopContador.sv(38) " "Verilog HDL assignment warning at TopContador.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "TopContador.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727768771332 "|TopContador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopContador.sv(48) " "Verilog HDL assignment warning at TopContador.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "TopContador.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727768771332 "|TopContador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopContador.sv(53) " "Verilog HDL assignment warning at TopContador.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "TopContador.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727768771332 "|TopContador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:counter_chain\[0\].u " "Elaborating entity \"Counter\" for hierarchy \"Counter:counter_chain\[0\].u\"" {  } { { "TopContador.sv" "counter_chain\[0\].u" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/TopContador.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727768771341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Counter.sv(18) " "Verilog HDL assignment warning at Counter.sv(18): truncated value with size 32 to match size of target (27)" {  } { { "Counter.sv" "" { Text "C:/Users/PC/Desktop/gvega_abagliano_jvarela_digital_design_lab_2024/Laboratorio3/Logica/Counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1727768771342 "|TopContador|Counter:counter_chain[0].u"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727768771465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  1 01:46:11 2024 " "Processing ended: Tue Oct  1 01:46:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727768771465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727768771465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727768771465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727768771465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727768792433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727768792434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  1 01:46:32 2024 " "Processing started: Tue Oct  1 01:46:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727768792434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727768792434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp TicTacToe -c TicTacToe --netlist_type=sgate " "Command: quartus_npp TicTacToe -c TicTacToe --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727768792434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1727768792604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727768792653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  1 01:46:32 2024 " "Processing ended: Tue Oct  1 01:46:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727768792653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727768792653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727768792653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727768792653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727768793645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727768793645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  1 01:46:33 2024 " "Processing started: Tue Oct  1 01:46:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727768793645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727768793645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp TicTacToe -c TicTacToe --netlist_type=sm_process " "Command: quartus_npp TicTacToe -c TicTacToe --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727768793646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1727768793806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727768793814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  1 01:46:33 2024 " "Processing ended: Tue Oct  1 01:46:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727768793814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727768793814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727768793814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1727768793814 ""}
