Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Apr 22 11:15:08 2022
| Host         : LAPTOP-5RGIT7OQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topdown_control_sets_placed.rpt
| Design       : topdown
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------+---------------------------------+------------------+----------------+
|     Clock Signal     |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------+---------------------------------+------------------+----------------+
|  display/downclk     |                                 |                                 |                1 |              2 |
|  clkdiv/count_reg[0] | count/counter_signal[3]_i_1_n_0 | count/counter_signal[3]_i_3_n_0 |                1 |              4 |
|  clk_IBUF_BUFG       |                                 |                                 |               11 |             40 |
+----------------------+---------------------------------+---------------------------------+------------------+----------------+


