#	Analog IC Design, RFIC Design, and Millimeter-Wave IC Design












##	Integrated Device Manufacturers (IDMs)



+ [From Wikipedia, list of integrated device manufacturers (IDMs)](https://en.wikipedia.org/wiki/Integrated_device_manufacturer)
+ [From Wikipedia, list of semiconductor IP core vendors](https://en.wikipedia.org/wiki/List_of_semiconductor_IP_core_vendors)
+ [From Wikipedia, list of the top semiconductor companies in terms of the most revenue](https://en.wikipedia.org/wiki/Semiconductor_industry)
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 







##	Analog IC Design


+ skill set:
	- As a part of the IP department, design next-generation analog, mixed-signal high-speed modules, PLL and other circuits. Experience in Serdes, GDDR, PLL, ADC/DAC and other module design is preferred. Those who have actual design experience in one or more of the following Serdes circuits are preferred: Driver; Receiver; Serializer; Deserializer; Phase Interpolator; Low jitter PLL; CDR, High Speed Clock Distribution; Bias and Bandgap; and Voltage Regulators;
	- Practical design experience in classic analog and mixed signal circuits, such as ADC, DAC, IO, LDO, Bias, OP, etc.;
	- In-depth understanding of DPLL, TDC, DSP, or familiarity with related control theories of DPLL, Dual charge-pump PLL designs, Fractional-N PLLs, spread-spectrum PLLs is preferred;
	- Practical experience in low-power design is preferred, including but not limited to CMOS/CML high speed design for counters, dividers, …), familiar with the delivery process of transistor-level circuit design;
	- Have sufficient design experience in simulation design and verification tools, including Spectre, Hspice, AFS, and MATLAB, System Verilog, Python, etc. Familiar with perl, python, matlab is preferred;
	- Familiar with Caliber, ICV and other DRC, LVS verification tools;
+ skill set:
	- Analog Design Engineer
	- Synopsys technology is at the heart of innovations that are changing the way we live and work. The Internet of Things. Autonomous cars. Wearables. Smart medical devices. Secure financial services. Machine learning and computer vision. These breakthroughs are ushering in the era of Smart, Secure Everything―where devices are getting smarter, everything’s connected, and everything must be secure.
	- Powering this new era of technology are advanced silicon chips, which are made even smarter by the remarkable software that drives them. Synopsys is at the forefront of Smart, Secure Everything with the world’s most advanced tools for silicon chip design, verification, IP integration, and application security testing. Our technology helps customers innovate from Silicon to Software, so they can deliver Smart, Secure Everything.
	- The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, interface IP, security IP, embedded processors, and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP Prototyping Kits and IP subsystems. Our extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. At Synopsys, you will have the opportunity to find the perfect blend of our strong EDA presence and our broad IP portfolio.
	- Our Solution IP group in Boxborough, Massachusetts is looking for an enthusiastic individual to join our team. You will be working with a cross functional team of analog and mixed signal circuit designers from a wide variety of backgrounds on design and methodology. This position requires hands on experience with transistor level simulations, reliability analysis, static timing analysis (STA) tools, a vast knowledge of mixed signal circuit design principles, a deep understanding of silicon IP release requirements, strong scripting skills to automate flows and the ability to lead and train junior engineers to become experts with new methodologies.
Bachelor's degree in Electrical Engineering, Computer Engineering, or similar technical field
	- BSEE degree and 10-12 years of experience in IC design, or MSEE (or PhD) with 6-9 years of experience.
	- Extensive programming skills in languages such as Python, Perl, TCL and C/C++
	- Ability to provide automation for rapid and dynamic design needs is highly sought-after
	- Extensive knowledge of Analog & Mixed-Signal circuit design
	- Design experience in high speed PHY such as DDR, HBM or SERDES
	- Proficiency with spice simulators including HSPICE, Finesim and XA
	- Deep knowledge on DC/AC/Transient, Cross corners PVT, Static & Dynamic CCK, Equivalency checks, Aging, EMIR/SHE Reliability analysis, MonteCarlo simulations
	- Experience with STA and cell characterization such as Nanotime, Primetime, SiliconSmart
	- Understanding of behavioral Verilog models & experience in SystemVerilog for AMS circuits
	- Knowledge in Perforce and/or regressions is a plus
	- Exposure and working knowledge preferably with Synopsys tools like DC, PT, PT-SI and ICC2
	- Prior working knowledge in the DDR/SERDES PHY level timing closure, implementation would be an added advantage
	- Candidate with Machine Learning paradigms/techniques understandings with knowledge of applying it in modeling, circuit design flow & simulations is desirable
	- The base salary range across the U.S. for this role is between $106,000-$184,000.
+ skill set:
	- Principal Analog IC Designer
	- The Principal Analog IC Designer is responsible for the design and development of analog/mixed signal IC circuit blocks from initial concept/specification through final verification of conformance to customer specifications.
	- Candidate’s background should include a minimum of 7 years of experience in CMOS SerDes or high-speed I/O IC design and development
	- Working knowledge of a set of common SerDes standards and their electrical requirements is a plus
	- Must have a thorough understanding of jitter and signal equalization techniques
	- Proficient design experience in most of the following SerDes circuit blocks:  Driver; Receiver; Serializer; Deserializer; Phase Interpolator; Low jitter PLL; High Speed Clock Distribution; ADC and DAC; Bias and Bandgap; and Voltage Regulators
	- Excellent problem solving skills, analog aptitude, good communication skills, and ability to work cooperatively in a team environment
	- Position requires proficiency in using CAD tools for circuit simulation, layout, and physical verification
	- Cadence tool experience, lab test experience, and design experience at >10Gbps and in <28nm technologies are a plus
	- MS or PhD in EE
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.











###	Analog IC and RFIC Design Manager



+ skill set:
	- Engineering Manager - Analog/ RF IC Design
	- Silabs RF/AMS Hyderabad group is looking for an experienced Analog/RF Design Manager with a strong background in analog, RF, and mixed signal CMOS IC design. The design manager will be responsible for managing a team and for the development of high-performance analog/RF IP and its integration into Silabs IOT products. 
	- Manage a team of engineers, hire talented engineers to grow the team. Provide guidance and mentorship to a team of design engineers. 
	- Leading the development of RF transceiver IP (Wi-Fi/BLE/Bluetooth receivers and transmitters), IQ data converters, PLLs, oscillators, etc. 
	- Drive design methodologies and ensure strict adherence to goals and timelines ensuring high quality design development. Drive design documentation and comply with best design practices. 
	- Collaborate and coordinate with cross-functional teams including modem, digital integration, verification, validation, and product & test engineering teams from design till product integration. 
	- Work with customers in silicon debug including legacy products; this includes working with customers as well as cross functional teams like customer engineering team, validation team, etc. 
	- Leadership skills to hire and manage a team of analog engineers. 
	- Excellent communication and collaboration abilities. 
	- Strong understanding of analog & RF IC design principles and methodologies. Proven track record in delivering RF/AMS IPs and working with other teams as part of design development. 
	- Proficiency in using Cadence Virtuoso, Spectre, MATLAB, and other industry-standard tools for design. 
	- Prior experience in designing some of the following in CMOS (0.13u or lower geometries) 
	- RF receiver and transmitter front ends including LNAs, down converting mixers, power amplifiers, etc.  
	- Analog PLLs (Charge pump, PFD, Loop-filter, Delta-sigma), Digital PLLs (TDC, Digital loop-filter), Phase modulators, LO generation. 
	- Continuous time and/or discrete time (switched cap) analog blocks (high linearity and low-noise Filters, analog amplifier stages, voltage references, linear regulators, etc.) 
	- Calibration circuits for compensating process/voltage/temperature variations 
	- Prior Experience in silicon bring-up and characterization using digital, analog and RF test-equipment. 
	- MS/MSc/Ph.D in Electrical Engineering 
	- 12+ years of design experience and 3+ years of experience leading a team. 
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.























##	RFIC Design



+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.

















##	Millimeter-Wave IC Design










+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.
+ skill set:
	- BLAH.

















