INFO-FLOW: Workspace /afs/hep.wisc.edu/user/incik/CMSSW_13_1_0_pre2/src/genTrainML/hls4mlCICADA-like_NN/newSNAIL_prj/myproject_prj/solution1 opened at Tue Jul 25 09:54:43 CDT 2023
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7vx690tffg1927-2 
Execute       ap_part_info -name xc7vx690tffg1927-2 -data single -quiet 
Command       ap_part_info done; 3.82 sec.
Execute       ap_part_info -name xc7vx690tffg1927-2 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx690t:-ffg1927:-2 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Command             ap_source done; 0.12 sec.
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Command           ap_source done; 0.28 sec.
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command             ap_source done; 0.26 sec.
Command           ap_source done; 0.64 sec.
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 1.1 sec.
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Command             ap_source done; 0.29 sec.
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Command               ap_source done; 0.35 sec.
Command             ap_source done; 0.44 sec.
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source done; 0.13 sec.
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source done; 0.16 sec.
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.23 sec.
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 2.14 sec.
Command         ap_source done; 2.16 sec.
Execute         ap_part_info -data single -name xc7vx690t-ffg1927-2 
Execute         ap_part_info -name xc7vx690t-ffg1927-2 -data resources 
Execute         ap_part_info -name xc7vx690t-ffg1927-2 -data info 
Execute         ap_part_info -name xc7vx690t-ffg1927-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 108300} {LUT 433200} {FF 866400} {DSP48E 3600} {BRAM 2940} {URAM 0} 
Execute         ap_part_info -name xc7vx690t-ffg1927-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 3.4 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.16 sec.
Execute         source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command           ap_source done; 0.29 sec.
Command         ap_source done; 0.31 sec.
Command       add_library done; 0.51 sec.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1927-2'
Execute       ap_part_info -name xc7vx690t-ffg1927-2 -data info 
Execute       get_default_platform 
Command     set_part done; 8.27 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 6.25 -name default 
Execute       config_clock -quiet -name default -period 6.25 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.25ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.781 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.781ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7vx690t-ffg1927-2 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7vx690t-ffg1927-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/afs/hep.wisc.edu/user/incik/CMSSW_13_1_0_pre2/src/genTrainML/hls4mlCICADA-like_NN/newSNAIL_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/autopilot -I /afs/hep.wisc.edu/cms/sw/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /afs/hep.wisc.edu/user/incik/CMSSW_13_1_0_pre2/src/genTrainML/hls4mlCICADA-like_NN/newSNAIL_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
WARNING: [HLS 200-40] In file included from firmware/myproject.cpp:1:
In file included from /cvmfs/cms.cern.ch/slc7_amd64_gcc11/external/gcc/11.2.1-f9b9dfdd886f71cd63f5538223d8f161/lib/gcc/x86_64-unknown-linux-gnu/11.2.1/../../../../include/c++/11.2.1/iostream:37:
/cvmfs/cms.cern.ch/slc7_amd64_gcc11/external/gcc/11.2.1-f9b9dfdd886f71cd63f5538223d8f161/lib/gcc/x86_64-unknown-linux-gnu/11.2.1/../../../../include/c++/11.2.1/x86_64-unknown-linux-gnu/bits/c++config.h:744:5: error: builtin feature check macro requires a parenthesized identifier
#if _GLIBCXX_HAS_BUILTIN(__is_same)
    ^
/cvmfs/cms.cern.ch/slc7_amd64_gcc11/external/gcc/11.2.1-f9b9dfdd886f71cd63f5538223d8f161/lib/gcc/x86_64-unknown-linux-gnu/11.2.1/../../../../include/c++/11.2.1/x86_64-unknown-linux-gnu/bits/c++config.h:728:35: note: expanded from macro '_GLIBCXX_HAS_BUILTIN'
#  define _GLIBCXX_HAS_BUILTIN(B) __has_builtin(B)
                                  ^
/cvmfs/cms.cern.ch/slc7_amd64_gcc11/external/gcc/11.2.1-f9b9dfdd886f71cd63f5538223d8f161/lib/gcc/x86_64-unknown-linux-gnu/11.2.1/../../../../include/c++/11.2.1/x86_64-unknown-linux-gnu/bits/c++config.h:744:5: error: expected end of line in preprocessor expression
#if _GLIBCXX_HAS_BUILTIN(__is_same)
    ^
/cvmfs/cms.cern.ch/slc7_amd64_gcc11/external/gcc/11.2.1-f9b9dfdd886f71cd63f5538223d8f161/lib/gcc/x86_64-unknown-linux-gnu/11.2.1/../../../../include/c++/11.2.1/x86_64-unknown-linux-gnu/bits/c++config.h:728:50: note: expanded from macro '_GLIBCXX_HAS_BUILTIN'
#  define _GLIBCXX_HAS_BUILTIN(B) __has_builtin(B)
                                                 ^
In file included from firmware/myproject.cpp:4:
In file included from firmware/parameters.h:7:
In file included from firmware/nnet_utils/nnet_code_gen.h:4:
In file included from firmware/nnet_utils/nnet_helpers.h:8:
In file included from /cvmfs/cms.cern.ch/slc7_amd64_gcc11/external/gcc/11.2.1-f9b9dfdd886f71cd63f5538223d8f161/lib/gcc/x86_64-unknown-linux-gnu/11.2.1/../../../../include/c++/11.2.1/map:60:
In file included from /cvmfs/cms.cern.ch/slc7_amd64_gcc11/external/gcc/11.2.1-f9b9dfdd886f71cd63f5538223d8f161/lib/gcc/x86_64-unknown-linux-gnu/11.2.1/../../../../include/c++/11.2.1/bits/stl_map.h:63:
/cvmfs/cms.cern.ch/slc7_amd64_gcc11/external/gcc/11.2.1-f9b9dfdd886f71cd63f5538223d8f161/lib/gcc/x86_64-unknown-linux-gnu/11.2.1/../../../../include/c++/11.2.1/tuple:75:24: error: token is not a valid binary operator in a preprocessor subexpression
#if __has_cpp_attribute(__no_unique_address__)
    ~~~~~~~~~~~~~~~~~~~^
3 errors generated.
Command         clang done; error code: 2; 6.66 sec.
Command       elaborate done; error code: 2; 6.74 sec.
Command     csynth_design done; error code: 2; 6.75 sec.
Command   ap_source done; error code: 1; 15.15 sec.
Execute   cleanup_all 
