<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a776668478ddc6631cde1d58d669cab04"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3fa01fafaa10b15dfc944d33a6d2a21b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af7538ab103791b418c0aaf809b1153a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:af7538ab103791b418c0aaf809b1153a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6692776d4c47fda1ba156039cc9045"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:add6692776d4c47fda1ba156039cc9045"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#add6692776d4c47fda1ba156039cc9045">More...</a><br /></td></tr>
<tr class="separator:add6692776d4c47fda1ba156039cc9045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e1da6232f29f2b646481fc8a57cdb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:ac0e1da6232f29f2b646481fc8a57cdb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#ac0e1da6232f29f2b646481fc8a57cdb7">More...</a><br /></td></tr>
<tr class="separator:ac0e1da6232f29f2b646481fc8a57cdb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3c157470c8dfc44fcd7739a8222eca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:aae3c157470c8dfc44fcd7739a8222eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#aae3c157470c8dfc44fcd7739a8222eca">More...</a><br /></td></tr>
<tr class="separator:aae3c157470c8dfc44fcd7739a8222eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a45c297f0c85a7c15030a5c7243976c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a5a45c297f0c85a7c15030a5c7243976c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#a5a45c297f0c85a7c15030a5c7243976c">More...</a><br /></td></tr>
<tr class="separator:a5a45c297f0c85a7c15030a5c7243976c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40da74bb04230affb81b04b9ecd2e811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a40da74bb04230affb81b04b9ecd2e811"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#a40da74bb04230affb81b04b9ecd2e811">More...</a><br /></td></tr>
<tr class="separator:a40da74bb04230affb81b04b9ecd2e811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca61f2fed9d6371361c48667ff6ebe9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:aca61f2fed9d6371361c48667ff6ebe9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#aca61f2fed9d6371361c48667ff6ebe9e">More...</a><br /></td></tr>
<tr class="separator:aca61f2fed9d6371361c48667ff6ebe9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105e3912fbe45dddaf03196c3230d5c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a105e3912fbe45dddaf03196c3230d5c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#a105e3912fbe45dddaf03196c3230d5c2">More...</a><br /></td></tr>
<tr class="separator:a105e3912fbe45dddaf03196c3230d5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b15a270a7c2c316a7488aaf98df48c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a27b15a270a7c2c316a7488aaf98df48c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#a27b15a270a7c2c316a7488aaf98df48c">More...</a><br /></td></tr>
<tr class="separator:a27b15a270a7c2c316a7488aaf98df48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdbb7b15f55249ca67bdf5c472b3c5bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:acdbb7b15f55249ca67bdf5c472b3c5bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#acdbb7b15f55249ca67bdf5c472b3c5bd">More...</a><br /></td></tr>
<tr class="separator:acdbb7b15f55249ca67bdf5c472b3c5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ee642aa00c217351eecd44a548d438"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a53ee642aa00c217351eecd44a548d438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#a53ee642aa00c217351eecd44a548d438">More...</a><br /></td></tr>
<tr class="separator:a53ee642aa00c217351eecd44a548d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0266b06c0d34998d9918239b2e79101c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a0266b06c0d34998d9918239b2e79101c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#a0266b06c0d34998d9918239b2e79101c">More...</a><br /></td></tr>
<tr class="separator:a0266b06c0d34998d9918239b2e79101c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1769c061b87b74ba4e60569db92cfd39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a1769c061b87b74ba4e60569db92cfd39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#a1769c061b87b74ba4e60569db92cfd39">More...</a><br /></td></tr>
<tr class="separator:a1769c061b87b74ba4e60569db92cfd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5af99252ba0840d723d5145e792f828"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:ae5af99252ba0840d723d5145e792f828"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#ae5af99252ba0840d723d5145e792f828">More...</a><br /></td></tr>
<tr class="separator:ae5af99252ba0840d723d5145e792f828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94c46701e86e5c5c941392218606883"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:ae94c46701e86e5c5c941392218606883"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#ae94c46701e86e5c5c941392218606883">More...</a><br /></td></tr>
<tr class="separator:ae94c46701e86e5c5c941392218606883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0676a319850a4492ab6f6a61cfc2893a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a0676a319850a4492ab6f6a61cfc2893a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#a0676a319850a4492ab6f6a61cfc2893a">More...</a><br /></td></tr>
<tr class="separator:a0676a319850a4492ab6f6a61cfc2893a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02dfd8f9ecae9d161ef30855bcff667"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:aa02dfd8f9ecae9d161ef30855bcff667"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#aa02dfd8f9ecae9d161ef30855bcff667">More...</a><br /></td></tr>
<tr class="separator:aa02dfd8f9ecae9d161ef30855bcff667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de4f3dd3fbe149b174553af59244707"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a5de4f3dd3fbe149b174553af59244707"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#a5de4f3dd3fbe149b174553af59244707">More...</a><br /></td></tr>
<tr class="separator:a5de4f3dd3fbe149b174553af59244707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2408b0b7a75306db707e20f4650a98a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a2408b0b7a75306db707e20f4650a98a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#a2408b0b7a75306db707e20f4650a98a3">More...</a><br /></td></tr>
<tr class="separator:a2408b0b7a75306db707e20f4650a98a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87c29051ef170749d200bb7efca36f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:ae87c29051ef170749d200bb7efca36f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#ae87c29051ef170749d200bb7efca36f4">More...</a><br /></td></tr>
<tr class="separator:ae87c29051ef170749d200bb7efca36f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee9993802dd13db7dd79de1da17ee7ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:aee9993802dd13db7dd79de1da17ee7ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#aee9993802dd13db7dd79de1da17ee7ce">More...</a><br /></td></tr>
<tr class="separator:aee9993802dd13db7dd79de1da17ee7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62ee4b2217ba4f6e6a04fd1e48ff3aa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a62ee4b2217ba4f6e6a04fd1e48ff3aa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../de/d6d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d286_1_1_0d299.html#a62ee4b2217ba4f6e6a04fd1e48ff3aa1">More...</a><br /></td></tr>
<tr class="separator:a62ee4b2217ba4f6e6a04fd1e48ff3aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa01fafaa10b15dfc944d33a6d2a21b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3fa01fafaa10b15dfc944d33a6d2a21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3343e3ca1d41655171a6a59081d303ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3343e3ca1d41655171a6a59081d303ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776668478ddc6631cde1d58d669cab04"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a776668478ddc6631cde1d58d669cab04">EAX</a></td></tr>
<tr class="separator:a776668478ddc6631cde1d58d669cab04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6cce0c1bdc62d54e2c4c04100e2d187"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2758ac33f656aba1b91b1056dba22461"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab0e7089a042e62d5407826d30b693dad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:ab0e7089a042e62d5407826d30b693dad"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../da/db6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d295_1_1_0d320.html#ab0e7089a042e62d5407826d30b693dad">More...</a><br /></td></tr>
<tr class="separator:ab0e7089a042e62d5407826d30b693dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d57452dc2a56a71b6a1c2cf7778627"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a64d57452dc2a56a71b6a1c2cf7778627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/db6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d295_1_1_0d320.html#a64d57452dc2a56a71b6a1c2cf7778627">More...</a><br /></td></tr>
<tr class="separator:a64d57452dc2a56a71b6a1c2cf7778627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2758ac33f656aba1b91b1056dba22461"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2758ac33f656aba1b91b1056dba22461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e7ea8fc210767188d145f6db86fbe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae4e7ea8fc210767188d145f6db86fbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6cce0c1bdc62d54e2c4c04100e2d187"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae6cce0c1bdc62d54e2c4c04100e2d187">EBX</a></td></tr>
<tr class="separator:ae6cce0c1bdc62d54e2c4c04100e2d187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d080c132530c5f45d0e5e3bcb6d22b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aec91f940075282971c902591b73fb2e4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab1335cc10c8d7a982a9f578c54d0d03c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:ab1335cc10c8d7a982a9f578c54d0d03c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d39/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d324.html#ab1335cc10c8d7a982a9f578c54d0d03c">More...</a><br /></td></tr>
<tr class="separator:ab1335cc10c8d7a982a9f578c54d0d03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec91f940075282971c902591b73fb2e4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aec91f940075282971c902591b73fb2e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76300a458cd87b46d53045918514c52f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a76300a458cd87b46d53045918514c52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d080c132530c5f45d0e5e3bcb6d22b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a25d080c132530c5f45d0e5e3bcb6d22b">ECX</a></td></tr>
<tr class="separator:a25d080c132530c5f45d0e5e3bcb6d22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1761cbef3459ec732ea49804d4ca80"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a979b968d75da9cee354fb1dbc6e55c02"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a81dc9d205bbd88a85271500e5df02ee8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a81dc9d205bbd88a85271500e5df02ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d328.html#a81dc9d205bbd88a85271500e5df02ee8">More...</a><br /></td></tr>
<tr class="separator:a81dc9d205bbd88a85271500e5df02ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601f227091b6e5126ccba8e3915a9c86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a601f227091b6e5126ccba8e3915a9c86"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d0/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d328.html#a601f227091b6e5126ccba8e3915a9c86">More...</a><br /></td></tr>
<tr class="separator:a601f227091b6e5126ccba8e3915a9c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd120951cbb7e36eef06d4fed171444"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a3fd120951cbb7e36eef06d4fed171444"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d0/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d328.html#a3fd120951cbb7e36eef06d4fed171444">More...</a><br /></td></tr>
<tr class="separator:a3fd120951cbb7e36eef06d4fed171444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45721a80ec27f87ad03082f95454bd94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a45721a80ec27f87ad03082f95454bd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d328.html#a45721a80ec27f87ad03082f95454bd94">More...</a><br /></td></tr>
<tr class="separator:a45721a80ec27f87ad03082f95454bd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76bbf53883651366d4135ef8de516cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:af76bbf53883651366d4135ef8de516cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d0/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d328.html#af76bbf53883651366d4135ef8de516cf">More...</a><br /></td></tr>
<tr class="separator:af76bbf53883651366d4135ef8de516cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c3c47c6e52d46d2593f6bc3dc7160e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a34c3c47c6e52d46d2593f6bc3dc7160e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d297_1_1_0d328.html#a34c3c47c6e52d46d2593f6bc3dc7160e">More...</a><br /></td></tr>
<tr class="separator:a34c3c47c6e52d46d2593f6bc3dc7160e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979b968d75da9cee354fb1dbc6e55c02"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a979b968d75da9cee354fb1dbc6e55c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee14b1519a648228c19261ebcdffc050"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aee14b1519a648228c19261ebcdffc050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1761cbef3459ec732ea49804d4ca80"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1b1761cbef3459ec732ea49804d4ca80">EDX</a></td></tr>
<tr class="separator:a1b1761cbef3459ec732ea49804d4ca80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a776668478ddc6631cde1d58d669cab04">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae6cce0c1bdc62d54e2c4c04100e2d187">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a25d080c132530c5f45d0e5e3bcb6d22b">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1b1761cbef3459ec732ea49804d4ca80">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a1b1761cbef3459ec732ea49804d4ca80"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1b1761cbef3459ec732ea49804d4ca80">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@297 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a25d080c132530c5f45d0e5e3bcb6d22b"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a25d080c132530c5f45d0e5e3bcb6d22b">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@296 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a776668478ddc6631cde1d58d669cab04"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a776668478ddc6631cde1d58d669cab04">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@286 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ae6cce0c1bdc62d54e2c4c04100e2d187"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae6cce0c1bdc62d54e2c4c04100e2d187">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@295 EBX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a776668478ddc6631cde1d58d669cab04">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae6cce0c1bdc62d54e2c4c04100e2d187">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a25d080c132530c5f45d0e5e3bcb6d22b">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a1b1761cbef3459ec732ea49804d4ca80">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a776668478ddc6631cde1d58d669cab04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a776668478ddc6631cde1d58d669cab04">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ae6cce0c1bdc62d54e2c4c04100e2d187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6cce0c1bdc62d54e2c4c04100e2d187">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a25d080c132530c5f45d0e5e3bcb6d22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25d080c132530c5f45d0e5e3bcb6d22b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a1b1761cbef3459ec732ea49804d4ca80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1761cbef3459ec732ea49804d4ca80">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
