
MEEGA Temperature Sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c7c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08002d38  08002d38  00003d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dfc  08002dfc  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002dfc  08002dfc  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002dfc  08002dfc  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dfc  08002dfc  00003dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002e00  08002e00  00003e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002e04  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000118  2000000c  08002e10  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  08002e10  00004124  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000603f  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014f6  00000000  00000000  0000a073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  0000b570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000545  00000000  00000000  0000bc78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014e80  00000000  00000000  0000c1bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008147  00000000  00000000  0002103d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000848a9  00000000  00000000  00029184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ada2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017e4  00000000  00000000  000ada70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  000af254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002d20 	.word	0x08002d20

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002d20 	.word	0x08002d20

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <Sensors24bits>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_SPI1_Init(void);
static void MX_SPI2_Init(void);
/* USER CODE BEGIN PFP */
uint32_t Sensors24bits(uint8_t high, uint8_t middle, uint8_t low) {
 800021c:	b590      	push	{r4, r7, lr}
 800021e:	b083      	sub	sp, #12
 8000220:	af00      	add	r7, sp, #0
 8000222:	0004      	movs	r4, r0
 8000224:	0008      	movs	r0, r1
 8000226:	0011      	movs	r1, r2
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	1c22      	adds	r2, r4, #0
 800022c:	701a      	strb	r2, [r3, #0]
 800022e:	1dbb      	adds	r3, r7, #6
 8000230:	1c02      	adds	r2, r0, #0
 8000232:	701a      	strb	r2, [r3, #0]
 8000234:	1d7b      	adds	r3, r7, #5
 8000236:	1c0a      	adds	r2, r1, #0
 8000238:	701a      	strb	r2, [r3, #0]
	return ((uint32_t)high << 16) | ((uint32_t)middle << 8) | low;
 800023a:	1dfb      	adds	r3, r7, #7
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	041a      	lsls	r2, r3, #16
 8000240:	1dbb      	adds	r3, r7, #6
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	021b      	lsls	r3, r3, #8
 8000246:	431a      	orrs	r2, r3
 8000248:	1d7b      	adds	r3, r7, #5
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	4313      	orrs	r3, r2
}
 800024e:	0018      	movs	r0, r3
 8000250:	46bd      	mov	sp, r7
 8000252:	b003      	add	sp, #12
 8000254:	bd90      	pop	{r4, r7, pc}
	...

08000258 <ADCReset>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void ADCReset(uint16_t CS_Pin) {
 8000258:	b590      	push	{r4, r7, lr}
 800025a:	b085      	sub	sp, #20
 800025c:	af00      	add	r7, sp, #0
 800025e:	0002      	movs	r2, r0
 8000260:	1dbb      	adds	r3, r7, #6
 8000262:	801a      	strh	r2, [r3, #0]
	uint8_t resetCMD[] = {0xFF, 0xFF, 0xFF, 0xFF};
 8000264:	240c      	movs	r4, #12
 8000266:	193b      	adds	r3, r7, r4
 8000268:	2201      	movs	r2, #1
 800026a:	4252      	negs	r2, r2
 800026c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_Pin, GPIO_PIN_RESET);
 800026e:	1dbb      	adds	r3, r7, #6
 8000270:	881b      	ldrh	r3, [r3, #0]
 8000272:	480d      	ldr	r0, [pc, #52]	@ (80002a8 <ADCReset+0x50>)
 8000274:	2200      	movs	r2, #0
 8000276:	0019      	movs	r1, r3
 8000278:	f001 f8ea 	bl	8001450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, resetCMD, 4, HAL_MAX_DELAY);
 800027c:	2301      	movs	r3, #1
 800027e:	425b      	negs	r3, r3
 8000280:	1939      	adds	r1, r7, r4
 8000282:	480a      	ldr	r0, [pc, #40]	@ (80002ac <ADCReset+0x54>)
 8000284:	2204      	movs	r2, #4
 8000286:	f001 feb7 	bl	8001ff8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_Pin, GPIO_PIN_SET);
 800028a:	1dbb      	adds	r3, r7, #6
 800028c:	881b      	ldrh	r3, [r3, #0]
 800028e:	4806      	ldr	r0, [pc, #24]	@ (80002a8 <ADCReset+0x50>)
 8000290:	2201      	movs	r2, #1
 8000292:	0019      	movs	r1, r3
 8000294:	f001 f8dc 	bl	8001450 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000298:	200a      	movs	r0, #10
 800029a:	f000 fe9d 	bl	8000fd8 <HAL_Delay>
}
 800029e:	46c0      	nop			@ (mov r8, r8)
 80002a0:	46bd      	mov	sp, r7
 80002a2:	b005      	add	sp, #20
 80002a4:	bd90      	pop	{r4, r7, pc}
 80002a6:	46c0      	nop			@ (mov r8, r8)
 80002a8:	50000400 	.word	0x50000400
 80002ac:	2000008c 	.word	0x2000008c

080002b0 <ADCConfig>:

void ADCConfig(uint16_t CS_Pin, uint8_t AIN_CH, uint8_t GAIN, uint8_t UNIPOLAR, uint8_t WANTS_EXC) {
 80002b0:	b5b0      	push	{r4, r5, r7, lr}
 80002b2:	b086      	sub	sp, #24
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	0005      	movs	r5, r0
 80002b8:	000c      	movs	r4, r1
 80002ba:	0010      	movs	r0, r2
 80002bc:	0019      	movs	r1, r3
 80002be:	1dbb      	adds	r3, r7, #6
 80002c0:	1c2a      	adds	r2, r5, #0
 80002c2:	801a      	strh	r2, [r3, #0]
 80002c4:	1d7b      	adds	r3, r7, #5
 80002c6:	1c22      	adds	r2, r4, #0
 80002c8:	701a      	strb	r2, [r3, #0]
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	1c02      	adds	r2, r0, #0
 80002ce:	701a      	strb	r2, [r3, #0]
 80002d0:	1cfb      	adds	r3, r7, #3
 80002d2:	1c0a      	adds	r2, r1, #0
 80002d4:	701a      	strb	r2, [r3, #0]
	uint8_t modeCMD = 0x08;
 80002d6:	2317      	movs	r3, #23
 80002d8:	18fb      	adds	r3, r7, r3
 80002da:	2208      	movs	r2, #8
 80002dc:	701a      	strb	r2, [r3, #0]
	uint8_t modeData[2] = {0x00, 0x07};
 80002de:	2314      	movs	r3, #20
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	22e0      	movs	r2, #224	@ 0xe0
 80002e4:	00d2      	lsls	r2, r2, #3
 80002e6:	801a      	strh	r2, [r3, #0]
	uint8_t confCMD = 0x10;
 80002e8:	2313      	movs	r3, #19
 80002ea:	18fb      	adds	r3, r7, r3
 80002ec:	2210      	movs	r2, #16
 80002ee:	701a      	strb	r2, [r3, #0]
	uint8_t configData[2];

	configData[0] = 0x07; //Gain of 128
 80002f0:	2110      	movs	r1, #16
 80002f2:	187b      	adds	r3, r7, r1
 80002f4:	2207      	movs	r2, #7
 80002f6:	701a      	strb	r2, [r3, #0]
	configData[1] = 0x10; //External reference, channel 1
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	2210      	movs	r2, #16
 80002fc:	705a      	strb	r2, [r3, #1]

	uint8_t ioCMD = 0x28;
 80002fe:	230f      	movs	r3, #15
 8000300:	18fb      	adds	r3, r7, r3
 8000302:	2228      	movs	r2, #40	@ 0x28
 8000304:	701a      	strb	r2, [r3, #0]
	uint8_t ioData = 0x0A; //Excitation current of 2x210 uA
 8000306:	230e      	movs	r3, #14
 8000308:	18fb      	adds	r3, r7, r3
 800030a:	220a      	movs	r2, #10
 800030c:	701a      	strb	r2, [r3, #0]

	switch (GAIN){
 800030e:	1d3b      	adds	r3, r7, #4
 8000310:	781b      	ldrb	r3, [r3, #0]
 8000312:	2b20      	cmp	r3, #32
 8000314:	dc08      	bgt.n	8000328 <ADCConfig+0x78>
 8000316:	2b00      	cmp	r3, #0
 8000318:	dd2c      	ble.n	8000374 <ADCConfig+0xc4>
 800031a:	2b20      	cmp	r3, #32
 800031c:	d82a      	bhi.n	8000374 <ADCConfig+0xc4>
 800031e:	009a      	lsls	r2, r3, #2
 8000320:	4b5f      	ldr	r3, [pc, #380]	@ (80004a0 <ADCConfig+0x1f0>)
 8000322:	18d3      	adds	r3, r2, r3
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	469f      	mov	pc, r3
 8000328:	2b40      	cmp	r3, #64	@ 0x40
 800032a:	d01e      	beq.n	800036a <ADCConfig+0xba>
 800032c:	e022      	b.n	8000374 <ADCConfig+0xc4>
	case 1: configData[0] = 0x00;
 800032e:	2310      	movs	r3, #16
 8000330:	18fb      	adds	r3, r7, r3
 8000332:	2200      	movs	r2, #0
 8000334:	701a      	strb	r2, [r3, #0]
	break;
 8000336:	e022      	b.n	800037e <ADCConfig+0xce>
	case 2:	configData[0] = 0x01;
 8000338:	2310      	movs	r3, #16
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	2201      	movs	r2, #1
 800033e:	701a      	strb	r2, [r3, #0]
	break;
 8000340:	e01d      	b.n	800037e <ADCConfig+0xce>
	case 4: configData[0] = 0x02;
 8000342:	2310      	movs	r3, #16
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	2202      	movs	r2, #2
 8000348:	701a      	strb	r2, [r3, #0]
	break;
 800034a:	e018      	b.n	800037e <ADCConfig+0xce>
	case 8: configData[0] = 0x03;
 800034c:	2310      	movs	r3, #16
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	2203      	movs	r2, #3
 8000352:	701a      	strb	r2, [r3, #0]
	break;
 8000354:	e013      	b.n	800037e <ADCConfig+0xce>
	case 16: configData[0] = 0x04;
 8000356:	2310      	movs	r3, #16
 8000358:	18fb      	adds	r3, r7, r3
 800035a:	2204      	movs	r2, #4
 800035c:	701a      	strb	r2, [r3, #0]
	break;
 800035e:	e00e      	b.n	800037e <ADCConfig+0xce>
	case 32: configData[0] = 0x05;
 8000360:	2310      	movs	r3, #16
 8000362:	18fb      	adds	r3, r7, r3
 8000364:	2205      	movs	r2, #5
 8000366:	701a      	strb	r2, [r3, #0]
	break;
 8000368:	e009      	b.n	800037e <ADCConfig+0xce>
	case 64: configData[0] = 0x06;
 800036a:	2310      	movs	r3, #16
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	2206      	movs	r2, #6
 8000370:	701a      	strb	r2, [r3, #0]
	break;
 8000372:	e004      	b.n	800037e <ADCConfig+0xce>
	case 128:
	default: configData[0] = 0x07;
 8000374:	2310      	movs	r3, #16
 8000376:	18fb      	adds	r3, r7, r3
 8000378:	2207      	movs	r2, #7
 800037a:	701a      	strb	r2, [r3, #0]
	break;
 800037c:	46c0      	nop			@ (mov r8, r8)
	}

	if (UNIPOLAR){
 800037e:	1cfb      	adds	r3, r7, #3
 8000380:	781b      	ldrb	r3, [r3, #0]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d007      	beq.n	8000396 <ADCConfig+0xe6>
		configData[0] |= 0x10;
 8000386:	2110      	movs	r1, #16
 8000388:	187b      	adds	r3, r7, r1
 800038a:	781b      	ldrb	r3, [r3, #0]
 800038c:	2210      	movs	r2, #16
 800038e:	4313      	orrs	r3, r2
 8000390:	b2da      	uxtb	r2, r3
 8000392:	187b      	adds	r3, r7, r1
 8000394:	701a      	strb	r2, [r3, #0]
	}
	if (!WANTS_EXC) {
 8000396:	2328      	movs	r3, #40	@ 0x28
 8000398:	18fb      	adds	r3, r7, r3
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	2b00      	cmp	r3, #0
 800039e:	d108      	bne.n	80003b2 <ADCConfig+0x102>
		configData[1] |= 0x80; //Internal reference
 80003a0:	2110      	movs	r1, #16
 80003a2:	187b      	adds	r3, r7, r1
 80003a4:	785b      	ldrb	r3, [r3, #1]
 80003a6:	2280      	movs	r2, #128	@ 0x80
 80003a8:	4252      	negs	r2, r2
 80003aa:	4313      	orrs	r3, r2
 80003ac:	b2da      	uxtb	r2, r3
 80003ae:	187b      	adds	r3, r7, r1
 80003b0:	705a      	strb	r2, [r3, #1]
	}
	if (AIN_CH == 1) { //AIN1
 80003b2:	1d7b      	adds	r3, r7, #5
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	2b01      	cmp	r3, #1
 80003b8:	d00b      	beq.n	80003d2 <ADCConfig+0x122>
		;
	}
	else if (AIN_CH == 2) { //AIN2
 80003ba:	1d7b      	adds	r3, r7, #5
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	2b02      	cmp	r3, #2
 80003c0:	d107      	bne.n	80003d2 <ADCConfig+0x122>
		configData[1] |= 0x01;
 80003c2:	2110      	movs	r1, #16
 80003c4:	187b      	adds	r3, r7, r1
 80003c6:	785b      	ldrb	r3, [r3, #1]
 80003c8:	2201      	movs	r2, #1
 80003ca:	4313      	orrs	r3, r2
 80003cc:	b2da      	uxtb	r2, r3
 80003ce:	187b      	adds	r3, r7, r1
 80003d0:	705a      	strb	r2, [r3, #1]
	}

	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_Pin, GPIO_PIN_RESET);
 80003d2:	1dbb      	adds	r3, r7, #6
 80003d4:	881b      	ldrh	r3, [r3, #0]
 80003d6:	4833      	ldr	r0, [pc, #204]	@ (80004a4 <ADCConfig+0x1f4>)
 80003d8:	2200      	movs	r2, #0
 80003da:	0019      	movs	r1, r3
 80003dc:	f001 f838 	bl	8001450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &modeCMD, 1, HAL_MAX_DELAY);
 80003e0:	2301      	movs	r3, #1
 80003e2:	425b      	negs	r3, r3
 80003e4:	2217      	movs	r2, #23
 80003e6:	18b9      	adds	r1, r7, r2
 80003e8:	482f      	ldr	r0, [pc, #188]	@ (80004a8 <ADCConfig+0x1f8>)
 80003ea:	2201      	movs	r2, #1
 80003ec:	f001 fe04 	bl	8001ff8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, modeData, 2, HAL_MAX_DELAY);
 80003f0:	2301      	movs	r3, #1
 80003f2:	425b      	negs	r3, r3
 80003f4:	2214      	movs	r2, #20
 80003f6:	18b9      	adds	r1, r7, r2
 80003f8:	482b      	ldr	r0, [pc, #172]	@ (80004a8 <ADCConfig+0x1f8>)
 80003fa:	2202      	movs	r2, #2
 80003fc:	f001 fdfc 	bl	8001ff8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_Pin, GPIO_PIN_SET);
 8000400:	1dbb      	adds	r3, r7, #6
 8000402:	881b      	ldrh	r3, [r3, #0]
 8000404:	4827      	ldr	r0, [pc, #156]	@ (80004a4 <ADCConfig+0x1f4>)
 8000406:	2201      	movs	r2, #1
 8000408:	0019      	movs	r1, r3
 800040a:	f001 f821 	bl	8001450 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_Pin, GPIO_PIN_RESET);
 800040e:	1dbb      	adds	r3, r7, #6
 8000410:	881b      	ldrh	r3, [r3, #0]
 8000412:	4824      	ldr	r0, [pc, #144]	@ (80004a4 <ADCConfig+0x1f4>)
 8000414:	2200      	movs	r2, #0
 8000416:	0019      	movs	r1, r3
 8000418:	f001 f81a 	bl	8001450 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &confCMD, 1, HAL_MAX_DELAY);
 800041c:	2301      	movs	r3, #1
 800041e:	425b      	negs	r3, r3
 8000420:	2213      	movs	r2, #19
 8000422:	18b9      	adds	r1, r7, r2
 8000424:	4820      	ldr	r0, [pc, #128]	@ (80004a8 <ADCConfig+0x1f8>)
 8000426:	2201      	movs	r2, #1
 8000428:	f001 fde6 	bl	8001ff8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, configData, 2, HAL_MAX_DELAY);
 800042c:	2301      	movs	r3, #1
 800042e:	425b      	negs	r3, r3
 8000430:	2210      	movs	r2, #16
 8000432:	18b9      	adds	r1, r7, r2
 8000434:	481c      	ldr	r0, [pc, #112]	@ (80004a8 <ADCConfig+0x1f8>)
 8000436:	2202      	movs	r2, #2
 8000438:	f001 fdde 	bl	8001ff8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_Pin, GPIO_PIN_SET);
 800043c:	1dbb      	adds	r3, r7, #6
 800043e:	881b      	ldrh	r3, [r3, #0]
 8000440:	4818      	ldr	r0, [pc, #96]	@ (80004a4 <ADCConfig+0x1f4>)
 8000442:	2201      	movs	r2, #1
 8000444:	0019      	movs	r1, r3
 8000446:	f001 f803 	bl	8001450 <HAL_GPIO_WritePin>

	if (WANTS_EXC){
 800044a:	2328      	movs	r3, #40	@ 0x28
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d01d      	beq.n	8000490 <ADCConfig+0x1e0>
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_Pin, GPIO_PIN_RESET);
 8000454:	1dbb      	adds	r3, r7, #6
 8000456:	881b      	ldrh	r3, [r3, #0]
 8000458:	4812      	ldr	r0, [pc, #72]	@ (80004a4 <ADCConfig+0x1f4>)
 800045a:	2200      	movs	r2, #0
 800045c:	0019      	movs	r1, r3
 800045e:	f000 fff7 	bl	8001450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &ioCMD, 1, HAL_MAX_DELAY);
 8000462:	2301      	movs	r3, #1
 8000464:	425b      	negs	r3, r3
 8000466:	220f      	movs	r2, #15
 8000468:	18b9      	adds	r1, r7, r2
 800046a:	480f      	ldr	r0, [pc, #60]	@ (80004a8 <ADCConfig+0x1f8>)
 800046c:	2201      	movs	r2, #1
 800046e:	f001 fdc3 	bl	8001ff8 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, &ioData, 1, HAL_MAX_DELAY);
 8000472:	2301      	movs	r3, #1
 8000474:	425b      	negs	r3, r3
 8000476:	220e      	movs	r2, #14
 8000478:	18b9      	adds	r1, r7, r2
 800047a:	480b      	ldr	r0, [pc, #44]	@ (80004a8 <ADCConfig+0x1f8>)
 800047c:	2201      	movs	r2, #1
 800047e:	f001 fdbb 	bl	8001ff8 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_Pin, GPIO_PIN_SET);
 8000482:	1dbb      	adds	r3, r7, #6
 8000484:	881b      	ldrh	r3, [r3, #0]
 8000486:	4807      	ldr	r0, [pc, #28]	@ (80004a4 <ADCConfig+0x1f4>)
 8000488:	2201      	movs	r2, #1
 800048a:	0019      	movs	r1, r3
 800048c:	f000 ffe0 	bl	8001450 <HAL_GPIO_WritePin>
	}

	HAL_Delay(10);
 8000490:	200a      	movs	r0, #10
 8000492:	f000 fda1 	bl	8000fd8 <HAL_Delay>
}
 8000496:	46c0      	nop			@ (mov r8, r8)
 8000498:	46bd      	mov	sp, r7
 800049a:	b006      	add	sp, #24
 800049c:	bdb0      	pop	{r4, r5, r7, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)
 80004a0:	08002d38 	.word	0x08002d38
 80004a4:	50000400 	.word	0x50000400
 80004a8:	2000008c 	.word	0x2000008c

080004ac <ADCRegister>:

uint8_t ADCRegister(uint16_t CS_Pin) {
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b086      	sub	sp, #24
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	0002      	movs	r2, r0
 80004b4:	1dbb      	adds	r3, r7, #6
 80004b6:	801a      	strh	r2, [r3, #0]
	uint8_t comCMD[] = {0x40, 0}; //0b0100_0000 8bit Status Register During a Read Operation Tab.12
 80004b8:	2310      	movs	r3, #16
 80004ba:	18fb      	adds	r3, r7, r3
 80004bc:	2240      	movs	r2, #64	@ 0x40
 80004be:	801a      	strh	r2, [r3, #0]
	uint8_t statREG[] = {0, 0x80}; //Status Register
 80004c0:	230c      	movs	r3, #12
 80004c2:	18fb      	adds	r3, r7, r3
 80004c4:	4a28      	ldr	r2, [pc, #160]	@ (8000568 <ADCRegister+0xbc>)
 80004c6:	801a      	strh	r2, [r3, #0]
	uint32_t timeout = HAL_GetTick() + 5; //7ms Timeout CHANGEABLE
 80004c8:	f000 fd7c 	bl	8000fc4 <HAL_GetTick>
 80004cc:	0003      	movs	r3, r0
 80004ce:	3305      	adds	r3, #5
 80004d0:	617b      	str	r3, [r7, #20]
	while ((statREG[1] & 0x80) && HAL_GetTick() < timeout) {	//0x80 mask out for checking SR7 RDY
 80004d2:	e021      	b.n	8000518 <ADCRegister+0x6c>
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_Pin, GPIO_PIN_RESET);
 80004d4:	1dbb      	adds	r3, r7, #6
 80004d6:	881b      	ldrh	r3, [r3, #0]
 80004d8:	4824      	ldr	r0, [pc, #144]	@ (800056c <ADCRegister+0xc0>)
 80004da:	2200      	movs	r2, #0
 80004dc:	0019      	movs	r1, r3
 80004de:	f000 ffb7 	bl	8001450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, comCMD, 1, HAL_MAX_DELAY);
 80004e2:	2301      	movs	r3, #1
 80004e4:	425b      	negs	r3, r3
 80004e6:	2210      	movs	r2, #16
 80004e8:	18b9      	adds	r1, r7, r2
 80004ea:	4821      	ldr	r0, [pc, #132]	@ (8000570 <ADCRegister+0xc4>)
 80004ec:	2201      	movs	r2, #1
 80004ee:	f001 fd83 	bl	8001ff8 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, statREG+1, 1, HAL_MAX_DELAY);
 80004f2:	230c      	movs	r3, #12
 80004f4:	18f9      	adds	r1, r7, r3
 80004f6:	3101      	adds	r1, #1
 80004f8:	2301      	movs	r3, #1
 80004fa:	425b      	negs	r3, r3
 80004fc:	481c      	ldr	r0, [pc, #112]	@ (8000570 <ADCRegister+0xc4>)
 80004fe:	2201      	movs	r2, #1
 8000500:	f001 feda 	bl	80022b8 <HAL_SPI_Receive>
		//HAL_SPI_TransmitReceive(&hspi2, comCMD, statREG, 2, HAL_MAX_DELAY);
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_Pin, GPIO_PIN_SET);
 8000504:	1dbb      	adds	r3, r7, #6
 8000506:	881b      	ldrh	r3, [r3, #0]
 8000508:	4818      	ldr	r0, [pc, #96]	@ (800056c <ADCRegister+0xc0>)
 800050a:	2201      	movs	r2, #1
 800050c:	0019      	movs	r1, r3
 800050e:	f000 ff9f 	bl	8001450 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000512:	2001      	movs	r0, #1
 8000514:	f000 fd60 	bl	8000fd8 <HAL_Delay>
	while ((statREG[1] & 0x80) && HAL_GetTick() < timeout) {	//0x80 mask out for checking SR7 RDY
 8000518:	230c      	movs	r3, #12
 800051a:	18fb      	adds	r3, r7, r3
 800051c:	785b      	ldrb	r3, [r3, #1]
 800051e:	b25b      	sxtb	r3, r3
 8000520:	2b00      	cmp	r3, #0
 8000522:	da05      	bge.n	8000530 <ADCRegister+0x84>
 8000524:	f000 fd4e 	bl	8000fc4 <HAL_GetTick>
 8000528:	0002      	movs	r2, r0
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	4293      	cmp	r3, r2
 800052e:	d8d1      	bhi.n	80004d4 <ADCRegister+0x28>
	}
	if ((statREG[1] & 0x80) == 0) { // RDY = 0 → conversion ready
 8000530:	210c      	movs	r1, #12
 8000532:	187b      	adds	r3, r7, r1
 8000534:	785b      	ldrb	r3, [r3, #1]
 8000536:	b25b      	sxtb	r3, r3
 8000538:	2b00      	cmp	r3, #0
 800053a:	db0f      	blt.n	800055c <ADCRegister+0xb0>
		if ((statREG[1] & 0x40) == 0 && (statREG[1] & 0x08) == 0x08) { // ERR = 0 → no error
 800053c:	187b      	adds	r3, r7, r1
 800053e:	785b      	ldrb	r3, [r3, #1]
 8000540:	001a      	movs	r2, r3
 8000542:	2340      	movs	r3, #64	@ 0x40
 8000544:	4013      	ands	r3, r2
 8000546:	d107      	bne.n	8000558 <ADCRegister+0xac>
 8000548:	187b      	adds	r3, r7, r1
 800054a:	785b      	ldrb	r3, [r3, #1]
 800054c:	001a      	movs	r2, r3
 800054e:	2308      	movs	r3, #8
 8000550:	4013      	ands	r3, r2
 8000552:	d001      	beq.n	8000558 <ADCRegister+0xac>
			return 1; // Ready and OK
 8000554:	2301      	movs	r3, #1
 8000556:	e002      	b.n	800055e <ADCRegister+0xb2>
	    } else {
	    	return 2; // Ready but error
 8000558:	2302      	movs	r3, #2
 800055a:	e000      	b.n	800055e <ADCRegister+0xb2>
	    }
	}
	return 0;
 800055c:	2300      	movs	r3, #0

	//return ((statREG & 0x80) == 0); //RDY = 0 is Ready
}
 800055e:	0018      	movs	r0, r3
 8000560:	46bd      	mov	sp, r7
 8000562:	b006      	add	sp, #24
 8000564:	bd80      	pop	{r7, pc}
 8000566:	46c0      	nop			@ (mov r8, r8)
 8000568:	ffff8000 	.word	0xffff8000
 800056c:	50000400 	.word	0x50000400
 8000570:	2000008c 	.word	0x2000008c

08000574 <createtxPacket>:

void createtxPacket(void) {
 8000574:	b580      	push	{r7, lr}
 8000576:	b08a      	sub	sp, #40	@ 0x28
 8000578:	af00      	add	r7, sp, #0
	uint32_t T_Accumulator_ADC = 0, T0_ADC = 0, T1_ADC = 0, T2_ADC = 0, T3_ADC = 0, PT100_ADC = 0, COLD_JUNCTION = 0;
 800057a:	2300      	movs	r3, #0
 800057c:	627b      	str	r3, [r7, #36]	@ 0x24
 800057e:	2300      	movs	r3, #0
 8000580:	623b      	str	r3, [r7, #32]
 8000582:	2300      	movs	r3, #0
 8000584:	61fb      	str	r3, [r7, #28]
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
 800058a:	2300      	movs	r3, #0
 800058c:	617b      	str	r3, [r7, #20]
 800058e:	2300      	movs	r3, #0
 8000590:	613b      	str	r3, [r7, #16]
 8000592:	2300      	movs	r3, #0
 8000594:	60bb      	str	r3, [r7, #8]
	uint8_t SensorError = 0; //Error Flag
 8000596:	230f      	movs	r3, #15
 8000598:	18fb      	adds	r3, r7, r3
 800059a:	2200      	movs	r2, #0
 800059c:	701a      	strb	r2, [r3, #0]
	uint8_t dataREG[] = {0x58, 0, 0, 0}; //0b0101_1000 Data Register 24bit Tab.12
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	2258      	movs	r2, #88	@ 0x58
 80005a2:	601a      	str	r2, [r3, #0]
	uint8_t rxBuf[] = {0, 0, 0, 0};
 80005a4:	003b      	movs	r3, r7
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]

	//CS1 24bit - Accumulator Thermocouple AD7793 24bit
	if(ADCRegister(CS_TAcc_PIN)==1) {
 80005aa:	2008      	movs	r0, #8
 80005ac:	f7ff ff7e 	bl	80004ac <ADCRegister>
 80005b0:	0003      	movs	r3, r0
 80005b2:	2b01      	cmp	r3, #1
 80005b4:	d126      	bne.n	8000604 <createtxPacket+0x90>
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_TAcc_PIN, GPIO_PIN_RESET);	//CS LOW to start communication pullupR
 80005b6:	4bd3      	ldr	r3, [pc, #844]	@ (8000904 <createtxPacket+0x390>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	2108      	movs	r1, #8
 80005bc:	0018      	movs	r0, r3
 80005be:	f000 ff47 	bl	8001450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, dataREG, 1, HAL_MAX_DELAY);
 80005c2:	2301      	movs	r3, #1
 80005c4:	425b      	negs	r3, r3
 80005c6:	1d39      	adds	r1, r7, #4
 80005c8:	48cf      	ldr	r0, [pc, #828]	@ (8000908 <createtxPacket+0x394>)
 80005ca:	2201      	movs	r2, #1
 80005cc:	f001 fd14 	bl	8001ff8 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, rxBuf+1, 3, HAL_MAX_DELAY);	//read data
 80005d0:	0039      	movs	r1, r7
 80005d2:	3101      	adds	r1, #1
 80005d4:	2301      	movs	r3, #1
 80005d6:	425b      	negs	r3, r3
 80005d8:	48cb      	ldr	r0, [pc, #812]	@ (8000908 <createtxPacket+0x394>)
 80005da:	2203      	movs	r2, #3
 80005dc:	f001 fe6c 	bl	80022b8 <HAL_SPI_Receive>
		//HAL_SPI_TransmitReceive(&hspi2, dataREG, rxBuf, 4, HAL_MAX_DELAY);
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_TAcc_PIN, GPIO_PIN_SET);		//CS HIGH to end communication
 80005e0:	4bc8      	ldr	r3, [pc, #800]	@ (8000904 <createtxPacket+0x390>)
 80005e2:	2201      	movs	r2, #1
 80005e4:	2108      	movs	r1, #8
 80005e6:	0018      	movs	r0, r3
 80005e8:	f000 ff32 	bl	8001450 <HAL_GPIO_WritePin>
		T_Accumulator_ADC = Sensors24bits(rxBuf[1], rxBuf[2], rxBuf[3]); //RAW Output
 80005ec:	003b      	movs	r3, r7
 80005ee:	7858      	ldrb	r0, [r3, #1]
 80005f0:	003b      	movs	r3, r7
 80005f2:	7899      	ldrb	r1, [r3, #2]
 80005f4:	003b      	movs	r3, r7
 80005f6:	78db      	ldrb	r3, [r3, #3]
 80005f8:	001a      	movs	r2, r3
 80005fa:	f7ff fe0f 	bl	800021c <Sensors24bits>
 80005fe:	0003      	movs	r3, r0
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
 8000602:	e003      	b.n	800060c <createtxPacket+0x98>
	}
	else SensorError = 1;
 8000604:	230f      	movs	r3, #15
 8000606:	18fb      	adds	r3, r7, r3
 8000608:	2201      	movs	r2, #1
 800060a:	701a      	strb	r2, [r3, #0]

	//CS2 24bit - Chamber Thermocouple T0
	if(ADCRegister(CS_T0_PIN)==1) {
 800060c:	2010      	movs	r0, #16
 800060e:	f7ff ff4d 	bl	80004ac <ADCRegister>
 8000612:	0003      	movs	r3, r0
 8000614:	2b01      	cmp	r3, #1
 8000616:	d126      	bne.n	8000666 <createtxPacket+0xf2>
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_T0_PIN, GPIO_PIN_RESET);
 8000618:	4bba      	ldr	r3, [pc, #744]	@ (8000904 <createtxPacket+0x390>)
 800061a:	2200      	movs	r2, #0
 800061c:	2110      	movs	r1, #16
 800061e:	0018      	movs	r0, r3
 8000620:	f000 ff16 	bl	8001450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, dataREG, 1, HAL_MAX_DELAY);
 8000624:	2301      	movs	r3, #1
 8000626:	425b      	negs	r3, r3
 8000628:	1d39      	adds	r1, r7, #4
 800062a:	48b7      	ldr	r0, [pc, #732]	@ (8000908 <createtxPacket+0x394>)
 800062c:	2201      	movs	r2, #1
 800062e:	f001 fce3 	bl	8001ff8 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, rxBuf+1, 3, HAL_MAX_DELAY);
 8000632:	0039      	movs	r1, r7
 8000634:	3101      	adds	r1, #1
 8000636:	2301      	movs	r3, #1
 8000638:	425b      	negs	r3, r3
 800063a:	48b3      	ldr	r0, [pc, #716]	@ (8000908 <createtxPacket+0x394>)
 800063c:	2203      	movs	r2, #3
 800063e:	f001 fe3b 	bl	80022b8 <HAL_SPI_Receive>
		//HAL_SPI_TransmitReceive(&hspi2, dataREG, rxBuf, 4, HAL_MAX_DELAY);
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_T0_PIN, GPIO_PIN_SET);
 8000642:	4bb0      	ldr	r3, [pc, #704]	@ (8000904 <createtxPacket+0x390>)
 8000644:	2201      	movs	r2, #1
 8000646:	2110      	movs	r1, #16
 8000648:	0018      	movs	r0, r3
 800064a:	f000 ff01 	bl	8001450 <HAL_GPIO_WritePin>
		T0_ADC = Sensors24bits(rxBuf[1], rxBuf[2], rxBuf[3]); //RAW Output
 800064e:	003b      	movs	r3, r7
 8000650:	7858      	ldrb	r0, [r3, #1]
 8000652:	003b      	movs	r3, r7
 8000654:	7899      	ldrb	r1, [r3, #2]
 8000656:	003b      	movs	r3, r7
 8000658:	78db      	ldrb	r3, [r3, #3]
 800065a:	001a      	movs	r2, r3
 800065c:	f7ff fdde 	bl	800021c <Sensors24bits>
 8000660:	0003      	movs	r3, r0
 8000662:	623b      	str	r3, [r7, #32]
 8000664:	e003      	b.n	800066e <createtxPacket+0xfa>
	}
	else SensorError = 1;
 8000666:	230f      	movs	r3, #15
 8000668:	18fb      	adds	r3, r7, r3
 800066a:	2201      	movs	r2, #1
 800066c:	701a      	strb	r2, [r3, #0]

	//CS3 24bit - Nozzle Throat Thermocouple T1
	if(ADCRegister(CS_T1_PIN)==1) {
 800066e:	2020      	movs	r0, #32
 8000670:	f7ff ff1c 	bl	80004ac <ADCRegister>
 8000674:	0003      	movs	r3, r0
 8000676:	2b01      	cmp	r3, #1
 8000678:	d126      	bne.n	80006c8 <createtxPacket+0x154>
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_T1_PIN, GPIO_PIN_RESET);
 800067a:	4ba2      	ldr	r3, [pc, #648]	@ (8000904 <createtxPacket+0x390>)
 800067c:	2200      	movs	r2, #0
 800067e:	2120      	movs	r1, #32
 8000680:	0018      	movs	r0, r3
 8000682:	f000 fee5 	bl	8001450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, dataREG, 1, HAL_MAX_DELAY);
 8000686:	2301      	movs	r3, #1
 8000688:	425b      	negs	r3, r3
 800068a:	1d39      	adds	r1, r7, #4
 800068c:	489e      	ldr	r0, [pc, #632]	@ (8000908 <createtxPacket+0x394>)
 800068e:	2201      	movs	r2, #1
 8000690:	f001 fcb2 	bl	8001ff8 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, rxBuf+1, 3, HAL_MAX_DELAY);
 8000694:	0039      	movs	r1, r7
 8000696:	3101      	adds	r1, #1
 8000698:	2301      	movs	r3, #1
 800069a:	425b      	negs	r3, r3
 800069c:	489a      	ldr	r0, [pc, #616]	@ (8000908 <createtxPacket+0x394>)
 800069e:	2203      	movs	r2, #3
 80006a0:	f001 fe0a 	bl	80022b8 <HAL_SPI_Receive>
		//HAL_SPI_TransmitReceive(&hspi2, dataREG, rxBuf, 4, HAL_MAX_DELAY);
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_T1_PIN, GPIO_PIN_SET);
 80006a4:	4b97      	ldr	r3, [pc, #604]	@ (8000904 <createtxPacket+0x390>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	2120      	movs	r1, #32
 80006aa:	0018      	movs	r0, r3
 80006ac:	f000 fed0 	bl	8001450 <HAL_GPIO_WritePin>
		T1_ADC = Sensors24bits(rxBuf[1], rxBuf[2], rxBuf[3]); //RAW Output
 80006b0:	003b      	movs	r3, r7
 80006b2:	7858      	ldrb	r0, [r3, #1]
 80006b4:	003b      	movs	r3, r7
 80006b6:	7899      	ldrb	r1, [r3, #2]
 80006b8:	003b      	movs	r3, r7
 80006ba:	78db      	ldrb	r3, [r3, #3]
 80006bc:	001a      	movs	r2, r3
 80006be:	f7ff fdad 	bl	800021c <Sensors24bits>
 80006c2:	0003      	movs	r3, r0
 80006c4:	61fb      	str	r3, [r7, #28]
 80006c6:	e003      	b.n	80006d0 <createtxPacket+0x15c>
	}
	else SensorError = 1;
 80006c8:	230f      	movs	r3, #15
 80006ca:	18fb      	adds	r3, r7, r3
 80006cc:	2201      	movs	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]

	//CS4 24bit - Nozzle Midspan Thermocouple T2
	if(ADCRegister(CS_T2_PIN)==1) {
 80006d0:	2040      	movs	r0, #64	@ 0x40
 80006d2:	f7ff feeb 	bl	80004ac <ADCRegister>
 80006d6:	0003      	movs	r3, r0
 80006d8:	2b01      	cmp	r3, #1
 80006da:	d126      	bne.n	800072a <createtxPacket+0x1b6>
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_T2_PIN, GPIO_PIN_RESET);
 80006dc:	4b89      	ldr	r3, [pc, #548]	@ (8000904 <createtxPacket+0x390>)
 80006de:	2200      	movs	r2, #0
 80006e0:	2140      	movs	r1, #64	@ 0x40
 80006e2:	0018      	movs	r0, r3
 80006e4:	f000 feb4 	bl	8001450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, dataREG, 1, HAL_MAX_DELAY);
 80006e8:	2301      	movs	r3, #1
 80006ea:	425b      	negs	r3, r3
 80006ec:	1d39      	adds	r1, r7, #4
 80006ee:	4886      	ldr	r0, [pc, #536]	@ (8000908 <createtxPacket+0x394>)
 80006f0:	2201      	movs	r2, #1
 80006f2:	f001 fc81 	bl	8001ff8 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, rxBuf+1, 3, HAL_MAX_DELAY);
 80006f6:	0039      	movs	r1, r7
 80006f8:	3101      	adds	r1, #1
 80006fa:	2301      	movs	r3, #1
 80006fc:	425b      	negs	r3, r3
 80006fe:	4882      	ldr	r0, [pc, #520]	@ (8000908 <createtxPacket+0x394>)
 8000700:	2203      	movs	r2, #3
 8000702:	f001 fdd9 	bl	80022b8 <HAL_SPI_Receive>
		//HAL_SPI_TransmitReceive(&hspi2, dataREG, rxBuf, 4, HAL_MAX_DELAY);
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_T2_PIN, GPIO_PIN_SET);
 8000706:	4b7f      	ldr	r3, [pc, #508]	@ (8000904 <createtxPacket+0x390>)
 8000708:	2201      	movs	r2, #1
 800070a:	2140      	movs	r1, #64	@ 0x40
 800070c:	0018      	movs	r0, r3
 800070e:	f000 fe9f 	bl	8001450 <HAL_GPIO_WritePin>
		T2_ADC = Sensors24bits(rxBuf[1], rxBuf[2], rxBuf[3]); //RAW Output
 8000712:	003b      	movs	r3, r7
 8000714:	7858      	ldrb	r0, [r3, #1]
 8000716:	003b      	movs	r3, r7
 8000718:	7899      	ldrb	r1, [r3, #2]
 800071a:	003b      	movs	r3, r7
 800071c:	78db      	ldrb	r3, [r3, #3]
 800071e:	001a      	movs	r2, r3
 8000720:	f7ff fd7c 	bl	800021c <Sensors24bits>
 8000724:	0003      	movs	r3, r0
 8000726:	61bb      	str	r3, [r7, #24]
 8000728:	e003      	b.n	8000732 <createtxPacket+0x1be>
	}
	else SensorError = 1;
 800072a:	230f      	movs	r3, #15
 800072c:	18fb      	adds	r3, r7, r3
 800072e:	2201      	movs	r2, #1
 8000730:	701a      	strb	r2, [r3, #0]

	//CS5 24bit - Nozzle Exit Thermocouple T3
	if(ADCRegister(CS_T3_PIN)==1) {
 8000732:	2080      	movs	r0, #128	@ 0x80
 8000734:	f7ff feba 	bl	80004ac <ADCRegister>
 8000738:	0003      	movs	r3, r0
 800073a:	2b01      	cmp	r3, #1
 800073c:	d126      	bne.n	800078c <createtxPacket+0x218>
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_T3_PIN, GPIO_PIN_RESET);
 800073e:	4b71      	ldr	r3, [pc, #452]	@ (8000904 <createtxPacket+0x390>)
 8000740:	2200      	movs	r2, #0
 8000742:	2180      	movs	r1, #128	@ 0x80
 8000744:	0018      	movs	r0, r3
 8000746:	f000 fe83 	bl	8001450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, dataREG, 1, HAL_MAX_DELAY);
 800074a:	2301      	movs	r3, #1
 800074c:	425b      	negs	r3, r3
 800074e:	1d39      	adds	r1, r7, #4
 8000750:	486d      	ldr	r0, [pc, #436]	@ (8000908 <createtxPacket+0x394>)
 8000752:	2201      	movs	r2, #1
 8000754:	f001 fc50 	bl	8001ff8 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, rxBuf+1, 3, HAL_MAX_DELAY);
 8000758:	0039      	movs	r1, r7
 800075a:	3101      	adds	r1, #1
 800075c:	2301      	movs	r3, #1
 800075e:	425b      	negs	r3, r3
 8000760:	4869      	ldr	r0, [pc, #420]	@ (8000908 <createtxPacket+0x394>)
 8000762:	2203      	movs	r2, #3
 8000764:	f001 fda8 	bl	80022b8 <HAL_SPI_Receive>
		//HAL_SPI_TransmitReceive(&hspi2, dataREG, rxBuf, 4, HAL_MAX_DELAY);
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_T3_PIN, GPIO_PIN_SET);
 8000768:	4b66      	ldr	r3, [pc, #408]	@ (8000904 <createtxPacket+0x390>)
 800076a:	2201      	movs	r2, #1
 800076c:	2180      	movs	r1, #128	@ 0x80
 800076e:	0018      	movs	r0, r3
 8000770:	f000 fe6e 	bl	8001450 <HAL_GPIO_WritePin>
		T3_ADC = Sensors24bits(rxBuf[1], rxBuf[2], rxBuf[3]);; //RAW Output
 8000774:	003b      	movs	r3, r7
 8000776:	7858      	ldrb	r0, [r3, #1]
 8000778:	003b      	movs	r3, r7
 800077a:	7899      	ldrb	r1, [r3, #2]
 800077c:	003b      	movs	r3, r7
 800077e:	78db      	ldrb	r3, [r3, #3]
 8000780:	001a      	movs	r2, r3
 8000782:	f7ff fd4b 	bl	800021c <Sensors24bits>
 8000786:	0003      	movs	r3, r0
 8000788:	617b      	str	r3, [r7, #20]
 800078a:	e003      	b.n	8000794 <createtxPacket+0x220>
	}
	else SensorError = 1;
 800078c:	230f      	movs	r3, #15
 800078e:	18fb      	adds	r3, r7, r3
 8000790:	2201      	movs	r2, #1
 8000792:	701a      	strb	r2, [r3, #0]

	//CS6 24bit - PT100 Thermoresistor
	if(ADCRegister(CS_PT100_PIN)==1) {
 8000794:	2380      	movs	r3, #128	@ 0x80
 8000796:	005b      	lsls	r3, r3, #1
 8000798:	0018      	movs	r0, r3
 800079a:	f7ff fe87 	bl	80004ac <ADCRegister>
 800079e:	0003      	movs	r3, r0
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d128      	bne.n	80007f6 <createtxPacket+0x282>
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_PT100_PIN, GPIO_PIN_RESET);
 80007a4:	2380      	movs	r3, #128	@ 0x80
 80007a6:	005b      	lsls	r3, r3, #1
 80007a8:	4856      	ldr	r0, [pc, #344]	@ (8000904 <createtxPacket+0x390>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	0019      	movs	r1, r3
 80007ae:	f000 fe4f 	bl	8001450 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, dataREG, 1, HAL_MAX_DELAY);
 80007b2:	2301      	movs	r3, #1
 80007b4:	425b      	negs	r3, r3
 80007b6:	1d39      	adds	r1, r7, #4
 80007b8:	4853      	ldr	r0, [pc, #332]	@ (8000908 <createtxPacket+0x394>)
 80007ba:	2201      	movs	r2, #1
 80007bc:	f001 fc1c 	bl	8001ff8 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, rxBuf+1, 3, HAL_MAX_DELAY);
 80007c0:	0039      	movs	r1, r7
 80007c2:	3101      	adds	r1, #1
 80007c4:	2301      	movs	r3, #1
 80007c6:	425b      	negs	r3, r3
 80007c8:	484f      	ldr	r0, [pc, #316]	@ (8000908 <createtxPacket+0x394>)
 80007ca:	2203      	movs	r2, #3
 80007cc:	f001 fd74 	bl	80022b8 <HAL_SPI_Receive>
		//HAL_SPI_TransmitReceive(&hspi2, dataREG, rxBuf, 4, HAL_MAX_DELAY);
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_PT100_PIN, GPIO_PIN_SET);
 80007d0:	2380      	movs	r3, #128	@ 0x80
 80007d2:	005b      	lsls	r3, r3, #1
 80007d4:	484b      	ldr	r0, [pc, #300]	@ (8000904 <createtxPacket+0x390>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	0019      	movs	r1, r3
 80007da:	f000 fe39 	bl	8001450 <HAL_GPIO_WritePin>
		PT100_ADC = Sensors24bits(rxBuf[1], rxBuf[2], rxBuf[3]); //RAW Output
 80007de:	003b      	movs	r3, r7
 80007e0:	7858      	ldrb	r0, [r3, #1]
 80007e2:	003b      	movs	r3, r7
 80007e4:	7899      	ldrb	r1, [r3, #2]
 80007e6:	003b      	movs	r3, r7
 80007e8:	78db      	ldrb	r3, [r3, #3]
 80007ea:	001a      	movs	r2, r3
 80007ec:	f7ff fd16 	bl	800021c <Sensors24bits>
 80007f0:	0003      	movs	r3, r0
 80007f2:	613b      	str	r3, [r7, #16]
 80007f4:	e003      	b.n	80007fe <createtxPacket+0x28a>
	}
	else SensorError = 1;
 80007f6:	230f      	movs	r3, #15
 80007f8:	18fb      	adds	r3, r7, r3
 80007fa:	2201      	movs	r2, #1
 80007fc:	701a      	strb	r2, [r3, #0]
	}
 	 */

	//Packing
	//TPR280 ADC 24bit
	txPacket[0] = ((T_Accumulator_ADC >> 16) & 0xFF);
 80007fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000800:	0c1b      	lsrs	r3, r3, #16
 8000802:	b2da      	uxtb	r2, r3
 8000804:	4b41      	ldr	r3, [pc, #260]	@ (800090c <createtxPacket+0x398>)
 8000806:	701a      	strb	r2, [r3, #0]
	txPacket[1] = ((T_Accumulator_ADC >> 8) & 0xFF);
 8000808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800080a:	0a1b      	lsrs	r3, r3, #8
 800080c:	b2da      	uxtb	r2, r3
 800080e:	4b3f      	ldr	r3, [pc, #252]	@ (800090c <createtxPacket+0x398>)
 8000810:	705a      	strb	r2, [r3, #1]
	txPacket[2] = (T_Accumulator_ADC & 0xFF);
 8000812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000814:	b2da      	uxtb	r2, r3
 8000816:	4b3d      	ldr	r3, [pc, #244]	@ (800090c <createtxPacket+0x398>)
 8000818:	709a      	strb	r2, [r3, #2]
	//PT6494 ADC 24bit
	txPacket[3] = ((T0_ADC >> 16) & 0xFF);
 800081a:	6a3b      	ldr	r3, [r7, #32]
 800081c:	0c1b      	lsrs	r3, r3, #16
 800081e:	b2da      	uxtb	r2, r3
 8000820:	4b3a      	ldr	r3, [pc, #232]	@ (800090c <createtxPacket+0x398>)
 8000822:	70da      	strb	r2, [r3, #3]
	txPacket[4] = ((T0_ADC >> 8) & 0xFF);
 8000824:	6a3b      	ldr	r3, [r7, #32]
 8000826:	0a1b      	lsrs	r3, r3, #8
 8000828:	b2da      	uxtb	r2, r3
 800082a:	4b38      	ldr	r3, [pc, #224]	@ (800090c <createtxPacket+0x398>)
 800082c:	711a      	strb	r2, [r3, #4]
	txPacket[5] = (T0_ADC & 0xFF);
 800082e:	6a3b      	ldr	r3, [r7, #32]
 8000830:	b2da      	uxtb	r2, r3
 8000832:	4b36      	ldr	r3, [pc, #216]	@ (800090c <createtxPacket+0x398>)
 8000834:	715a      	strb	r2, [r3, #5]
	//MPRLS P0 24bit
	txPacket[6] = ((T1_ADC >> 16) & 0xFF);
 8000836:	69fb      	ldr	r3, [r7, #28]
 8000838:	0c1b      	lsrs	r3, r3, #16
 800083a:	b2da      	uxtb	r2, r3
 800083c:	4b33      	ldr	r3, [pc, #204]	@ (800090c <createtxPacket+0x398>)
 800083e:	719a      	strb	r2, [r3, #6]
	txPacket[7] = ((T1_ADC >> 8) & 0xFF);
 8000840:	69fb      	ldr	r3, [r7, #28]
 8000842:	0a1b      	lsrs	r3, r3, #8
 8000844:	b2da      	uxtb	r2, r3
 8000846:	4b31      	ldr	r3, [pc, #196]	@ (800090c <createtxPacket+0x398>)
 8000848:	71da      	strb	r2, [r3, #7]
	txPacket[8] = (T1_ADC & 0xFF);
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	b2da      	uxtb	r2, r3
 800084e:	4b2f      	ldr	r3, [pc, #188]	@ (800090c <createtxPacket+0x398>)
 8000850:	721a      	strb	r2, [r3, #8]
	//MPRLS P1 24bit
	txPacket[9] = ((T2_ADC >> 16) & 0xFF);
 8000852:	69bb      	ldr	r3, [r7, #24]
 8000854:	0c1b      	lsrs	r3, r3, #16
 8000856:	b2da      	uxtb	r2, r3
 8000858:	4b2c      	ldr	r3, [pc, #176]	@ (800090c <createtxPacket+0x398>)
 800085a:	725a      	strb	r2, [r3, #9]
	txPacket[10] = ((T2_ADC >> 8) & 0xFF);
 800085c:	69bb      	ldr	r3, [r7, #24]
 800085e:	0a1b      	lsrs	r3, r3, #8
 8000860:	b2da      	uxtb	r2, r3
 8000862:	4b2a      	ldr	r3, [pc, #168]	@ (800090c <createtxPacket+0x398>)
 8000864:	729a      	strb	r2, [r3, #10]
	txPacket[11] = (T2_ADC & 0xFF);
 8000866:	69bb      	ldr	r3, [r7, #24]
 8000868:	b2da      	uxtb	r2, r3
 800086a:	4b28      	ldr	r3, [pc, #160]	@ (800090c <createtxPacket+0x398>)
 800086c:	72da      	strb	r2, [r3, #11]
	//MPRLS P2 24bit
	txPacket[12] = ((T3_ADC >> 16) & 0xFF);
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	0c1b      	lsrs	r3, r3, #16
 8000872:	b2da      	uxtb	r2, r3
 8000874:	4b25      	ldr	r3, [pc, #148]	@ (800090c <createtxPacket+0x398>)
 8000876:	731a      	strb	r2, [r3, #12]
	txPacket[13] = ((T3_ADC >> 8) & 0xFF);
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	0a1b      	lsrs	r3, r3, #8
 800087c:	b2da      	uxtb	r2, r3
 800087e:	4b23      	ldr	r3, [pc, #140]	@ (800090c <createtxPacket+0x398>)
 8000880:	735a      	strb	r2, [r3, #13]
	txPacket[14] = (T3_ADC & 0xFF);
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	b2da      	uxtb	r2, r3
 8000886:	4b21      	ldr	r3, [pc, #132]	@ (800090c <createtxPacket+0x398>)
 8000888:	739a      	strb	r2, [r3, #14]
	//MPRLS P3 24bit
	txPacket[15] = ((PT100_ADC >> 16) & 0xFF);
 800088a:	693b      	ldr	r3, [r7, #16]
 800088c:	0c1b      	lsrs	r3, r3, #16
 800088e:	b2da      	uxtb	r2, r3
 8000890:	4b1e      	ldr	r3, [pc, #120]	@ (800090c <createtxPacket+0x398>)
 8000892:	73da      	strb	r2, [r3, #15]
	txPacket[16] = ((PT100_ADC >> 8) & 0xFF);
 8000894:	693b      	ldr	r3, [r7, #16]
 8000896:	0a1b      	lsrs	r3, r3, #8
 8000898:	b2da      	uxtb	r2, r3
 800089a:	4b1c      	ldr	r3, [pc, #112]	@ (800090c <createtxPacket+0x398>)
 800089c:	741a      	strb	r2, [r3, #16]
	txPacket[17] = (PT100_ADC & 0xFF);
 800089e:	693b      	ldr	r3, [r7, #16]
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	4b1a      	ldr	r3, [pc, #104]	@ (800090c <createtxPacket+0x398>)
 80008a4:	745a      	strb	r2, [r3, #17]
	//Cold Junction 24bit
	txPacket[18] = ((COLD_JUNCTION >> 16) & 0xFF);
 80008a6:	68bb      	ldr	r3, [r7, #8]
 80008a8:	0c1b      	lsrs	r3, r3, #16
 80008aa:	b2da      	uxtb	r2, r3
 80008ac:	4b17      	ldr	r3, [pc, #92]	@ (800090c <createtxPacket+0x398>)
 80008ae:	749a      	strb	r2, [r3, #18]
	txPacket[19] = ((COLD_JUNCTION >> 8) & 0xFF);
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	0a1b      	lsrs	r3, r3, #8
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	4b15      	ldr	r3, [pc, #84]	@ (800090c <createtxPacket+0x398>)
 80008b8:	74da      	strb	r2, [r3, #19]
	txPacket[20] = (COLD_JUNCTION & 0xFF);
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	b2da      	uxtb	r2, r3
 80008be:	4b13      	ldr	r3, [pc, #76]	@ (800090c <createtxPacket+0x398>)
 80008c0:	751a      	strb	r2, [r3, #20]

	if (SensorError == 0) {
 80008c2:	230f      	movs	r3, #15
 80008c4:	18fb      	adds	r3, r7, r3
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d10b      	bne.n	80008e4 <createtxPacket+0x370>
		txPacket[21] = 1;
 80008cc:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <createtxPacket+0x398>)
 80008ce:	2201      	movs	r2, #1
 80008d0:	755a      	strb	r2, [r3, #21]
		HAL_GPIO_WritePin(LEDs_PORT, LED1, GPIO_PIN_SET);
 80008d2:	2380      	movs	r3, #128	@ 0x80
 80008d4:	0059      	lsls	r1, r3, #1
 80008d6:	23a0      	movs	r3, #160	@ 0xa0
 80008d8:	05db      	lsls	r3, r3, #23
 80008da:	2201      	movs	r2, #1
 80008dc:	0018      	movs	r0, r3
 80008de:	f000 fdb7 	bl	8001450 <HAL_GPIO_WritePin>
	}
	else {
		txPacket[21] = 3;
		HAL_GPIO_WritePin(LEDs_PORT, LED1, GPIO_PIN_RESET);
	}
}
 80008e2:	e00a      	b.n	80008fa <createtxPacket+0x386>
		txPacket[21] = 3;
 80008e4:	4b09      	ldr	r3, [pc, #36]	@ (800090c <createtxPacket+0x398>)
 80008e6:	2203      	movs	r2, #3
 80008e8:	755a      	strb	r2, [r3, #21]
		HAL_GPIO_WritePin(LEDs_PORT, LED1, GPIO_PIN_RESET);
 80008ea:	2380      	movs	r3, #128	@ 0x80
 80008ec:	0059      	lsls	r1, r3, #1
 80008ee:	23a0      	movs	r3, #160	@ 0xa0
 80008f0:	05db      	lsls	r3, r3, #23
 80008f2:	2200      	movs	r2, #0
 80008f4:	0018      	movs	r0, r3
 80008f6:	f000 fdab 	bl	8001450 <HAL_GPIO_WritePin>
}
 80008fa:	46c0      	nop			@ (mov r8, r8)
 80008fc:	46bd      	mov	sp, r7
 80008fe:	b00a      	add	sp, #40	@ 0x28
 8000900:	bd80      	pop	{r7, pc}
 8000902:	46c0      	nop			@ (mov r8, r8)
 8000904:	50000400 	.word	0x50000400
 8000908:	2000008c 	.word	0x2000008c
 800090c:	200000f0 	.word	0x200000f0

08000910 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000910:	b590      	push	{r4, r7, lr}
 8000912:	b083      	sub	sp, #12
 8000914:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000916:	f000 fad9 	bl	8000ecc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800091a:	f000 f887 	bl	8000a2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800091e:	f000 f945 	bl	8000bac <MX_GPIO_Init>
  MX_SPI1_Init();
 8000922:	f000 f8cb 	bl	8000abc <MX_SPI1_Init>
  MX_SPI2_Init();
 8000926:	f000 f903 	bl	8000b30 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_TAcc_PIN | CS_T0_PIN | CS_T1_PIN | CS_T2_PIN | CS_T3_PIN | CS_PT100_PIN, GPIO_PIN_SET);
 800092a:	23fc      	movs	r3, #252	@ 0xfc
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	483a      	ldr	r0, [pc, #232]	@ (8000a18 <main+0x108>)
 8000930:	2201      	movs	r2, #1
 8000932:	0019      	movs	r1, r3
 8000934:	f000 fd8c 	bl	8001450 <HAL_GPIO_WritePin>

  /* AD7793 INITIALISATION */

  ADCReset(CS_TAcc_PIN);
 8000938:	2008      	movs	r0, #8
 800093a:	f7ff fc8d 	bl	8000258 <ADCReset>
  ADCConfig(CS_TAcc_PIN,1,128,0,0);
 800093e:	2300      	movs	r3, #0
 8000940:	9300      	str	r3, [sp, #0]
 8000942:	2300      	movs	r3, #0
 8000944:	2280      	movs	r2, #128	@ 0x80
 8000946:	2101      	movs	r1, #1
 8000948:	2008      	movs	r0, #8
 800094a:	f7ff fcb1 	bl	80002b0 <ADCConfig>

  ADCReset(CS_T0_PIN);
 800094e:	2010      	movs	r0, #16
 8000950:	f7ff fc82 	bl	8000258 <ADCReset>
  ADCConfig(CS_T0_PIN,2,1,1,0);
 8000954:	2300      	movs	r3, #0
 8000956:	9300      	str	r3, [sp, #0]
 8000958:	2301      	movs	r3, #1
 800095a:	2201      	movs	r2, #1
 800095c:	2102      	movs	r1, #2
 800095e:	2010      	movs	r0, #16
 8000960:	f7ff fca6 	bl	80002b0 <ADCConfig>

  ADCReset(CS_T1_PIN);
 8000964:	2020      	movs	r0, #32
 8000966:	f7ff fc77 	bl	8000258 <ADCReset>
  ADCConfig(CS_T1_PIN,1,128,0,0);
 800096a:	2300      	movs	r3, #0
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	2300      	movs	r3, #0
 8000970:	2280      	movs	r2, #128	@ 0x80
 8000972:	2101      	movs	r1, #1
 8000974:	2020      	movs	r0, #32
 8000976:	f7ff fc9b 	bl	80002b0 <ADCConfig>

  ADCReset(CS_T2_PIN);
 800097a:	2040      	movs	r0, #64	@ 0x40
 800097c:	f7ff fc6c 	bl	8000258 <ADCReset>
  ADCConfig(CS_T2_PIN,1,128,0,0);
 8000980:	2300      	movs	r3, #0
 8000982:	9300      	str	r3, [sp, #0]
 8000984:	2300      	movs	r3, #0
 8000986:	2280      	movs	r2, #128	@ 0x80
 8000988:	2101      	movs	r1, #1
 800098a:	2040      	movs	r0, #64	@ 0x40
 800098c:	f7ff fc90 	bl	80002b0 <ADCConfig>

  ADCReset(CS_T3_PIN);
 8000990:	2080      	movs	r0, #128	@ 0x80
 8000992:	f7ff fc61 	bl	8000258 <ADCReset>
  ADCConfig(CS_T3_PIN,1,128,0,0);
 8000996:	2300      	movs	r3, #0
 8000998:	9300      	str	r3, [sp, #0]
 800099a:	2300      	movs	r3, #0
 800099c:	2280      	movs	r2, #128	@ 0x80
 800099e:	2101      	movs	r1, #1
 80009a0:	2080      	movs	r0, #128	@ 0x80
 80009a2:	f7ff fc85 	bl	80002b0 <ADCConfig>

  ADCReset(CS_PT100_PIN);
 80009a6:	2380      	movs	r3, #128	@ 0x80
 80009a8:	005b      	lsls	r3, r3, #1
 80009aa:	0018      	movs	r0, r3
 80009ac:	f7ff fc54 	bl	8000258 <ADCReset>
  ADCConfig(CS_PT100_PIN,1,16,1,1);
 80009b0:	2380      	movs	r3, #128	@ 0x80
 80009b2:	0058      	lsls	r0, r3, #1
 80009b4:	2301      	movs	r3, #1
 80009b6:	9300      	str	r3, [sp, #0]
 80009b8:	2301      	movs	r3, #1
 80009ba:	2210      	movs	r2, #16
 80009bc:	2101      	movs	r1, #1
 80009be:	f7ff fc77 	bl	80002b0 <ADCConfig>

  HAL_Delay(15000);
 80009c2:	4b16      	ldr	r3, [pc, #88]	@ (8000a1c <main+0x10c>)
 80009c4:	0018      	movs	r0, r3
 80009c6:	f000 fb07 	bl	8000fd8 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LEDs_PORT, LED2);
 80009ca:	2380      	movs	r3, #128	@ 0x80
 80009cc:	011a      	lsls	r2, r3, #4
 80009ce:	23a0      	movs	r3, #160	@ 0xa0
 80009d0:	05db      	lsls	r3, r3, #23
 80009d2:	0011      	movs	r1, r2
 80009d4:	0018      	movs	r0, r3
 80009d6:	f000 fd58 	bl	800148a <HAL_GPIO_TogglePin>
	  createtxPacket();
 80009da:	f7ff fdcb 	bl	8000574 <createtxPacket>
	  HAL_Delay(20); //wait 20ms to make LED visibly blink
 80009de:	2014      	movs	r0, #20
 80009e0:	f000 fafa 	bl	8000fd8 <HAL_Delay>
	  HAL_GPIO_TogglePin(LEDs_PORT, LED2);
 80009e4:	2380      	movs	r3, #128	@ 0x80
 80009e6:	011a      	lsls	r2, r3, #4
 80009e8:	23a0      	movs	r3, #160	@ 0xa0
 80009ea:	05db      	lsls	r3, r3, #23
 80009ec:	0011      	movs	r1, r2
 80009ee:	0018      	movs	r0, r3
 80009f0:	f000 fd4b 	bl	800148a <HAL_GPIO_TogglePin>
	  memcpy(txLatest, txPacket, TxPACKET_LENGTH); //stable data buffer ready to be transmitted
 80009f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a20 <main+0x110>)
 80009f6:	4a0b      	ldr	r2, [pc, #44]	@ (8000a24 <main+0x114>)
 80009f8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80009fa:	c313      	stmia	r3!, {r0, r1, r4}
 80009fc:	ca03      	ldmia	r2!, {r0, r1}
 80009fe:	c303      	stmia	r3!, {r0, r1}
 8000a00:	8812      	ldrh	r2, [r2, #0]
 8000a02:	801a      	strh	r2, [r3, #0]

	  HAL_SPI_Transmit(&hspi1, txLatest, TxPACKET_LENGTH, 2000); //HAL_MAX_DELAY
 8000a04:	23fa      	movs	r3, #250	@ 0xfa
 8000a06:	00db      	lsls	r3, r3, #3
 8000a08:	4905      	ldr	r1, [pc, #20]	@ (8000a20 <main+0x110>)
 8000a0a:	4807      	ldr	r0, [pc, #28]	@ (8000a28 <main+0x118>)
 8000a0c:	2216      	movs	r2, #22
 8000a0e:	f001 faf3 	bl	8001ff8 <HAL_SPI_Transmit>
	  HAL_GPIO_TogglePin(LEDs_PORT, LED2);
 8000a12:	46c0      	nop			@ (mov r8, r8)
 8000a14:	e7d9      	b.n	80009ca <main+0xba>
 8000a16:	46c0      	nop			@ (mov r8, r8)
 8000a18:	50000400 	.word	0x50000400
 8000a1c:	00003a98 	.word	0x00003a98
 8000a20:	20000108 	.word	0x20000108
 8000a24:	200000f0 	.word	0x200000f0
 8000a28:	20000028 	.word	0x20000028

08000a2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b093      	sub	sp, #76	@ 0x4c
 8000a30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a32:	2410      	movs	r4, #16
 8000a34:	193b      	adds	r3, r7, r4
 8000a36:	0018      	movs	r0, r3
 8000a38:	2338      	movs	r3, #56	@ 0x38
 8000a3a:	001a      	movs	r2, r3
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	f002 f943 	bl	8002cc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a42:	003b      	movs	r3, r7
 8000a44:	0018      	movs	r0, r3
 8000a46:	2310      	movs	r3, #16
 8000a48:	001a      	movs	r2, r3
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	f002 f93c 	bl	8002cc8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a50:	2380      	movs	r3, #128	@ 0x80
 8000a52:	009b      	lsls	r3, r3, #2
 8000a54:	0018      	movs	r0, r3
 8000a56:	f000 fd33 	bl	80014c0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a5a:	193b      	adds	r3, r7, r4
 8000a5c:	2202      	movs	r2, #2
 8000a5e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a60:	193b      	adds	r3, r7, r4
 8000a62:	2280      	movs	r2, #128	@ 0x80
 8000a64:	0052      	lsls	r2, r2, #1
 8000a66:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000a68:	193b      	adds	r3, r7, r4
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a6e:	193b      	adds	r3, r7, r4
 8000a70:	2240      	movs	r2, #64	@ 0x40
 8000a72:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a74:	193b      	adds	r3, r7, r4
 8000a76:	2200      	movs	r2, #0
 8000a78:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a7a:	193b      	adds	r3, r7, r4
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f000 fd5f 	bl	8001540 <HAL_RCC_OscConfig>
 8000a82:	1e03      	subs	r3, r0, #0
 8000a84:	d001      	beq.n	8000a8a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000a86:	f000 f905 	bl	8000c94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a8a:	003b      	movs	r3, r7
 8000a8c:	2207      	movs	r2, #7
 8000a8e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a90:	003b      	movs	r3, r7
 8000a92:	2200      	movs	r2, #0
 8000a94:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a96:	003b      	movs	r3, r7
 8000a98:	2200      	movs	r2, #0
 8000a9a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a9c:	003b      	movs	r3, r7
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000aa2:	003b      	movs	r3, r7
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f001 f864 	bl	8001b74 <HAL_RCC_ClockConfig>
 8000aac:	1e03      	subs	r3, r0, #0
 8000aae:	d001      	beq.n	8000ab4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000ab0:	f000 f8f0 	bl	8000c94 <Error_Handler>
  }
}
 8000ab4:	46c0      	nop			@ (mov r8, r8)
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	b013      	add	sp, #76	@ 0x4c
 8000aba:	bd90      	pop	{r4, r7, pc}

08000abc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ac0:	4b19      	ldr	r3, [pc, #100]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000ac2:	4a1a      	ldr	r2, [pc, #104]	@ (8000b2c <MX_SPI1_Init+0x70>)
 8000ac4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000ac6:	4b18      	ldr	r3, [pc, #96]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000acc:	4b16      	ldr	r3, [pc, #88]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ad2:	4b15      	ldr	r3, [pc, #84]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000ad4:	22e0      	movs	r2, #224	@ 0xe0
 8000ad6:	00d2      	lsls	r2, r2, #3
 8000ad8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ada:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ae6:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000ae8:	2280      	movs	r2, #128	@ 0x80
 8000aea:	0092      	lsls	r2, r2, #2
 8000aec:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aee:	4b0e      	ldr	r3, [pc, #56]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000af4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000afa:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000b00:	4b09      	ldr	r3, [pc, #36]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000b02:	2207      	movs	r2, #7
 8000b04:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b06:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b12:	4b05      	ldr	r3, [pc, #20]	@ (8000b28 <MX_SPI1_Init+0x6c>)
 8000b14:	0018      	movs	r0, r3
 8000b16:	f001 f9b7 	bl	8001e88 <HAL_SPI_Init>
 8000b1a:	1e03      	subs	r3, r0, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 8000b1e:	f000 f8b9 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b22:	46c0      	nop			@ (mov r8, r8)
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	20000028 	.word	0x20000028
 8000b2c:	40013000 	.word	0x40013000

08000b30 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000b34:	4b1b      	ldr	r3, [pc, #108]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b36:	4a1c      	ldr	r2, [pc, #112]	@ (8000ba8 <MX_SPI2_Init+0x78>)
 8000b38:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b3c:	2282      	movs	r2, #130	@ 0x82
 8000b3e:	0052      	lsls	r2, r2, #1
 8000b40:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b42:	4b18      	ldr	r3, [pc, #96]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b48:	4b16      	ldr	r3, [pc, #88]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b4a:	22e0      	movs	r2, #224	@ 0xe0
 8000b4c:	00d2      	lsls	r2, r2, #3
 8000b4e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000b50:	4b14      	ldr	r3, [pc, #80]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b52:	2202      	movs	r2, #2
 8000b54:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000b56:	4b13      	ldr	r3, [pc, #76]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b58:	2201      	movs	r2, #1
 8000b5a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b5e:	2280      	movs	r2, #128	@ 0x80
 8000b60:	0092      	lsls	r2, r2, #2
 8000b62:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000b64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b66:	2218      	movs	r2, #24
 8000b68:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b76:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000b7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b7e:	2207      	movs	r2, #7
 8000b80:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b82:	4b08      	ldr	r3, [pc, #32]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b88:	4b06      	ldr	r3, [pc, #24]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b8a:	2208      	movs	r2, #8
 8000b8c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b8e:	4b05      	ldr	r3, [pc, #20]	@ (8000ba4 <MX_SPI2_Init+0x74>)
 8000b90:	0018      	movs	r0, r3
 8000b92:	f001 f979 	bl	8001e88 <HAL_SPI_Init>
 8000b96:	1e03      	subs	r3, r0, #0
 8000b98:	d001      	beq.n	8000b9e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000b9a:	f000 f87b 	bl	8000c94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b9e:	46c0      	nop			@ (mov r8, r8)
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	2000008c 	.word	0x2000008c
 8000ba8:	40003800 	.word	0x40003800

08000bac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bac:	b590      	push	{r4, r7, lr}
 8000bae:	b089      	sub	sp, #36	@ 0x24
 8000bb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb2:	240c      	movs	r4, #12
 8000bb4:	193b      	adds	r3, r7, r4
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	2314      	movs	r3, #20
 8000bba:	001a      	movs	r2, r3
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	f002 f883 	bl	8002cc8 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc2:	4b32      	ldr	r3, [pc, #200]	@ (8000c8c <MX_GPIO_Init+0xe0>)
 8000bc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000bc6:	4b31      	ldr	r3, [pc, #196]	@ (8000c8c <MX_GPIO_Init+0xe0>)
 8000bc8:	2101      	movs	r1, #1
 8000bca:	430a      	orrs	r2, r1
 8000bcc:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bce:	4b2f      	ldr	r3, [pc, #188]	@ (8000c8c <MX_GPIO_Init+0xe0>)
 8000bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	60bb      	str	r3, [r7, #8]
 8000bd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bda:	4b2c      	ldr	r3, [pc, #176]	@ (8000c8c <MX_GPIO_Init+0xe0>)
 8000bdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000bde:	4b2b      	ldr	r3, [pc, #172]	@ (8000c8c <MX_GPIO_Init+0xe0>)
 8000be0:	2102      	movs	r1, #2
 8000be2:	430a      	orrs	r2, r1
 8000be4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000be6:	4b29      	ldr	r3, [pc, #164]	@ (8000c8c <MX_GPIO_Init+0xe0>)
 8000be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bea:	2202      	movs	r2, #2
 8000bec:	4013      	ands	r3, r2
 8000bee:	607b      	str	r3, [r7, #4]
 8000bf0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_Output_LED1_Pin|GPIO_Output_LED2_Pin, GPIO_PIN_RESET);
 8000bf2:	2390      	movs	r3, #144	@ 0x90
 8000bf4:	0119      	lsls	r1, r3, #4
 8000bf6:	23a0      	movs	r3, #160	@ 0xa0
 8000bf8:	05db      	lsls	r3, r3, #23
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f000 fc27 	bl	8001450 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_Output_CS1_Pin|GPIO_Output_CS2_Pin|GPIO_Output_CS3_Pin|GPIO_Output_CS4_Pin
 8000c02:	23fc      	movs	r3, #252	@ 0xfc
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	4822      	ldr	r0, [pc, #136]	@ (8000c90 <MX_GPIO_Init+0xe4>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	0019      	movs	r1, r3
 8000c0c:	f000 fc20 	bl	8001450 <HAL_GPIO_WritePin>
                          |GPIO_Output_CS5_Pin|GPIO_Output_CS6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : GPIO_Input_CSTSB_Pin */
  GPIO_InitStruct.Pin = GPIO_Input_CSTSB_Pin;
 8000c10:	193b      	adds	r3, r7, r4
 8000c12:	2202      	movs	r2, #2
 8000c14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c16:	193b      	adds	r3, r7, r4
 8000c18:	2200      	movs	r2, #0
 8000c1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c1c:	193b      	adds	r3, r7, r4
 8000c1e:	2201      	movs	r2, #1
 8000c20:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_Input_CSTSB_GPIO_Port, &GPIO_InitStruct);
 8000c22:	193b      	adds	r3, r7, r4
 8000c24:	4a1a      	ldr	r2, [pc, #104]	@ (8000c90 <MX_GPIO_Init+0xe4>)
 8000c26:	0019      	movs	r1, r3
 8000c28:	0010      	movs	r0, r2
 8000c2a:	f000 faad 	bl	8001188 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_Output_LED1_Pin GPIO_Output_LED2_Pin */
  GPIO_InitStruct.Pin = GPIO_Output_LED1_Pin|GPIO_Output_LED2_Pin;
 8000c2e:	0021      	movs	r1, r4
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	2290      	movs	r2, #144	@ 0x90
 8000c34:	0112      	lsls	r2, r2, #4
 8000c36:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c38:	000c      	movs	r4, r1
 8000c3a:	193b      	adds	r3, r7, r4
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	193b      	adds	r3, r7, r4
 8000c42:	2200      	movs	r2, #0
 8000c44:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	193b      	adds	r3, r7, r4
 8000c48:	2200      	movs	r2, #0
 8000c4a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4c:	193a      	adds	r2, r7, r4
 8000c4e:	23a0      	movs	r3, #160	@ 0xa0
 8000c50:	05db      	lsls	r3, r3, #23
 8000c52:	0011      	movs	r1, r2
 8000c54:	0018      	movs	r0, r3
 8000c56:	f000 fa97 	bl	8001188 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_Output_CS1_Pin GPIO_Output_CS2_Pin GPIO_Output_CS3_Pin GPIO_Output_CS4_Pin
                           GPIO_Output_CS5_Pin GPIO_Output_CS6_Pin */
  GPIO_InitStruct.Pin = GPIO_Output_CS1_Pin|GPIO_Output_CS2_Pin|GPIO_Output_CS3_Pin|GPIO_Output_CS4_Pin
 8000c5a:	0021      	movs	r1, r4
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	22fc      	movs	r2, #252	@ 0xfc
 8000c60:	0052      	lsls	r2, r2, #1
 8000c62:	601a      	str	r2, [r3, #0]
                          |GPIO_Output_CS5_Pin|GPIO_Output_CS6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c64:	187b      	adds	r3, r7, r1
 8000c66:	2201      	movs	r2, #1
 8000c68:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c6a:	187b      	adds	r3, r7, r1
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c70:	187b      	adds	r3, r7, r1
 8000c72:	2200      	movs	r2, #0
 8000c74:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c76:	187b      	adds	r3, r7, r1
 8000c78:	4a05      	ldr	r2, [pc, #20]	@ (8000c90 <MX_GPIO_Init+0xe4>)
 8000c7a:	0019      	movs	r1, r3
 8000c7c:	0010      	movs	r0, r2
 8000c7e:	f000 fa83 	bl	8001188 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c82:	46c0      	nop			@ (mov r8, r8)
 8000c84:	46bd      	mov	sp, r7
 8000c86:	b009      	add	sp, #36	@ 0x24
 8000c88:	bd90      	pop	{r4, r7, pc}
 8000c8a:	46c0      	nop			@ (mov r8, r8)
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	50000400 	.word	0x50000400

08000c94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c98:	b672      	cpsid	i
}
 8000c9a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c9c:	46c0      	nop			@ (mov r8, r8)
 8000c9e:	e7fd      	b.n	8000c9c <Error_Handler+0x8>

08000ca0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce4 <HAL_MspInit+0x44>)
 8000ca8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000caa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <HAL_MspInit+0x44>)
 8000cac:	2101      	movs	r1, #1
 8000cae:	430a      	orrs	r2, r1
 8000cb0:	641a      	str	r2, [r3, #64]	@ 0x40
 8000cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce4 <HAL_MspInit+0x44>)
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	4013      	ands	r3, r2
 8000cba:	607b      	str	r3, [r7, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cbe:	4b09      	ldr	r3, [pc, #36]	@ (8000ce4 <HAL_MspInit+0x44>)
 8000cc0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cc2:	4b08      	ldr	r3, [pc, #32]	@ (8000ce4 <HAL_MspInit+0x44>)
 8000cc4:	2180      	movs	r1, #128	@ 0x80
 8000cc6:	0549      	lsls	r1, r1, #21
 8000cc8:	430a      	orrs	r2, r1
 8000cca:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000ccc:	4b05      	ldr	r3, [pc, #20]	@ (8000ce4 <HAL_MspInit+0x44>)
 8000cce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cd0:	2380      	movs	r3, #128	@ 0x80
 8000cd2:	055b      	lsls	r3, r3, #21
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	603b      	str	r3, [r7, #0]
 8000cd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	b002      	add	sp, #8
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	40021000 	.word	0x40021000

08000ce8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ce8:	b590      	push	{r4, r7, lr}
 8000cea:	b08d      	sub	sp, #52	@ 0x34
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf0:	241c      	movs	r4, #28
 8000cf2:	193b      	adds	r3, r7, r4
 8000cf4:	0018      	movs	r0, r3
 8000cf6:	2314      	movs	r3, #20
 8000cf8:	001a      	movs	r2, r3
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	f001 ffe4 	bl	8002cc8 <memset>
  if(hspi->Instance==SPI1)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a48      	ldr	r2, [pc, #288]	@ (8000e28 <HAL_SPI_MspInit+0x140>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d131      	bne.n	8000d6e <HAL_SPI_MspInit+0x86>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d0a:	4b48      	ldr	r3, [pc, #288]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000d0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d0e:	4b47      	ldr	r3, [pc, #284]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000d10:	2180      	movs	r1, #128	@ 0x80
 8000d12:	0149      	lsls	r1, r1, #5
 8000d14:	430a      	orrs	r2, r1
 8000d16:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d18:	4b44      	ldr	r3, [pc, #272]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000d1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d1c:	2380      	movs	r3, #128	@ 0x80
 8000d1e:	015b      	lsls	r3, r3, #5
 8000d20:	4013      	ands	r3, r2
 8000d22:	61bb      	str	r3, [r7, #24]
 8000d24:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d26:	4b41      	ldr	r3, [pc, #260]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000d28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d2a:	4b40      	ldr	r3, [pc, #256]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	430a      	orrs	r2, r1
 8000d30:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d32:	4b3e      	ldr	r3, [pc, #248]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d36:	2201      	movs	r2, #1
 8000d38:	4013      	ands	r3, r2
 8000d3a:	617b      	str	r3, [r7, #20]
 8000d3c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000d3e:	0021      	movs	r1, r4
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	22e0      	movs	r2, #224	@ 0xe0
 8000d44:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	2202      	movs	r2, #2
 8000d4a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	2200      	movs	r2, #0
 8000d50:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d52:	187b      	adds	r3, r7, r1
 8000d54:	2200      	movs	r2, #0
 8000d56:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000d58:	187b      	adds	r3, r7, r1
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5e:	187a      	adds	r2, r7, r1
 8000d60:	23a0      	movs	r3, #160	@ 0xa0
 8000d62:	05db      	lsls	r3, r3, #23
 8000d64:	0011      	movs	r1, r2
 8000d66:	0018      	movs	r0, r3
 8000d68:	f000 fa0e 	bl	8001188 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000d6c:	e057      	b.n	8000e1e <HAL_SPI_MspInit+0x136>
  else if(hspi->Instance==SPI2)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a2f      	ldr	r2, [pc, #188]	@ (8000e30 <HAL_SPI_MspInit+0x148>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d152      	bne.n	8000e1e <HAL_SPI_MspInit+0x136>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000d78:	4b2c      	ldr	r3, [pc, #176]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000d7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d7c:	4b2b      	ldr	r3, [pc, #172]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000d7e:	2180      	movs	r1, #128	@ 0x80
 8000d80:	01c9      	lsls	r1, r1, #7
 8000d82:	430a      	orrs	r2, r1
 8000d84:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d86:	4b29      	ldr	r3, [pc, #164]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000d88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d8a:	2380      	movs	r3, #128	@ 0x80
 8000d8c:	01db      	lsls	r3, r3, #7
 8000d8e:	4013      	ands	r3, r2
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d94:	4b25      	ldr	r3, [pc, #148]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000d96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d98:	4b24      	ldr	r3, [pc, #144]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000d9a:	2101      	movs	r1, #1
 8000d9c:	430a      	orrs	r2, r1
 8000d9e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000da0:	4b22      	ldr	r3, [pc, #136]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000da2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000da4:	2201      	movs	r2, #1
 8000da6:	4013      	ands	r3, r2
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dac:	4b1f      	ldr	r3, [pc, #124]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000dae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000db0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000db2:	2102      	movs	r1, #2
 8000db4:	430a      	orrs	r2, r1
 8000db6:	635a      	str	r2, [r3, #52]	@ 0x34
 8000db8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e2c <HAL_SPI_MspInit+0x144>)
 8000dba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dbc:	2202      	movs	r2, #2
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	60bb      	str	r3, [r7, #8]
 8000dc2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 8000dc4:	241c      	movs	r4, #28
 8000dc6:	193b      	adds	r3, r7, r4
 8000dc8:	4a1a      	ldr	r2, [pc, #104]	@ (8000e34 <HAL_SPI_MspInit+0x14c>)
 8000dca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dcc:	193b      	adds	r3, r7, r4
 8000dce:	2202      	movs	r2, #2
 8000dd0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	193b      	adds	r3, r7, r4
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd8:	193b      	adds	r3, r7, r4
 8000dda:	2200      	movs	r2, #0
 8000ddc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000dde:	193b      	adds	r3, r7, r4
 8000de0:	2200      	movs	r2, #0
 8000de2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de4:	193a      	adds	r2, r7, r4
 8000de6:	23a0      	movs	r3, #160	@ 0xa0
 8000de8:	05db      	lsls	r3, r3, #23
 8000dea:	0011      	movs	r1, r2
 8000dec:	0018      	movs	r0, r3
 8000dee:	f000 f9cb 	bl	8001188 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000df2:	0021      	movs	r1, r4
 8000df4:	187b      	adds	r3, r7, r1
 8000df6:	2204      	movs	r2, #4
 8000df8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfa:	187b      	adds	r3, r7, r1
 8000dfc:	2202      	movs	r2, #2
 8000dfe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	187b      	adds	r3, r7, r1
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	2200      	movs	r2, #0
 8000e0a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000e0c:	187b      	adds	r3, r7, r1
 8000e0e:	2201      	movs	r2, #1
 8000e10:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e12:	187b      	adds	r3, r7, r1
 8000e14:	4a08      	ldr	r2, [pc, #32]	@ (8000e38 <HAL_SPI_MspInit+0x150>)
 8000e16:	0019      	movs	r1, r3
 8000e18:	0010      	movs	r0, r2
 8000e1a:	f000 f9b5 	bl	8001188 <HAL_GPIO_Init>
}
 8000e1e:	46c0      	nop			@ (mov r8, r8)
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b00d      	add	sp, #52	@ 0x34
 8000e24:	bd90      	pop	{r4, r7, pc}
 8000e26:	46c0      	nop			@ (mov r8, r8)
 8000e28:	40013000 	.word	0x40013000
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	40003800 	.word	0x40003800
 8000e34:	00000401 	.word	0x00000401
 8000e38:	50000400 	.word	0x50000400

08000e3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e40:	46c0      	nop			@ (mov r8, r8)
 8000e42:	e7fd      	b.n	8000e40 <NMI_Handler+0x4>

08000e44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e48:	46c0      	nop			@ (mov r8, r8)
 8000e4a:	e7fd      	b.n	8000e48 <HardFault_Handler+0x4>

08000e4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e50:	46c0      	nop			@ (mov r8, r8)
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e5a:	46c0      	nop			@ (mov r8, r8)
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e64:	f000 f89c 	bl	8000fa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e68:	46c0      	nop			@ (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}

08000e6e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e72:	46c0      	nop			@ (mov r8, r8)
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e78:	480d      	ldr	r0, [pc, #52]	@ (8000eb0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e7a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e7c:	f7ff fff7 	bl	8000e6e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e80:	480c      	ldr	r0, [pc, #48]	@ (8000eb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e82:	490d      	ldr	r1, [pc, #52]	@ (8000eb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e84:	4a0d      	ldr	r2, [pc, #52]	@ (8000ebc <LoopForever+0xe>)
  movs r3, #0
 8000e86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e88:	e002      	b.n	8000e90 <LoopCopyDataInit>

08000e8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e8e:	3304      	adds	r3, #4

08000e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e94:	d3f9      	bcc.n	8000e8a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e96:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e98:	4c0a      	ldr	r4, [pc, #40]	@ (8000ec4 <LoopForever+0x16>)
  movs r3, #0
 8000e9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e9c:	e001      	b.n	8000ea2 <LoopFillZerobss>

08000e9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ea0:	3204      	adds	r2, #4

08000ea2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ea2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ea4:	d3fb      	bcc.n	8000e9e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ea6:	f001 ff17 	bl	8002cd8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000eaa:	f7ff fd31 	bl	8000910 <main>

08000eae <LoopForever>:

LoopForever:
  b LoopForever
 8000eae:	e7fe      	b.n	8000eae <LoopForever>
  ldr   r0, =_estack
 8000eb0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000eb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ebc:	08002e04 	.word	0x08002e04
  ldr r2, =_sbss
 8000ec0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ec4:	20000124 	.word	0x20000124

08000ec8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ec8:	e7fe      	b.n	8000ec8 <ADC1_IRQHandler>
	...

08000ecc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ed2:	1dfb      	adds	r3, r7, #7
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8000f08 <HAL_Init+0x3c>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b0a      	ldr	r3, [pc, #40]	@ (8000f08 <HAL_Init+0x3c>)
 8000ede:	2180      	movs	r1, #128	@ 0x80
 8000ee0:	0049      	lsls	r1, r1, #1
 8000ee2:	430a      	orrs	r2, r1
 8000ee4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ee6:	2003      	movs	r0, #3
 8000ee8:	f000 f810 	bl	8000f0c <HAL_InitTick>
 8000eec:	1e03      	subs	r3, r0, #0
 8000eee:	d003      	beq.n	8000ef8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000ef0:	1dfb      	adds	r3, r7, #7
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	701a      	strb	r2, [r3, #0]
 8000ef6:	e001      	b.n	8000efc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000ef8:	f7ff fed2 	bl	8000ca0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000efc:	1dfb      	adds	r3, r7, #7
 8000efe:	781b      	ldrb	r3, [r3, #0]
}
 8000f00:	0018      	movs	r0, r3
 8000f02:	46bd      	mov	sp, r7
 8000f04:	b002      	add	sp, #8
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	40022000 	.word	0x40022000

08000f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f0c:	b590      	push	{r4, r7, lr}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f14:	230f      	movs	r3, #15
 8000f16:	18fb      	adds	r3, r7, r3
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000f1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000f94 <HAL_InitTick+0x88>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d02b      	beq.n	8000f7c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000f24:	4b1c      	ldr	r3, [pc, #112]	@ (8000f98 <HAL_InitTick+0x8c>)
 8000f26:	681c      	ldr	r4, [r3, #0]
 8000f28:	4b1a      	ldr	r3, [pc, #104]	@ (8000f94 <HAL_InitTick+0x88>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	0019      	movs	r1, r3
 8000f2e:	23fa      	movs	r3, #250	@ 0xfa
 8000f30:	0098      	lsls	r0, r3, #2
 8000f32:	f7ff f8e7 	bl	8000104 <__udivsi3>
 8000f36:	0003      	movs	r3, r0
 8000f38:	0019      	movs	r1, r3
 8000f3a:	0020      	movs	r0, r4
 8000f3c:	f7ff f8e2 	bl	8000104 <__udivsi3>
 8000f40:	0003      	movs	r3, r0
 8000f42:	0018      	movs	r0, r3
 8000f44:	f000 f913 	bl	800116e <HAL_SYSTICK_Config>
 8000f48:	1e03      	subs	r3, r0, #0
 8000f4a:	d112      	bne.n	8000f72 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	d80a      	bhi.n	8000f68 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f52:	6879      	ldr	r1, [r7, #4]
 8000f54:	2301      	movs	r3, #1
 8000f56:	425b      	negs	r3, r3
 8000f58:	2200      	movs	r2, #0
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	f000 f8f2 	bl	8001144 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f60:	4b0e      	ldr	r3, [pc, #56]	@ (8000f9c <HAL_InitTick+0x90>)
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	e00d      	b.n	8000f84 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f68:	230f      	movs	r3, #15
 8000f6a:	18fb      	adds	r3, r7, r3
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	701a      	strb	r2, [r3, #0]
 8000f70:	e008      	b.n	8000f84 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f72:	230f      	movs	r3, #15
 8000f74:	18fb      	adds	r3, r7, r3
 8000f76:	2201      	movs	r2, #1
 8000f78:	701a      	strb	r2, [r3, #0]
 8000f7a:	e003      	b.n	8000f84 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f7c:	230f      	movs	r3, #15
 8000f7e:	18fb      	adds	r3, r7, r3
 8000f80:	2201      	movs	r2, #1
 8000f82:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f84:	230f      	movs	r3, #15
 8000f86:	18fb      	adds	r3, r7, r3
 8000f88:	781b      	ldrb	r3, [r3, #0]
}
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	b005      	add	sp, #20
 8000f90:	bd90      	pop	{r4, r7, pc}
 8000f92:	46c0      	nop			@ (mov r8, r8)
 8000f94:	20000008 	.word	0x20000008
 8000f98:	20000000 	.word	0x20000000
 8000f9c:	20000004 	.word	0x20000004

08000fa0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fa4:	4b05      	ldr	r3, [pc, #20]	@ (8000fbc <HAL_IncTick+0x1c>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	001a      	movs	r2, r3
 8000faa:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <HAL_IncTick+0x20>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	18d2      	adds	r2, r2, r3
 8000fb0:	4b03      	ldr	r3, [pc, #12]	@ (8000fc0 <HAL_IncTick+0x20>)
 8000fb2:	601a      	str	r2, [r3, #0]
}
 8000fb4:	46c0      	nop			@ (mov r8, r8)
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	46c0      	nop			@ (mov r8, r8)
 8000fbc:	20000008 	.word	0x20000008
 8000fc0:	20000120 	.word	0x20000120

08000fc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc8:	4b02      	ldr	r3, [pc, #8]	@ (8000fd4 <HAL_GetTick+0x10>)
 8000fca:	681b      	ldr	r3, [r3, #0]
}
 8000fcc:	0018      	movs	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	46c0      	nop			@ (mov r8, r8)
 8000fd4:	20000120 	.word	0x20000120

08000fd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fe0:	f7ff fff0 	bl	8000fc4 <HAL_GetTick>
 8000fe4:	0003      	movs	r3, r0
 8000fe6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	d005      	beq.n	8000ffe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800101c <HAL_Delay+0x44>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	001a      	movs	r2, r3
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	189b      	adds	r3, r3, r2
 8000ffc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ffe:	46c0      	nop			@ (mov r8, r8)
 8001000:	f7ff ffe0 	bl	8000fc4 <HAL_GetTick>
 8001004:	0002      	movs	r2, r0
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	68fa      	ldr	r2, [r7, #12]
 800100c:	429a      	cmp	r2, r3
 800100e:	d8f7      	bhi.n	8001000 <HAL_Delay+0x28>
  {
  }
}
 8001010:	46c0      	nop			@ (mov r8, r8)
 8001012:	46c0      	nop			@ (mov r8, r8)
 8001014:	46bd      	mov	sp, r7
 8001016:	b004      	add	sp, #16
 8001018:	bd80      	pop	{r7, pc}
 800101a:	46c0      	nop			@ (mov r8, r8)
 800101c:	20000008 	.word	0x20000008

08001020 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	0002      	movs	r2, r0
 8001028:	6039      	str	r1, [r7, #0]
 800102a:	1dfb      	adds	r3, r7, #7
 800102c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800102e:	1dfb      	adds	r3, r7, #7
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b7f      	cmp	r3, #127	@ 0x7f
 8001034:	d828      	bhi.n	8001088 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001036:	4a2f      	ldr	r2, [pc, #188]	@ (80010f4 <__NVIC_SetPriority+0xd4>)
 8001038:	1dfb      	adds	r3, r7, #7
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	b25b      	sxtb	r3, r3
 800103e:	089b      	lsrs	r3, r3, #2
 8001040:	33c0      	adds	r3, #192	@ 0xc0
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	589b      	ldr	r3, [r3, r2]
 8001046:	1dfa      	adds	r2, r7, #7
 8001048:	7812      	ldrb	r2, [r2, #0]
 800104a:	0011      	movs	r1, r2
 800104c:	2203      	movs	r2, #3
 800104e:	400a      	ands	r2, r1
 8001050:	00d2      	lsls	r2, r2, #3
 8001052:	21ff      	movs	r1, #255	@ 0xff
 8001054:	4091      	lsls	r1, r2
 8001056:	000a      	movs	r2, r1
 8001058:	43d2      	mvns	r2, r2
 800105a:	401a      	ands	r2, r3
 800105c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	019b      	lsls	r3, r3, #6
 8001062:	22ff      	movs	r2, #255	@ 0xff
 8001064:	401a      	ands	r2, r3
 8001066:	1dfb      	adds	r3, r7, #7
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	0018      	movs	r0, r3
 800106c:	2303      	movs	r3, #3
 800106e:	4003      	ands	r3, r0
 8001070:	00db      	lsls	r3, r3, #3
 8001072:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001074:	481f      	ldr	r0, [pc, #124]	@ (80010f4 <__NVIC_SetPriority+0xd4>)
 8001076:	1dfb      	adds	r3, r7, #7
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b25b      	sxtb	r3, r3
 800107c:	089b      	lsrs	r3, r3, #2
 800107e:	430a      	orrs	r2, r1
 8001080:	33c0      	adds	r3, #192	@ 0xc0
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001086:	e031      	b.n	80010ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001088:	4a1b      	ldr	r2, [pc, #108]	@ (80010f8 <__NVIC_SetPriority+0xd8>)
 800108a:	1dfb      	adds	r3, r7, #7
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	0019      	movs	r1, r3
 8001090:	230f      	movs	r3, #15
 8001092:	400b      	ands	r3, r1
 8001094:	3b08      	subs	r3, #8
 8001096:	089b      	lsrs	r3, r3, #2
 8001098:	3306      	adds	r3, #6
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	18d3      	adds	r3, r2, r3
 800109e:	3304      	adds	r3, #4
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	1dfa      	adds	r2, r7, #7
 80010a4:	7812      	ldrb	r2, [r2, #0]
 80010a6:	0011      	movs	r1, r2
 80010a8:	2203      	movs	r2, #3
 80010aa:	400a      	ands	r2, r1
 80010ac:	00d2      	lsls	r2, r2, #3
 80010ae:	21ff      	movs	r1, #255	@ 0xff
 80010b0:	4091      	lsls	r1, r2
 80010b2:	000a      	movs	r2, r1
 80010b4:	43d2      	mvns	r2, r2
 80010b6:	401a      	ands	r2, r3
 80010b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	019b      	lsls	r3, r3, #6
 80010be:	22ff      	movs	r2, #255	@ 0xff
 80010c0:	401a      	ands	r2, r3
 80010c2:	1dfb      	adds	r3, r7, #7
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	0018      	movs	r0, r3
 80010c8:	2303      	movs	r3, #3
 80010ca:	4003      	ands	r3, r0
 80010cc:	00db      	lsls	r3, r3, #3
 80010ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010d0:	4809      	ldr	r0, [pc, #36]	@ (80010f8 <__NVIC_SetPriority+0xd8>)
 80010d2:	1dfb      	adds	r3, r7, #7
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	001c      	movs	r4, r3
 80010d8:	230f      	movs	r3, #15
 80010da:	4023      	ands	r3, r4
 80010dc:	3b08      	subs	r3, #8
 80010de:	089b      	lsrs	r3, r3, #2
 80010e0:	430a      	orrs	r2, r1
 80010e2:	3306      	adds	r3, #6
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	18c3      	adds	r3, r0, r3
 80010e8:	3304      	adds	r3, #4
 80010ea:	601a      	str	r2, [r3, #0]
}
 80010ec:	46c0      	nop			@ (mov r8, r8)
 80010ee:	46bd      	mov	sp, r7
 80010f0:	b003      	add	sp, #12
 80010f2:	bd90      	pop	{r4, r7, pc}
 80010f4:	e000e100 	.word	0xe000e100
 80010f8:	e000ed00 	.word	0xe000ed00

080010fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	1e5a      	subs	r2, r3, #1
 8001108:	2380      	movs	r3, #128	@ 0x80
 800110a:	045b      	lsls	r3, r3, #17
 800110c:	429a      	cmp	r2, r3
 800110e:	d301      	bcc.n	8001114 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001110:	2301      	movs	r3, #1
 8001112:	e010      	b.n	8001136 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001114:	4b0a      	ldr	r3, [pc, #40]	@ (8001140 <SysTick_Config+0x44>)
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	3a01      	subs	r2, #1
 800111a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800111c:	2301      	movs	r3, #1
 800111e:	425b      	negs	r3, r3
 8001120:	2103      	movs	r1, #3
 8001122:	0018      	movs	r0, r3
 8001124:	f7ff ff7c 	bl	8001020 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001128:	4b05      	ldr	r3, [pc, #20]	@ (8001140 <SysTick_Config+0x44>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800112e:	4b04      	ldr	r3, [pc, #16]	@ (8001140 <SysTick_Config+0x44>)
 8001130:	2207      	movs	r2, #7
 8001132:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001134:	2300      	movs	r3, #0
}
 8001136:	0018      	movs	r0, r3
 8001138:	46bd      	mov	sp, r7
 800113a:	b002      	add	sp, #8
 800113c:	bd80      	pop	{r7, pc}
 800113e:	46c0      	nop			@ (mov r8, r8)
 8001140:	e000e010 	.word	0xe000e010

08001144 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	60b9      	str	r1, [r7, #8]
 800114c:	607a      	str	r2, [r7, #4]
 800114e:	210f      	movs	r1, #15
 8001150:	187b      	adds	r3, r7, r1
 8001152:	1c02      	adds	r2, r0, #0
 8001154:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001156:	68ba      	ldr	r2, [r7, #8]
 8001158:	187b      	adds	r3, r7, r1
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b25b      	sxtb	r3, r3
 800115e:	0011      	movs	r1, r2
 8001160:	0018      	movs	r0, r3
 8001162:	f7ff ff5d 	bl	8001020 <__NVIC_SetPriority>
}
 8001166:	46c0      	nop			@ (mov r8, r8)
 8001168:	46bd      	mov	sp, r7
 800116a:	b004      	add	sp, #16
 800116c:	bd80      	pop	{r7, pc}

0800116e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800116e:	b580      	push	{r7, lr}
 8001170:	b082      	sub	sp, #8
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	0018      	movs	r0, r3
 800117a:	f7ff ffbf 	bl	80010fc <SysTick_Config>
 800117e:	0003      	movs	r3, r0
}
 8001180:	0018      	movs	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	b002      	add	sp, #8
 8001186:	bd80      	pop	{r7, pc}

08001188 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001192:	2300      	movs	r3, #0
 8001194:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001196:	e147      	b.n	8001428 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2101      	movs	r1, #1
 800119e:	697a      	ldr	r2, [r7, #20]
 80011a0:	4091      	lsls	r1, r2
 80011a2:	000a      	movs	r2, r1
 80011a4:	4013      	ands	r3, r2
 80011a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d100      	bne.n	80011b0 <HAL_GPIO_Init+0x28>
 80011ae:	e138      	b.n	8001422 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	2203      	movs	r2, #3
 80011b6:	4013      	ands	r3, r2
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d005      	beq.n	80011c8 <HAL_GPIO_Init+0x40>
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	2203      	movs	r2, #3
 80011c2:	4013      	ands	r3, r2
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d130      	bne.n	800122a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	2203      	movs	r2, #3
 80011d4:	409a      	lsls	r2, r3
 80011d6:	0013      	movs	r3, r2
 80011d8:	43da      	mvns	r2, r3
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	4013      	ands	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	68da      	ldr	r2, [r3, #12]
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	409a      	lsls	r2, r3
 80011ea:	0013      	movs	r3, r2
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011fe:	2201      	movs	r2, #1
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	409a      	lsls	r2, r3
 8001204:	0013      	movs	r3, r2
 8001206:	43da      	mvns	r2, r3
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	4013      	ands	r3, r2
 800120c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	091b      	lsrs	r3, r3, #4
 8001214:	2201      	movs	r2, #1
 8001216:	401a      	ands	r2, r3
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	409a      	lsls	r2, r3
 800121c:	0013      	movs	r3, r2
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	4313      	orrs	r3, r2
 8001222:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	2203      	movs	r2, #3
 8001230:	4013      	ands	r3, r2
 8001232:	2b03      	cmp	r3, #3
 8001234:	d017      	beq.n	8001266 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	68db      	ldr	r3, [r3, #12]
 800123a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	2203      	movs	r2, #3
 8001242:	409a      	lsls	r2, r3
 8001244:	0013      	movs	r3, r2
 8001246:	43da      	mvns	r2, r3
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	4013      	ands	r3, r2
 800124c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	689a      	ldr	r2, [r3, #8]
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	409a      	lsls	r2, r3
 8001258:	0013      	movs	r3, r2
 800125a:	693a      	ldr	r2, [r7, #16]
 800125c:	4313      	orrs	r3, r2
 800125e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	2203      	movs	r2, #3
 800126c:	4013      	ands	r3, r2
 800126e:	2b02      	cmp	r3, #2
 8001270:	d123      	bne.n	80012ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	08da      	lsrs	r2, r3, #3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3208      	adds	r2, #8
 800127a:	0092      	lsls	r2, r2, #2
 800127c:	58d3      	ldr	r3, [r2, r3]
 800127e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	2207      	movs	r2, #7
 8001284:	4013      	ands	r3, r2
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	220f      	movs	r2, #15
 800128a:	409a      	lsls	r2, r3
 800128c:	0013      	movs	r3, r2
 800128e:	43da      	mvns	r2, r3
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	4013      	ands	r3, r2
 8001294:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	691a      	ldr	r2, [r3, #16]
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	2107      	movs	r1, #7
 800129e:	400b      	ands	r3, r1
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	409a      	lsls	r2, r3
 80012a4:	0013      	movs	r3, r2
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	08da      	lsrs	r2, r3, #3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3208      	adds	r2, #8
 80012b4:	0092      	lsls	r2, r2, #2
 80012b6:	6939      	ldr	r1, [r7, #16]
 80012b8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	2203      	movs	r2, #3
 80012c6:	409a      	lsls	r2, r3
 80012c8:	0013      	movs	r3, r2
 80012ca:	43da      	mvns	r2, r3
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	4013      	ands	r3, r2
 80012d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	2203      	movs	r2, #3
 80012d8:	401a      	ands	r2, r3
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	409a      	lsls	r2, r3
 80012e0:	0013      	movs	r3, r2
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685a      	ldr	r2, [r3, #4]
 80012f2:	23c0      	movs	r3, #192	@ 0xc0
 80012f4:	029b      	lsls	r3, r3, #10
 80012f6:	4013      	ands	r3, r2
 80012f8:	d100      	bne.n	80012fc <HAL_GPIO_Init+0x174>
 80012fa:	e092      	b.n	8001422 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80012fc:	4a50      	ldr	r2, [pc, #320]	@ (8001440 <HAL_GPIO_Init+0x2b8>)
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	089b      	lsrs	r3, r3, #2
 8001302:	3318      	adds	r3, #24
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	589b      	ldr	r3, [r3, r2]
 8001308:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	2203      	movs	r2, #3
 800130e:	4013      	ands	r3, r2
 8001310:	00db      	lsls	r3, r3, #3
 8001312:	220f      	movs	r2, #15
 8001314:	409a      	lsls	r2, r3
 8001316:	0013      	movs	r3, r2
 8001318:	43da      	mvns	r2, r3
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	23a0      	movs	r3, #160	@ 0xa0
 8001324:	05db      	lsls	r3, r3, #23
 8001326:	429a      	cmp	r2, r3
 8001328:	d013      	beq.n	8001352 <HAL_GPIO_Init+0x1ca>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a45      	ldr	r2, [pc, #276]	@ (8001444 <HAL_GPIO_Init+0x2bc>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d00d      	beq.n	800134e <HAL_GPIO_Init+0x1c6>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a44      	ldr	r2, [pc, #272]	@ (8001448 <HAL_GPIO_Init+0x2c0>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d007      	beq.n	800134a <HAL_GPIO_Init+0x1c2>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a43      	ldr	r2, [pc, #268]	@ (800144c <HAL_GPIO_Init+0x2c4>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d101      	bne.n	8001346 <HAL_GPIO_Init+0x1be>
 8001342:	2303      	movs	r3, #3
 8001344:	e006      	b.n	8001354 <HAL_GPIO_Init+0x1cc>
 8001346:	2305      	movs	r3, #5
 8001348:	e004      	b.n	8001354 <HAL_GPIO_Init+0x1cc>
 800134a:	2302      	movs	r3, #2
 800134c:	e002      	b.n	8001354 <HAL_GPIO_Init+0x1cc>
 800134e:	2301      	movs	r3, #1
 8001350:	e000      	b.n	8001354 <HAL_GPIO_Init+0x1cc>
 8001352:	2300      	movs	r3, #0
 8001354:	697a      	ldr	r2, [r7, #20]
 8001356:	2103      	movs	r1, #3
 8001358:	400a      	ands	r2, r1
 800135a:	00d2      	lsls	r2, r2, #3
 800135c:	4093      	lsls	r3, r2
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	4313      	orrs	r3, r2
 8001362:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001364:	4936      	ldr	r1, [pc, #216]	@ (8001440 <HAL_GPIO_Init+0x2b8>)
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	089b      	lsrs	r3, r3, #2
 800136a:	3318      	adds	r3, #24
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001372:	4b33      	ldr	r3, [pc, #204]	@ (8001440 <HAL_GPIO_Init+0x2b8>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	43da      	mvns	r2, r3
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	4013      	ands	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685a      	ldr	r2, [r3, #4]
 8001386:	2380      	movs	r3, #128	@ 0x80
 8001388:	035b      	lsls	r3, r3, #13
 800138a:	4013      	ands	r3, r2
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4313      	orrs	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001396:	4b2a      	ldr	r3, [pc, #168]	@ (8001440 <HAL_GPIO_Init+0x2b8>)
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800139c:	4b28      	ldr	r3, [pc, #160]	@ (8001440 <HAL_GPIO_Init+0x2b8>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	43da      	mvns	r2, r3
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	4013      	ands	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685a      	ldr	r2, [r3, #4]
 80013b0:	2380      	movs	r3, #128	@ 0x80
 80013b2:	039b      	lsls	r3, r3, #14
 80013b4:	4013      	ands	r3, r2
 80013b6:	d003      	beq.n	80013c0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80013b8:	693a      	ldr	r2, [r7, #16]
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	4313      	orrs	r3, r2
 80013be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001440 <HAL_GPIO_Init+0x2b8>)
 80013c2:	693a      	ldr	r2, [r7, #16]
 80013c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80013c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001440 <HAL_GPIO_Init+0x2b8>)
 80013c8:	2384      	movs	r3, #132	@ 0x84
 80013ca:	58d3      	ldr	r3, [r2, r3]
 80013cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	43da      	mvns	r2, r3
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	4013      	ands	r3, r2
 80013d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	685a      	ldr	r2, [r3, #4]
 80013dc:	2380      	movs	r3, #128	@ 0x80
 80013de:	029b      	lsls	r3, r3, #10
 80013e0:	4013      	ands	r3, r2
 80013e2:	d003      	beq.n	80013ec <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80013e4:	693a      	ldr	r2, [r7, #16]
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013ec:	4914      	ldr	r1, [pc, #80]	@ (8001440 <HAL_GPIO_Init+0x2b8>)
 80013ee:	2284      	movs	r2, #132	@ 0x84
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80013f4:	4a12      	ldr	r2, [pc, #72]	@ (8001440 <HAL_GPIO_Init+0x2b8>)
 80013f6:	2380      	movs	r3, #128	@ 0x80
 80013f8:	58d3      	ldr	r3, [r2, r3]
 80013fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	43da      	mvns	r2, r3
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	4013      	ands	r3, r2
 8001404:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685a      	ldr	r2, [r3, #4]
 800140a:	2380      	movs	r3, #128	@ 0x80
 800140c:	025b      	lsls	r3, r3, #9
 800140e:	4013      	ands	r3, r2
 8001410:	d003      	beq.n	800141a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	4313      	orrs	r3, r2
 8001418:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800141a:	4909      	ldr	r1, [pc, #36]	@ (8001440 <HAL_GPIO_Init+0x2b8>)
 800141c:	2280      	movs	r2, #128	@ 0x80
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	3301      	adds	r3, #1
 8001426:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	40da      	lsrs	r2, r3
 8001430:	1e13      	subs	r3, r2, #0
 8001432:	d000      	beq.n	8001436 <HAL_GPIO_Init+0x2ae>
 8001434:	e6b0      	b.n	8001198 <HAL_GPIO_Init+0x10>
  }
}
 8001436:	46c0      	nop			@ (mov r8, r8)
 8001438:	46c0      	nop			@ (mov r8, r8)
 800143a:	46bd      	mov	sp, r7
 800143c:	b006      	add	sp, #24
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40021800 	.word	0x40021800
 8001444:	50000400 	.word	0x50000400
 8001448:	50000800 	.word	0x50000800
 800144c:	50000c00 	.word	0x50000c00

08001450 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	0008      	movs	r0, r1
 800145a:	0011      	movs	r1, r2
 800145c:	1cbb      	adds	r3, r7, #2
 800145e:	1c02      	adds	r2, r0, #0
 8001460:	801a      	strh	r2, [r3, #0]
 8001462:	1c7b      	adds	r3, r7, #1
 8001464:	1c0a      	adds	r2, r1, #0
 8001466:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001468:	1c7b      	adds	r3, r7, #1
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d004      	beq.n	800147a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001470:	1cbb      	adds	r3, r7, #2
 8001472:	881a      	ldrh	r2, [r3, #0]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001478:	e003      	b.n	8001482 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800147a:	1cbb      	adds	r3, r7, #2
 800147c:	881a      	ldrh	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001482:	46c0      	nop			@ (mov r8, r8)
 8001484:	46bd      	mov	sp, r7
 8001486:	b002      	add	sp, #8
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b084      	sub	sp, #16
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
 8001492:	000a      	movs	r2, r1
 8001494:	1cbb      	adds	r3, r7, #2
 8001496:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	695b      	ldr	r3, [r3, #20]
 800149c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800149e:	1cbb      	adds	r3, r7, #2
 80014a0:	881b      	ldrh	r3, [r3, #0]
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	4013      	ands	r3, r2
 80014a6:	041a      	lsls	r2, r3, #16
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	43db      	mvns	r3, r3
 80014ac:	1cb9      	adds	r1, r7, #2
 80014ae:	8809      	ldrh	r1, [r1, #0]
 80014b0:	400b      	ands	r3, r1
 80014b2:	431a      	orrs	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	619a      	str	r2, [r3, #24]
}
 80014b8:	46c0      	nop			@ (mov r8, r8)
 80014ba:	46bd      	mov	sp, r7
 80014bc:	b004      	add	sp, #16
 80014be:	bd80      	pop	{r7, pc}

080014c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80014c8:	4b19      	ldr	r3, [pc, #100]	@ (8001530 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a19      	ldr	r2, [pc, #100]	@ (8001534 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80014ce:	4013      	ands	r3, r2
 80014d0:	0019      	movs	r1, r3
 80014d2:	4b17      	ldr	r3, [pc, #92]	@ (8001530 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	430a      	orrs	r2, r1
 80014d8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	2380      	movs	r3, #128	@ 0x80
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d11f      	bne.n	8001524 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80014e4:	4b14      	ldr	r3, [pc, #80]	@ (8001538 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	0013      	movs	r3, r2
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	189b      	adds	r3, r3, r2
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4912      	ldr	r1, [pc, #72]	@ (800153c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80014f2:	0018      	movs	r0, r3
 80014f4:	f7fe fe06 	bl	8000104 <__udivsi3>
 80014f8:	0003      	movs	r3, r0
 80014fa:	3301      	adds	r3, #1
 80014fc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014fe:	e008      	b.n	8001512 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d003      	beq.n	800150e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	3b01      	subs	r3, #1
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	e001      	b.n	8001512 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e009      	b.n	8001526 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001512:	4b07      	ldr	r3, [pc, #28]	@ (8001530 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001514:	695a      	ldr	r2, [r3, #20]
 8001516:	2380      	movs	r3, #128	@ 0x80
 8001518:	00db      	lsls	r3, r3, #3
 800151a:	401a      	ands	r2, r3
 800151c:	2380      	movs	r3, #128	@ 0x80
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	429a      	cmp	r2, r3
 8001522:	d0ed      	beq.n	8001500 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001524:	2300      	movs	r3, #0
}
 8001526:	0018      	movs	r0, r3
 8001528:	46bd      	mov	sp, r7
 800152a:	b004      	add	sp, #16
 800152c:	bd80      	pop	{r7, pc}
 800152e:	46c0      	nop			@ (mov r8, r8)
 8001530:	40007000 	.word	0x40007000
 8001534:	fffff9ff 	.word	0xfffff9ff
 8001538:	20000000 	.word	0x20000000
 800153c:	000f4240 	.word	0x000f4240

08001540 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b088      	sub	sp, #32
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e2fe      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2201      	movs	r2, #1
 8001558:	4013      	ands	r3, r2
 800155a:	d100      	bne.n	800155e <HAL_RCC_OscConfig+0x1e>
 800155c:	e07c      	b.n	8001658 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800155e:	4bc3      	ldr	r3, [pc, #780]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	2238      	movs	r2, #56	@ 0x38
 8001564:	4013      	ands	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001568:	4bc0      	ldr	r3, [pc, #768]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	2203      	movs	r2, #3
 800156e:	4013      	ands	r3, r2
 8001570:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	2b10      	cmp	r3, #16
 8001576:	d102      	bne.n	800157e <HAL_RCC_OscConfig+0x3e>
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	2b03      	cmp	r3, #3
 800157c:	d002      	beq.n	8001584 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	2b08      	cmp	r3, #8
 8001582:	d10b      	bne.n	800159c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001584:	4bb9      	ldr	r3, [pc, #740]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	2380      	movs	r3, #128	@ 0x80
 800158a:	029b      	lsls	r3, r3, #10
 800158c:	4013      	ands	r3, r2
 800158e:	d062      	beq.n	8001656 <HAL_RCC_OscConfig+0x116>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d15e      	bne.n	8001656 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	e2d9      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685a      	ldr	r2, [r3, #4]
 80015a0:	2380      	movs	r3, #128	@ 0x80
 80015a2:	025b      	lsls	r3, r3, #9
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d107      	bne.n	80015b8 <HAL_RCC_OscConfig+0x78>
 80015a8:	4bb0      	ldr	r3, [pc, #704]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4baf      	ldr	r3, [pc, #700]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80015ae:	2180      	movs	r1, #128	@ 0x80
 80015b0:	0249      	lsls	r1, r1, #9
 80015b2:	430a      	orrs	r2, r1
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	e020      	b.n	80015fa <HAL_RCC_OscConfig+0xba>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685a      	ldr	r2, [r3, #4]
 80015bc:	23a0      	movs	r3, #160	@ 0xa0
 80015be:	02db      	lsls	r3, r3, #11
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d10e      	bne.n	80015e2 <HAL_RCC_OscConfig+0xa2>
 80015c4:	4ba9      	ldr	r3, [pc, #676]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4ba8      	ldr	r3, [pc, #672]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80015ca:	2180      	movs	r1, #128	@ 0x80
 80015cc:	02c9      	lsls	r1, r1, #11
 80015ce:	430a      	orrs	r2, r1
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	4ba6      	ldr	r3, [pc, #664]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	4ba5      	ldr	r3, [pc, #660]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80015d8:	2180      	movs	r1, #128	@ 0x80
 80015da:	0249      	lsls	r1, r1, #9
 80015dc:	430a      	orrs	r2, r1
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	e00b      	b.n	80015fa <HAL_RCC_OscConfig+0xba>
 80015e2:	4ba2      	ldr	r3, [pc, #648]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	4ba1      	ldr	r3, [pc, #644]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80015e8:	49a1      	ldr	r1, [pc, #644]	@ (8001870 <HAL_RCC_OscConfig+0x330>)
 80015ea:	400a      	ands	r2, r1
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	4b9f      	ldr	r3, [pc, #636]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	4b9e      	ldr	r3, [pc, #632]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80015f4:	499f      	ldr	r1, [pc, #636]	@ (8001874 <HAL_RCC_OscConfig+0x334>)
 80015f6:	400a      	ands	r2, r1
 80015f8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d014      	beq.n	800162c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001602:	f7ff fcdf 	bl	8000fc4 <HAL_GetTick>
 8001606:	0003      	movs	r3, r0
 8001608:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800160c:	f7ff fcda 	bl	8000fc4 <HAL_GetTick>
 8001610:	0002      	movs	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b64      	cmp	r3, #100	@ 0x64
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e298      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800161e:	4b93      	ldr	r3, [pc, #588]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	2380      	movs	r3, #128	@ 0x80
 8001624:	029b      	lsls	r3, r3, #10
 8001626:	4013      	ands	r3, r2
 8001628:	d0f0      	beq.n	800160c <HAL_RCC_OscConfig+0xcc>
 800162a:	e015      	b.n	8001658 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162c:	f7ff fcca 	bl	8000fc4 <HAL_GetTick>
 8001630:	0003      	movs	r3, r0
 8001632:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001636:	f7ff fcc5 	bl	8000fc4 <HAL_GetTick>
 800163a:	0002      	movs	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b64      	cmp	r3, #100	@ 0x64
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e283      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001648:	4b88      	ldr	r3, [pc, #544]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	2380      	movs	r3, #128	@ 0x80
 800164e:	029b      	lsls	r3, r3, #10
 8001650:	4013      	ands	r3, r2
 8001652:	d1f0      	bne.n	8001636 <HAL_RCC_OscConfig+0xf6>
 8001654:	e000      	b.n	8001658 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001656:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2202      	movs	r2, #2
 800165e:	4013      	ands	r3, r2
 8001660:	d100      	bne.n	8001664 <HAL_RCC_OscConfig+0x124>
 8001662:	e099      	b.n	8001798 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001664:	4b81      	ldr	r3, [pc, #516]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	2238      	movs	r2, #56	@ 0x38
 800166a:	4013      	ands	r3, r2
 800166c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800166e:	4b7f      	ldr	r3, [pc, #508]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	2203      	movs	r2, #3
 8001674:	4013      	ands	r3, r2
 8001676:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	2b10      	cmp	r3, #16
 800167c:	d102      	bne.n	8001684 <HAL_RCC_OscConfig+0x144>
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	2b02      	cmp	r3, #2
 8001682:	d002      	beq.n	800168a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d135      	bne.n	80016f6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800168a:	4b78      	ldr	r3, [pc, #480]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	2380      	movs	r3, #128	@ 0x80
 8001690:	00db      	lsls	r3, r3, #3
 8001692:	4013      	ands	r3, r2
 8001694:	d005      	beq.n	80016a2 <HAL_RCC_OscConfig+0x162>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e256      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016a2:	4b72      	ldr	r3, [pc, #456]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	4a74      	ldr	r2, [pc, #464]	@ (8001878 <HAL_RCC_OscConfig+0x338>)
 80016a8:	4013      	ands	r3, r2
 80016aa:	0019      	movs	r1, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	695b      	ldr	r3, [r3, #20]
 80016b0:	021a      	lsls	r2, r3, #8
 80016b2:	4b6e      	ldr	r3, [pc, #440]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80016b4:	430a      	orrs	r2, r1
 80016b6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d112      	bne.n	80016e4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016be:	4b6b      	ldr	r3, [pc, #428]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a6e      	ldr	r2, [pc, #440]	@ (800187c <HAL_RCC_OscConfig+0x33c>)
 80016c4:	4013      	ands	r3, r2
 80016c6:	0019      	movs	r1, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	691a      	ldr	r2, [r3, #16]
 80016cc:	4b67      	ldr	r3, [pc, #412]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80016ce:	430a      	orrs	r2, r1
 80016d0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80016d2:	4b66      	ldr	r3, [pc, #408]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	0adb      	lsrs	r3, r3, #11
 80016d8:	2207      	movs	r2, #7
 80016da:	4013      	ands	r3, r2
 80016dc:	4a68      	ldr	r2, [pc, #416]	@ (8001880 <HAL_RCC_OscConfig+0x340>)
 80016de:	40da      	lsrs	r2, r3
 80016e0:	4b68      	ldr	r3, [pc, #416]	@ (8001884 <HAL_RCC_OscConfig+0x344>)
 80016e2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80016e4:	4b68      	ldr	r3, [pc, #416]	@ (8001888 <HAL_RCC_OscConfig+0x348>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	0018      	movs	r0, r3
 80016ea:	f7ff fc0f 	bl	8000f0c <HAL_InitTick>
 80016ee:	1e03      	subs	r3, r0, #0
 80016f0:	d051      	beq.n	8001796 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e22c      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d030      	beq.n	8001760 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80016fe:	4b5b      	ldr	r3, [pc, #364]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a5e      	ldr	r2, [pc, #376]	@ (800187c <HAL_RCC_OscConfig+0x33c>)
 8001704:	4013      	ands	r3, r2
 8001706:	0019      	movs	r1, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	691a      	ldr	r2, [r3, #16]
 800170c:	4b57      	ldr	r3, [pc, #348]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 800170e:	430a      	orrs	r2, r1
 8001710:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001712:	4b56      	ldr	r3, [pc, #344]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	4b55      	ldr	r3, [pc, #340]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001718:	2180      	movs	r1, #128	@ 0x80
 800171a:	0049      	lsls	r1, r1, #1
 800171c:	430a      	orrs	r2, r1
 800171e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001720:	f7ff fc50 	bl	8000fc4 <HAL_GetTick>
 8001724:	0003      	movs	r3, r0
 8001726:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001728:	e008      	b.n	800173c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800172a:	f7ff fc4b 	bl	8000fc4 <HAL_GetTick>
 800172e:	0002      	movs	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e209      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800173c:	4b4b      	ldr	r3, [pc, #300]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	2380      	movs	r3, #128	@ 0x80
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	4013      	ands	r3, r2
 8001746:	d0f0      	beq.n	800172a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001748:	4b48      	ldr	r3, [pc, #288]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	4a4a      	ldr	r2, [pc, #296]	@ (8001878 <HAL_RCC_OscConfig+0x338>)
 800174e:	4013      	ands	r3, r2
 8001750:	0019      	movs	r1, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	695b      	ldr	r3, [r3, #20]
 8001756:	021a      	lsls	r2, r3, #8
 8001758:	4b44      	ldr	r3, [pc, #272]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 800175a:	430a      	orrs	r2, r1
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	e01b      	b.n	8001798 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001760:	4b42      	ldr	r3, [pc, #264]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b41      	ldr	r3, [pc, #260]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001766:	4949      	ldr	r1, [pc, #292]	@ (800188c <HAL_RCC_OscConfig+0x34c>)
 8001768:	400a      	ands	r2, r1
 800176a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800176c:	f7ff fc2a 	bl	8000fc4 <HAL_GetTick>
 8001770:	0003      	movs	r3, r0
 8001772:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001774:	e008      	b.n	8001788 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001776:	f7ff fc25 	bl	8000fc4 <HAL_GetTick>
 800177a:	0002      	movs	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e1e3      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001788:	4b38      	ldr	r3, [pc, #224]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	2380      	movs	r3, #128	@ 0x80
 800178e:	00db      	lsls	r3, r3, #3
 8001790:	4013      	ands	r3, r2
 8001792:	d1f0      	bne.n	8001776 <HAL_RCC_OscConfig+0x236>
 8001794:	e000      	b.n	8001798 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001796:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2208      	movs	r2, #8
 800179e:	4013      	ands	r3, r2
 80017a0:	d047      	beq.n	8001832 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80017a2:	4b32      	ldr	r3, [pc, #200]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	2238      	movs	r2, #56	@ 0x38
 80017a8:	4013      	ands	r3, r2
 80017aa:	2b18      	cmp	r3, #24
 80017ac:	d10a      	bne.n	80017c4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80017ae:	4b2f      	ldr	r3, [pc, #188]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80017b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b2:	2202      	movs	r2, #2
 80017b4:	4013      	ands	r3, r2
 80017b6:	d03c      	beq.n	8001832 <HAL_RCC_OscConfig+0x2f2>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d138      	bne.n	8001832 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e1c5      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d019      	beq.n	8001800 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80017cc:	4b27      	ldr	r3, [pc, #156]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80017ce:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80017d0:	4b26      	ldr	r3, [pc, #152]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80017d2:	2101      	movs	r1, #1
 80017d4:	430a      	orrs	r2, r1
 80017d6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d8:	f7ff fbf4 	bl	8000fc4 <HAL_GetTick>
 80017dc:	0003      	movs	r3, r0
 80017de:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017e0:	e008      	b.n	80017f4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017e2:	f7ff fbef 	bl	8000fc4 <HAL_GetTick>
 80017e6:	0002      	movs	r2, r0
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e1ad      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017f4:	4b1d      	ldr	r3, [pc, #116]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 80017f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017f8:	2202      	movs	r2, #2
 80017fa:	4013      	ands	r3, r2
 80017fc:	d0f1      	beq.n	80017e2 <HAL_RCC_OscConfig+0x2a2>
 80017fe:	e018      	b.n	8001832 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001800:	4b1a      	ldr	r3, [pc, #104]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001802:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001804:	4b19      	ldr	r3, [pc, #100]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001806:	2101      	movs	r1, #1
 8001808:	438a      	bics	r2, r1
 800180a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800180c:	f7ff fbda 	bl	8000fc4 <HAL_GetTick>
 8001810:	0003      	movs	r3, r0
 8001812:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001814:	e008      	b.n	8001828 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001816:	f7ff fbd5 	bl	8000fc4 <HAL_GetTick>
 800181a:	0002      	movs	r2, r0
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d901      	bls.n	8001828 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e193      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001828:	4b10      	ldr	r3, [pc, #64]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 800182a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800182c:	2202      	movs	r2, #2
 800182e:	4013      	ands	r3, r2
 8001830:	d1f1      	bne.n	8001816 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2204      	movs	r2, #4
 8001838:	4013      	ands	r3, r2
 800183a:	d100      	bne.n	800183e <HAL_RCC_OscConfig+0x2fe>
 800183c:	e0c6      	b.n	80019cc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800183e:	231f      	movs	r3, #31
 8001840:	18fb      	adds	r3, r7, r3
 8001842:	2200      	movs	r2, #0
 8001844:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001846:	4b09      	ldr	r3, [pc, #36]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	2238      	movs	r2, #56	@ 0x38
 800184c:	4013      	ands	r3, r2
 800184e:	2b20      	cmp	r3, #32
 8001850:	d11e      	bne.n	8001890 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001852:	4b06      	ldr	r3, [pc, #24]	@ (800186c <HAL_RCC_OscConfig+0x32c>)
 8001854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001856:	2202      	movs	r2, #2
 8001858:	4013      	ands	r3, r2
 800185a:	d100      	bne.n	800185e <HAL_RCC_OscConfig+0x31e>
 800185c:	e0b6      	b.n	80019cc <HAL_RCC_OscConfig+0x48c>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d000      	beq.n	8001868 <HAL_RCC_OscConfig+0x328>
 8001866:	e0b1      	b.n	80019cc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e171      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
 800186c:	40021000 	.word	0x40021000
 8001870:	fffeffff 	.word	0xfffeffff
 8001874:	fffbffff 	.word	0xfffbffff
 8001878:	ffff80ff 	.word	0xffff80ff
 800187c:	ffffc7ff 	.word	0xffffc7ff
 8001880:	00f42400 	.word	0x00f42400
 8001884:	20000000 	.word	0x20000000
 8001888:	20000004 	.word	0x20000004
 800188c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001890:	4bb1      	ldr	r3, [pc, #708]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001892:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001894:	2380      	movs	r3, #128	@ 0x80
 8001896:	055b      	lsls	r3, r3, #21
 8001898:	4013      	ands	r3, r2
 800189a:	d101      	bne.n	80018a0 <HAL_RCC_OscConfig+0x360>
 800189c:	2301      	movs	r3, #1
 800189e:	e000      	b.n	80018a2 <HAL_RCC_OscConfig+0x362>
 80018a0:	2300      	movs	r3, #0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d011      	beq.n	80018ca <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80018a6:	4bac      	ldr	r3, [pc, #688]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 80018a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80018aa:	4bab      	ldr	r3, [pc, #684]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 80018ac:	2180      	movs	r1, #128	@ 0x80
 80018ae:	0549      	lsls	r1, r1, #21
 80018b0:	430a      	orrs	r2, r1
 80018b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80018b4:	4ba8      	ldr	r3, [pc, #672]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 80018b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80018b8:	2380      	movs	r3, #128	@ 0x80
 80018ba:	055b      	lsls	r3, r3, #21
 80018bc:	4013      	ands	r3, r2
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80018c2:	231f      	movs	r3, #31
 80018c4:	18fb      	adds	r3, r7, r3
 80018c6:	2201      	movs	r2, #1
 80018c8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018ca:	4ba4      	ldr	r3, [pc, #656]	@ (8001b5c <HAL_RCC_OscConfig+0x61c>)
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	2380      	movs	r3, #128	@ 0x80
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	4013      	ands	r3, r2
 80018d4:	d11a      	bne.n	800190c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018d6:	4ba1      	ldr	r3, [pc, #644]	@ (8001b5c <HAL_RCC_OscConfig+0x61c>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	4ba0      	ldr	r3, [pc, #640]	@ (8001b5c <HAL_RCC_OscConfig+0x61c>)
 80018dc:	2180      	movs	r1, #128	@ 0x80
 80018de:	0049      	lsls	r1, r1, #1
 80018e0:	430a      	orrs	r2, r1
 80018e2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80018e4:	f7ff fb6e 	bl	8000fc4 <HAL_GetTick>
 80018e8:	0003      	movs	r3, r0
 80018ea:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018ec:	e008      	b.n	8001900 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ee:	f7ff fb69 	bl	8000fc4 <HAL_GetTick>
 80018f2:	0002      	movs	r2, r0
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	1ad3      	subs	r3, r2, r3
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d901      	bls.n	8001900 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e127      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001900:	4b96      	ldr	r3, [pc, #600]	@ (8001b5c <HAL_RCC_OscConfig+0x61c>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	2380      	movs	r3, #128	@ 0x80
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	4013      	ands	r3, r2
 800190a:	d0f0      	beq.n	80018ee <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d106      	bne.n	8001922 <HAL_RCC_OscConfig+0x3e2>
 8001914:	4b90      	ldr	r3, [pc, #576]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001916:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001918:	4b8f      	ldr	r3, [pc, #572]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 800191a:	2101      	movs	r1, #1
 800191c:	430a      	orrs	r2, r1
 800191e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001920:	e01c      	b.n	800195c <HAL_RCC_OscConfig+0x41c>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	2b05      	cmp	r3, #5
 8001928:	d10c      	bne.n	8001944 <HAL_RCC_OscConfig+0x404>
 800192a:	4b8b      	ldr	r3, [pc, #556]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 800192c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800192e:	4b8a      	ldr	r3, [pc, #552]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001930:	2104      	movs	r1, #4
 8001932:	430a      	orrs	r2, r1
 8001934:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001936:	4b88      	ldr	r3, [pc, #544]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001938:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800193a:	4b87      	ldr	r3, [pc, #540]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 800193c:	2101      	movs	r1, #1
 800193e:	430a      	orrs	r2, r1
 8001940:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001942:	e00b      	b.n	800195c <HAL_RCC_OscConfig+0x41c>
 8001944:	4b84      	ldr	r3, [pc, #528]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001946:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001948:	4b83      	ldr	r3, [pc, #524]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 800194a:	2101      	movs	r1, #1
 800194c:	438a      	bics	r2, r1
 800194e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001950:	4b81      	ldr	r3, [pc, #516]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001952:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001954:	4b80      	ldr	r3, [pc, #512]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001956:	2104      	movs	r1, #4
 8001958:	438a      	bics	r2, r1
 800195a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d014      	beq.n	800198e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001964:	f7ff fb2e 	bl	8000fc4 <HAL_GetTick>
 8001968:	0003      	movs	r3, r0
 800196a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800196c:	e009      	b.n	8001982 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800196e:	f7ff fb29 	bl	8000fc4 <HAL_GetTick>
 8001972:	0002      	movs	r2, r0
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	4a79      	ldr	r2, [pc, #484]	@ (8001b60 <HAL_RCC_OscConfig+0x620>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e0e6      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001982:	4b75      	ldr	r3, [pc, #468]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001986:	2202      	movs	r2, #2
 8001988:	4013      	ands	r3, r2
 800198a:	d0f0      	beq.n	800196e <HAL_RCC_OscConfig+0x42e>
 800198c:	e013      	b.n	80019b6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800198e:	f7ff fb19 	bl	8000fc4 <HAL_GetTick>
 8001992:	0003      	movs	r3, r0
 8001994:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001996:	e009      	b.n	80019ac <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001998:	f7ff fb14 	bl	8000fc4 <HAL_GetTick>
 800199c:	0002      	movs	r2, r0
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	4a6f      	ldr	r2, [pc, #444]	@ (8001b60 <HAL_RCC_OscConfig+0x620>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e0d1      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80019ac:	4b6a      	ldr	r3, [pc, #424]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 80019ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019b0:	2202      	movs	r2, #2
 80019b2:	4013      	ands	r3, r2
 80019b4:	d1f0      	bne.n	8001998 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80019b6:	231f      	movs	r3, #31
 80019b8:	18fb      	adds	r3, r7, r3
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d105      	bne.n	80019cc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80019c0:	4b65      	ldr	r3, [pc, #404]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 80019c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80019c4:	4b64      	ldr	r3, [pc, #400]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 80019c6:	4967      	ldr	r1, [pc, #412]	@ (8001b64 <HAL_RCC_OscConfig+0x624>)
 80019c8:	400a      	ands	r2, r1
 80019ca:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	69db      	ldr	r3, [r3, #28]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d100      	bne.n	80019d6 <HAL_RCC_OscConfig+0x496>
 80019d4:	e0bb      	b.n	8001b4e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019d6:	4b60      	ldr	r3, [pc, #384]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	2238      	movs	r2, #56	@ 0x38
 80019dc:	4013      	ands	r3, r2
 80019de:	2b10      	cmp	r3, #16
 80019e0:	d100      	bne.n	80019e4 <HAL_RCC_OscConfig+0x4a4>
 80019e2:	e07b      	b.n	8001adc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d156      	bne.n	8001a9a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ec:	4b5a      	ldr	r3, [pc, #360]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	4b59      	ldr	r3, [pc, #356]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 80019f2:	495d      	ldr	r1, [pc, #372]	@ (8001b68 <HAL_RCC_OscConfig+0x628>)
 80019f4:	400a      	ands	r2, r1
 80019f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f8:	f7ff fae4 	bl	8000fc4 <HAL_GetTick>
 80019fc:	0003      	movs	r3, r0
 80019fe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a02:	f7ff fadf 	bl	8000fc4 <HAL_GetTick>
 8001a06:	0002      	movs	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e09d      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a14:	4b50      	ldr	r3, [pc, #320]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	2380      	movs	r3, #128	@ 0x80
 8001a1a:	049b      	lsls	r3, r3, #18
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	d1f0      	bne.n	8001a02 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a20:	4b4d      	ldr	r3, [pc, #308]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	4a51      	ldr	r2, [pc, #324]	@ (8001b6c <HAL_RCC_OscConfig+0x62c>)
 8001a26:	4013      	ands	r3, r2
 8001a28:	0019      	movs	r1, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a1a      	ldr	r2, [r3, #32]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a32:	431a      	orrs	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a38:	021b      	lsls	r3, r3, #8
 8001a3a:	431a      	orrs	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a40:	431a      	orrs	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	431a      	orrs	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a4c:	431a      	orrs	r2, r3
 8001a4e:	4b42      	ldr	r3, [pc, #264]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001a50:	430a      	orrs	r2, r1
 8001a52:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a54:	4b40      	ldr	r3, [pc, #256]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	4b3f      	ldr	r3, [pc, #252]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001a5a:	2180      	movs	r1, #128	@ 0x80
 8001a5c:	0449      	lsls	r1, r1, #17
 8001a5e:	430a      	orrs	r2, r1
 8001a60:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001a62:	4b3d      	ldr	r3, [pc, #244]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001a64:	68da      	ldr	r2, [r3, #12]
 8001a66:	4b3c      	ldr	r3, [pc, #240]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001a68:	2180      	movs	r1, #128	@ 0x80
 8001a6a:	0549      	lsls	r1, r1, #21
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a70:	f7ff faa8 	bl	8000fc4 <HAL_GetTick>
 8001a74:	0003      	movs	r3, r0
 8001a76:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a78:	e008      	b.n	8001a8c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a7a:	f7ff faa3 	bl	8000fc4 <HAL_GetTick>
 8001a7e:	0002      	movs	r2, r0
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d901      	bls.n	8001a8c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e061      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a8c:	4b32      	ldr	r3, [pc, #200]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	2380      	movs	r3, #128	@ 0x80
 8001a92:	049b      	lsls	r3, r3, #18
 8001a94:	4013      	ands	r3, r2
 8001a96:	d0f0      	beq.n	8001a7a <HAL_RCC_OscConfig+0x53a>
 8001a98:	e059      	b.n	8001b4e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	4b2e      	ldr	r3, [pc, #184]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001aa0:	4931      	ldr	r1, [pc, #196]	@ (8001b68 <HAL_RCC_OscConfig+0x628>)
 8001aa2:	400a      	ands	r2, r1
 8001aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa6:	f7ff fa8d 	bl	8000fc4 <HAL_GetTick>
 8001aaa:	0003      	movs	r3, r0
 8001aac:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001aae:	e008      	b.n	8001ac2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ab0:	f7ff fa88 	bl	8000fc4 <HAL_GetTick>
 8001ab4:	0002      	movs	r2, r0
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e046      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ac2:	4b25      	ldr	r3, [pc, #148]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	2380      	movs	r3, #128	@ 0x80
 8001ac8:	049b      	lsls	r3, r3, #18
 8001aca:	4013      	ands	r3, r2
 8001acc:	d1f0      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001ace:	4b22      	ldr	r3, [pc, #136]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001ad0:	68da      	ldr	r2, [r3, #12]
 8001ad2:	4b21      	ldr	r3, [pc, #132]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001ad4:	4926      	ldr	r1, [pc, #152]	@ (8001b70 <HAL_RCC_OscConfig+0x630>)
 8001ad6:	400a      	ands	r2, r1
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	e038      	b.n	8001b4e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	69db      	ldr	r3, [r3, #28]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d101      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e033      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b58 <HAL_RCC_OscConfig+0x618>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	2203      	movs	r2, #3
 8001af2:	401a      	ands	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6a1b      	ldr	r3, [r3, #32]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d126      	bne.n	8001b4a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	2270      	movs	r2, #112	@ 0x70
 8001b00:	401a      	ands	r2, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d11f      	bne.n	8001b4a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b0a:	697a      	ldr	r2, [r7, #20]
 8001b0c:	23fe      	movs	r3, #254	@ 0xfe
 8001b0e:	01db      	lsls	r3, r3, #7
 8001b10:	401a      	ands	r2, r3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b16:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d116      	bne.n	8001b4a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b1c:	697a      	ldr	r2, [r7, #20]
 8001b1e:	23f8      	movs	r3, #248	@ 0xf8
 8001b20:	039b      	lsls	r3, r3, #14
 8001b22:	401a      	ands	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d10e      	bne.n	8001b4a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001b2c:	697a      	ldr	r2, [r7, #20]
 8001b2e:	23e0      	movs	r3, #224	@ 0xe0
 8001b30:	051b      	lsls	r3, r3, #20
 8001b32:	401a      	ands	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d106      	bne.n	8001b4a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	0f5b      	lsrs	r3, r3, #29
 8001b40:	075a      	lsls	r2, r3, #29
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d001      	beq.n	8001b4e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e000      	b.n	8001b50 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	0018      	movs	r0, r3
 8001b52:	46bd      	mov	sp, r7
 8001b54:	b008      	add	sp, #32
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	40007000 	.word	0x40007000
 8001b60:	00001388 	.word	0x00001388
 8001b64:	efffffff 	.word	0xefffffff
 8001b68:	feffffff 	.word	0xfeffffff
 8001b6c:	11c1808c 	.word	0x11c1808c
 8001b70:	eefefffc 	.word	0xeefefffc

08001b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e0e9      	b.n	8001d5c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b88:	4b76      	ldr	r3, [pc, #472]	@ (8001d64 <HAL_RCC_ClockConfig+0x1f0>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2207      	movs	r2, #7
 8001b8e:	4013      	ands	r3, r2
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d91e      	bls.n	8001bd4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b96:	4b73      	ldr	r3, [pc, #460]	@ (8001d64 <HAL_RCC_ClockConfig+0x1f0>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2207      	movs	r2, #7
 8001b9c:	4393      	bics	r3, r2
 8001b9e:	0019      	movs	r1, r3
 8001ba0:	4b70      	ldr	r3, [pc, #448]	@ (8001d64 <HAL_RCC_ClockConfig+0x1f0>)
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ba8:	f7ff fa0c 	bl	8000fc4 <HAL_GetTick>
 8001bac:	0003      	movs	r3, r0
 8001bae:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001bb0:	e009      	b.n	8001bc6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bb2:	f7ff fa07 	bl	8000fc4 <HAL_GetTick>
 8001bb6:	0002      	movs	r2, r0
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	4a6a      	ldr	r2, [pc, #424]	@ (8001d68 <HAL_RCC_ClockConfig+0x1f4>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e0ca      	b.n	8001d5c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001bc6:	4b67      	ldr	r3, [pc, #412]	@ (8001d64 <HAL_RCC_ClockConfig+0x1f0>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2207      	movs	r2, #7
 8001bcc:	4013      	ands	r3, r2
 8001bce:	683a      	ldr	r2, [r7, #0]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d1ee      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2202      	movs	r2, #2
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d015      	beq.n	8001c0a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2204      	movs	r2, #4
 8001be4:	4013      	ands	r3, r2
 8001be6:	d006      	beq.n	8001bf6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001be8:	4b60      	ldr	r3, [pc, #384]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001bea:	689a      	ldr	r2, [r3, #8]
 8001bec:	4b5f      	ldr	r3, [pc, #380]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001bee:	21e0      	movs	r1, #224	@ 0xe0
 8001bf0:	01c9      	lsls	r1, r1, #7
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bf6:	4b5d      	ldr	r3, [pc, #372]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	4a5d      	ldr	r2, [pc, #372]	@ (8001d70 <HAL_RCC_ClockConfig+0x1fc>)
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	0019      	movs	r1, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	4b59      	ldr	r3, [pc, #356]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001c06:	430a      	orrs	r2, r1
 8001c08:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	4013      	ands	r3, r2
 8001c12:	d057      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d107      	bne.n	8001c2c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c1c:	4b53      	ldr	r3, [pc, #332]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	2380      	movs	r3, #128	@ 0x80
 8001c22:	029b      	lsls	r3, r3, #10
 8001c24:	4013      	ands	r3, r2
 8001c26:	d12b      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e097      	b.n	8001d5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d107      	bne.n	8001c44 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c34:	4b4d      	ldr	r3, [pc, #308]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	2380      	movs	r3, #128	@ 0x80
 8001c3a:	049b      	lsls	r3, r3, #18
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d11f      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e08b      	b.n	8001d5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d107      	bne.n	8001c5c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c4c:	4b47      	ldr	r3, [pc, #284]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	2380      	movs	r3, #128	@ 0x80
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	4013      	ands	r3, r2
 8001c56:	d113      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e07f      	b.n	8001d5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b03      	cmp	r3, #3
 8001c62:	d106      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c64:	4b41      	ldr	r3, [pc, #260]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c68:	2202      	movs	r2, #2
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d108      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e074      	b.n	8001d5c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c72:	4b3e      	ldr	r3, [pc, #248]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001c74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c76:	2202      	movs	r2, #2
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d101      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e06d      	b.n	8001d5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c80:	4b3a      	ldr	r3, [pc, #232]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	2207      	movs	r2, #7
 8001c86:	4393      	bics	r3, r2
 8001c88:	0019      	movs	r1, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685a      	ldr	r2, [r3, #4]
 8001c8e:	4b37      	ldr	r3, [pc, #220]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001c90:	430a      	orrs	r2, r1
 8001c92:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c94:	f7ff f996 	bl	8000fc4 <HAL_GetTick>
 8001c98:	0003      	movs	r3, r0
 8001c9a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c9c:	e009      	b.n	8001cb2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c9e:	f7ff f991 	bl	8000fc4 <HAL_GetTick>
 8001ca2:	0002      	movs	r2, r0
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	4a2f      	ldr	r2, [pc, #188]	@ (8001d68 <HAL_RCC_ClockConfig+0x1f4>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e054      	b.n	8001d5c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb2:	4b2e      	ldr	r3, [pc, #184]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	2238      	movs	r2, #56	@ 0x38
 8001cb8:	401a      	ands	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d1ec      	bne.n	8001c9e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cc4:	4b27      	ldr	r3, [pc, #156]	@ (8001d64 <HAL_RCC_ClockConfig+0x1f0>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2207      	movs	r2, #7
 8001cca:	4013      	ands	r3, r2
 8001ccc:	683a      	ldr	r2, [r7, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d21e      	bcs.n	8001d10 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cd2:	4b24      	ldr	r3, [pc, #144]	@ (8001d64 <HAL_RCC_ClockConfig+0x1f0>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2207      	movs	r2, #7
 8001cd8:	4393      	bics	r3, r2
 8001cda:	0019      	movs	r1, r3
 8001cdc:	4b21      	ldr	r3, [pc, #132]	@ (8001d64 <HAL_RCC_ClockConfig+0x1f0>)
 8001cde:	683a      	ldr	r2, [r7, #0]
 8001ce0:	430a      	orrs	r2, r1
 8001ce2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ce4:	f7ff f96e 	bl	8000fc4 <HAL_GetTick>
 8001ce8:	0003      	movs	r3, r0
 8001cea:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001cec:	e009      	b.n	8001d02 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cee:	f7ff f969 	bl	8000fc4 <HAL_GetTick>
 8001cf2:	0002      	movs	r2, r0
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8001d68 <HAL_RCC_ClockConfig+0x1f4>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e02c      	b.n	8001d5c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d02:	4b18      	ldr	r3, [pc, #96]	@ (8001d64 <HAL_RCC_ClockConfig+0x1f0>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2207      	movs	r2, #7
 8001d08:	4013      	ands	r3, r2
 8001d0a:	683a      	ldr	r2, [r7, #0]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d1ee      	bne.n	8001cee <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2204      	movs	r2, #4
 8001d16:	4013      	ands	r3, r2
 8001d18:	d009      	beq.n	8001d2e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001d1a:	4b14      	ldr	r3, [pc, #80]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	4a15      	ldr	r2, [pc, #84]	@ (8001d74 <HAL_RCC_ClockConfig+0x200>)
 8001d20:	4013      	ands	r3, r2
 8001d22:	0019      	movs	r1, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	68da      	ldr	r2, [r3, #12]
 8001d28:	4b10      	ldr	r3, [pc, #64]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001d2e:	f000 f829 	bl	8001d84 <HAL_RCC_GetSysClockFreq>
 8001d32:	0001      	movs	r1, r0
 8001d34:	4b0d      	ldr	r3, [pc, #52]	@ (8001d6c <HAL_RCC_ClockConfig+0x1f8>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	0a1b      	lsrs	r3, r3, #8
 8001d3a:	220f      	movs	r2, #15
 8001d3c:	401a      	ands	r2, r3
 8001d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d78 <HAL_RCC_ClockConfig+0x204>)
 8001d40:	0092      	lsls	r2, r2, #2
 8001d42:	58d3      	ldr	r3, [r2, r3]
 8001d44:	221f      	movs	r2, #31
 8001d46:	4013      	ands	r3, r2
 8001d48:	000a      	movs	r2, r1
 8001d4a:	40da      	lsrs	r2, r3
 8001d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d7c <HAL_RCC_ClockConfig+0x208>)
 8001d4e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d50:	4b0b      	ldr	r3, [pc, #44]	@ (8001d80 <HAL_RCC_ClockConfig+0x20c>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	0018      	movs	r0, r3
 8001d56:	f7ff f8d9 	bl	8000f0c <HAL_InitTick>
 8001d5a:	0003      	movs	r3, r0
}
 8001d5c:	0018      	movs	r0, r3
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	b004      	add	sp, #16
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40022000 	.word	0x40022000
 8001d68:	00001388 	.word	0x00001388
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	fffff0ff 	.word	0xfffff0ff
 8001d74:	ffff8fff 	.word	0xffff8fff
 8001d78:	08002dbc 	.word	0x08002dbc
 8001d7c:	20000000 	.word	0x20000000
 8001d80:	20000004 	.word	0x20000004

08001d84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d8a:	4b3c      	ldr	r3, [pc, #240]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	2238      	movs	r2, #56	@ 0x38
 8001d90:	4013      	ands	r3, r2
 8001d92:	d10f      	bne.n	8001db4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001d94:	4b39      	ldr	r3, [pc, #228]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	0adb      	lsrs	r3, r3, #11
 8001d9a:	2207      	movs	r2, #7
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	2201      	movs	r2, #1
 8001da0:	409a      	lsls	r2, r3
 8001da2:	0013      	movs	r3, r2
 8001da4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001da6:	6839      	ldr	r1, [r7, #0]
 8001da8:	4835      	ldr	r0, [pc, #212]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001daa:	f7fe f9ab 	bl	8000104 <__udivsi3>
 8001dae:	0003      	movs	r3, r0
 8001db0:	613b      	str	r3, [r7, #16]
 8001db2:	e05d      	b.n	8001e70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001db4:	4b31      	ldr	r3, [pc, #196]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	2238      	movs	r2, #56	@ 0x38
 8001dba:	4013      	ands	r3, r2
 8001dbc:	2b08      	cmp	r3, #8
 8001dbe:	d102      	bne.n	8001dc6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001dc0:	4b30      	ldr	r3, [pc, #192]	@ (8001e84 <HAL_RCC_GetSysClockFreq+0x100>)
 8001dc2:	613b      	str	r3, [r7, #16]
 8001dc4:	e054      	b.n	8001e70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	2238      	movs	r2, #56	@ 0x38
 8001dcc:	4013      	ands	r3, r2
 8001dce:	2b10      	cmp	r3, #16
 8001dd0:	d138      	bne.n	8001e44 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	2203      	movs	r2, #3
 8001dd8:	4013      	ands	r3, r2
 8001dda:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ddc:	4b27      	ldr	r3, [pc, #156]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	091b      	lsrs	r3, r3, #4
 8001de2:	2207      	movs	r2, #7
 8001de4:	4013      	ands	r3, r2
 8001de6:	3301      	adds	r3, #1
 8001de8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2b03      	cmp	r3, #3
 8001dee:	d10d      	bne.n	8001e0c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001df0:	68b9      	ldr	r1, [r7, #8]
 8001df2:	4824      	ldr	r0, [pc, #144]	@ (8001e84 <HAL_RCC_GetSysClockFreq+0x100>)
 8001df4:	f7fe f986 	bl	8000104 <__udivsi3>
 8001df8:	0003      	movs	r3, r0
 8001dfa:	0019      	movs	r1, r3
 8001dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	0a1b      	lsrs	r3, r3, #8
 8001e02:	227f      	movs	r2, #127	@ 0x7f
 8001e04:	4013      	ands	r3, r2
 8001e06:	434b      	muls	r3, r1
 8001e08:	617b      	str	r3, [r7, #20]
        break;
 8001e0a:	e00d      	b.n	8001e28 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001e0c:	68b9      	ldr	r1, [r7, #8]
 8001e0e:	481c      	ldr	r0, [pc, #112]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001e10:	f7fe f978 	bl	8000104 <__udivsi3>
 8001e14:	0003      	movs	r3, r0
 8001e16:	0019      	movs	r1, r3
 8001e18:	4b18      	ldr	r3, [pc, #96]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	0a1b      	lsrs	r3, r3, #8
 8001e1e:	227f      	movs	r2, #127	@ 0x7f
 8001e20:	4013      	ands	r3, r2
 8001e22:	434b      	muls	r3, r1
 8001e24:	617b      	str	r3, [r7, #20]
        break;
 8001e26:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001e28:	4b14      	ldr	r3, [pc, #80]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	0f5b      	lsrs	r3, r3, #29
 8001e2e:	2207      	movs	r2, #7
 8001e30:	4013      	ands	r3, r2
 8001e32:	3301      	adds	r3, #1
 8001e34:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001e36:	6879      	ldr	r1, [r7, #4]
 8001e38:	6978      	ldr	r0, [r7, #20]
 8001e3a:	f7fe f963 	bl	8000104 <__udivsi3>
 8001e3e:	0003      	movs	r3, r0
 8001e40:	613b      	str	r3, [r7, #16]
 8001e42:	e015      	b.n	8001e70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001e44:	4b0d      	ldr	r3, [pc, #52]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	2238      	movs	r2, #56	@ 0x38
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	2b20      	cmp	r3, #32
 8001e4e:	d103      	bne.n	8001e58 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001e50:	2380      	movs	r3, #128	@ 0x80
 8001e52:	021b      	lsls	r3, r3, #8
 8001e54:	613b      	str	r3, [r7, #16]
 8001e56:	e00b      	b.n	8001e70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001e58:	4b08      	ldr	r3, [pc, #32]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	2238      	movs	r2, #56	@ 0x38
 8001e5e:	4013      	ands	r3, r2
 8001e60:	2b18      	cmp	r3, #24
 8001e62:	d103      	bne.n	8001e6c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001e64:	23fa      	movs	r3, #250	@ 0xfa
 8001e66:	01db      	lsls	r3, r3, #7
 8001e68:	613b      	str	r3, [r7, #16]
 8001e6a:	e001      	b.n	8001e70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e70:	693b      	ldr	r3, [r7, #16]
}
 8001e72:	0018      	movs	r0, r3
 8001e74:	46bd      	mov	sp, r7
 8001e76:	b006      	add	sp, #24
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	46c0      	nop			@ (mov r8, r8)
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	00f42400 	.word	0x00f42400
 8001e84:	007a1200 	.word	0x007a1200

08001e88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d101      	bne.n	8001e9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e0a8      	b.n	8001fec <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d109      	bne.n	8001eb6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685a      	ldr	r2, [r3, #4]
 8001ea6:	2382      	movs	r3, #130	@ 0x82
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d009      	beq.n	8001ec2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	61da      	str	r2, [r3, #28]
 8001eb4:	e005      	b.n	8001ec2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	225d      	movs	r2, #93	@ 0x5d
 8001ecc:	5c9b      	ldrb	r3, [r3, r2]
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d107      	bne.n	8001ee4 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	225c      	movs	r2, #92	@ 0x5c
 8001ed8:	2100      	movs	r1, #0
 8001eda:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	0018      	movs	r0, r3
 8001ee0:	f7fe ff02 	bl	8000ce8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	225d      	movs	r2, #93	@ 0x5d
 8001ee8:	2102      	movs	r1, #2
 8001eea:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2140      	movs	r1, #64	@ 0x40
 8001ef8:	438a      	bics	r2, r1
 8001efa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	68da      	ldr	r2, [r3, #12]
 8001f00:	23e0      	movs	r3, #224	@ 0xe0
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d902      	bls.n	8001f0e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	e002      	b.n	8001f14 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001f0e:	2380      	movs	r3, #128	@ 0x80
 8001f10:	015b      	lsls	r3, r3, #5
 8001f12:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	68da      	ldr	r2, [r3, #12]
 8001f18:	23f0      	movs	r3, #240	@ 0xf0
 8001f1a:	011b      	lsls	r3, r3, #4
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d008      	beq.n	8001f32 <HAL_SPI_Init+0xaa>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	68da      	ldr	r2, [r3, #12]
 8001f24:	23e0      	movs	r3, #224	@ 0xe0
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d002      	beq.n	8001f32 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	2382      	movs	r3, #130	@ 0x82
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	401a      	ands	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6899      	ldr	r1, [r3, #8]
 8001f40:	2384      	movs	r3, #132	@ 0x84
 8001f42:	021b      	lsls	r3, r3, #8
 8001f44:	400b      	ands	r3, r1
 8001f46:	431a      	orrs	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	2102      	movs	r1, #2
 8001f4e:	400b      	ands	r3, r1
 8001f50:	431a      	orrs	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	695b      	ldr	r3, [r3, #20]
 8001f56:	2101      	movs	r1, #1
 8001f58:	400b      	ands	r3, r1
 8001f5a:	431a      	orrs	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6999      	ldr	r1, [r3, #24]
 8001f60:	2380      	movs	r3, #128	@ 0x80
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	400b      	ands	r3, r1
 8001f66:	431a      	orrs	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	2138      	movs	r1, #56	@ 0x38
 8001f6e:	400b      	ands	r3, r1
 8001f70:	431a      	orrs	r2, r3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a1b      	ldr	r3, [r3, #32]
 8001f76:	2180      	movs	r1, #128	@ 0x80
 8001f78:	400b      	ands	r3, r1
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	0011      	movs	r1, r2
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f82:	2380      	movs	r3, #128	@ 0x80
 8001f84:	019b      	lsls	r3, r3, #6
 8001f86:	401a      	ands	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	0c1b      	lsrs	r3, r3, #16
 8001f96:	2204      	movs	r2, #4
 8001f98:	401a      	ands	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9e:	2110      	movs	r1, #16
 8001fa0:	400b      	ands	r3, r1
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fa8:	2108      	movs	r1, #8
 8001faa:	400b      	ands	r3, r1
 8001fac:	431a      	orrs	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68d9      	ldr	r1, [r3, #12]
 8001fb2:	23f0      	movs	r3, #240	@ 0xf0
 8001fb4:	011b      	lsls	r3, r3, #4
 8001fb6:	400b      	ands	r3, r1
 8001fb8:	431a      	orrs	r2, r3
 8001fba:	0011      	movs	r1, r2
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	2380      	movs	r3, #128	@ 0x80
 8001fc0:	015b      	lsls	r3, r3, #5
 8001fc2:	401a      	ands	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	69da      	ldr	r2, [r3, #28]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4907      	ldr	r1, [pc, #28]	@ (8001ff4 <HAL_SPI_Init+0x16c>)
 8001fd8:	400a      	ands	r2, r1
 8001fda:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	225d      	movs	r2, #93	@ 0x5d
 8001fe6:	2101      	movs	r1, #1
 8001fe8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	0018      	movs	r0, r3
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	b004      	add	sp, #16
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	fffff7ff 	.word	0xfffff7ff

08001ff8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b088      	sub	sp, #32
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	603b      	str	r3, [r7, #0]
 8002004:	1dbb      	adds	r3, r7, #6
 8002006:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002008:	231f      	movs	r3, #31
 800200a:	18fb      	adds	r3, r7, r3
 800200c:	2200      	movs	r2, #0
 800200e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	225c      	movs	r2, #92	@ 0x5c
 8002014:	5c9b      	ldrb	r3, [r3, r2]
 8002016:	2b01      	cmp	r3, #1
 8002018:	d101      	bne.n	800201e <HAL_SPI_Transmit+0x26>
 800201a:	2302      	movs	r3, #2
 800201c:	e147      	b.n	80022ae <HAL_SPI_Transmit+0x2b6>
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	225c      	movs	r2, #92	@ 0x5c
 8002022:	2101      	movs	r1, #1
 8002024:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002026:	f7fe ffcd 	bl	8000fc4 <HAL_GetTick>
 800202a:	0003      	movs	r3, r0
 800202c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800202e:	2316      	movs	r3, #22
 8002030:	18fb      	adds	r3, r7, r3
 8002032:	1dba      	adds	r2, r7, #6
 8002034:	8812      	ldrh	r2, [r2, #0]
 8002036:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	225d      	movs	r2, #93	@ 0x5d
 800203c:	5c9b      	ldrb	r3, [r3, r2]
 800203e:	b2db      	uxtb	r3, r3
 8002040:	2b01      	cmp	r3, #1
 8002042:	d004      	beq.n	800204e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002044:	231f      	movs	r3, #31
 8002046:	18fb      	adds	r3, r7, r3
 8002048:	2202      	movs	r2, #2
 800204a:	701a      	strb	r2, [r3, #0]
    goto error;
 800204c:	e128      	b.n	80022a0 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <HAL_SPI_Transmit+0x64>
 8002054:	1dbb      	adds	r3, r7, #6
 8002056:	881b      	ldrh	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d104      	bne.n	8002066 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800205c:	231f      	movs	r3, #31
 800205e:	18fb      	adds	r3, r7, r3
 8002060:	2201      	movs	r2, #1
 8002062:	701a      	strb	r2, [r3, #0]
    goto error;
 8002064:	e11c      	b.n	80022a0 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	225d      	movs	r2, #93	@ 0x5d
 800206a:	2103      	movs	r1, #3
 800206c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2200      	movs	r2, #0
 8002072:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	68ba      	ldr	r2, [r7, #8]
 8002078:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	1dba      	adds	r2, r7, #6
 800207e:	8812      	ldrh	r2, [r2, #0]
 8002080:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	1dba      	adds	r2, r7, #6
 8002086:	8812      	ldrh	r2, [r2, #0]
 8002088:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2200      	movs	r2, #0
 800208e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2244      	movs	r2, #68	@ 0x44
 8002094:	2100      	movs	r1, #0
 8002096:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2246      	movs	r2, #70	@ 0x46
 800209c:	2100      	movs	r1, #0
 800209e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2200      	movs	r2, #0
 80020aa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	689a      	ldr	r2, [r3, #8]
 80020b0:	2380      	movs	r3, #128	@ 0x80
 80020b2:	021b      	lsls	r3, r3, #8
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d110      	bne.n	80020da <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	2140      	movs	r1, #64	@ 0x40
 80020c4:	438a      	bics	r2, r1
 80020c6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2180      	movs	r1, #128	@ 0x80
 80020d4:	01c9      	lsls	r1, r1, #7
 80020d6:	430a      	orrs	r2, r1
 80020d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2240      	movs	r2, #64	@ 0x40
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b40      	cmp	r3, #64	@ 0x40
 80020e6:	d007      	beq.n	80020f8 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	2140      	movs	r1, #64	@ 0x40
 80020f4:	430a      	orrs	r2, r1
 80020f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	68da      	ldr	r2, [r3, #12]
 80020fc:	23e0      	movs	r3, #224	@ 0xe0
 80020fe:	00db      	lsls	r3, r3, #3
 8002100:	429a      	cmp	r2, r3
 8002102:	d952      	bls.n	80021aa <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d004      	beq.n	8002116 <HAL_SPI_Transmit+0x11e>
 800210c:	2316      	movs	r3, #22
 800210e:	18fb      	adds	r3, r7, r3
 8002110:	881b      	ldrh	r3, [r3, #0]
 8002112:	2b01      	cmp	r3, #1
 8002114:	d143      	bne.n	800219e <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800211a:	881a      	ldrh	r2, [r3, #0]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002126:	1c9a      	adds	r2, r3, #2
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002130:	b29b      	uxth	r3, r3
 8002132:	3b01      	subs	r3, #1
 8002134:	b29a      	uxth	r2, r3
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800213a:	e030      	b.n	800219e <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	2202      	movs	r2, #2
 8002144:	4013      	ands	r3, r2
 8002146:	2b02      	cmp	r3, #2
 8002148:	d112      	bne.n	8002170 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800214e:	881a      	ldrh	r2, [r3, #0]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800215a:	1c9a      	adds	r2, r3, #2
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002164:	b29b      	uxth	r3, r3
 8002166:	3b01      	subs	r3, #1
 8002168:	b29a      	uxth	r2, r3
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800216e:	e016      	b.n	800219e <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002170:	f7fe ff28 	bl	8000fc4 <HAL_GetTick>
 8002174:	0002      	movs	r2, r0
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	429a      	cmp	r2, r3
 800217e:	d802      	bhi.n	8002186 <HAL_SPI_Transmit+0x18e>
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	3301      	adds	r3, #1
 8002184:	d102      	bne.n	800218c <HAL_SPI_Transmit+0x194>
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d108      	bne.n	800219e <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 800218c:	231f      	movs	r3, #31
 800218e:	18fb      	adds	r3, r7, r3
 8002190:	2203      	movs	r2, #3
 8002192:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	225d      	movs	r2, #93	@ 0x5d
 8002198:	2101      	movs	r1, #1
 800219a:	5499      	strb	r1, [r3, r2]
          goto error;
 800219c:	e080      	b.n	80022a0 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d1c9      	bne.n	800213c <HAL_SPI_Transmit+0x144>
 80021a8:	e053      	b.n	8002252 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d004      	beq.n	80021bc <HAL_SPI_Transmit+0x1c4>
 80021b2:	2316      	movs	r3, #22
 80021b4:	18fb      	adds	r3, r7, r3
 80021b6:	881b      	ldrh	r3, [r3, #0]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d145      	bne.n	8002248 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	330c      	adds	r3, #12
 80021c6:	7812      	ldrb	r2, [r2, #0]
 80021c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021ce:	1c5a      	adds	r2, r3, #1
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80021d8:	b29b      	uxth	r3, r3
 80021da:	3b01      	subs	r3, #1
 80021dc:	b29a      	uxth	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80021e2:	e031      	b.n	8002248 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	2202      	movs	r2, #2
 80021ec:	4013      	ands	r3, r2
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d113      	bne.n	800221a <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	330c      	adds	r3, #12
 80021fc:	7812      	ldrb	r2, [r2, #0]
 80021fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002204:	1c5a      	adds	r2, r3, #1
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800220e:	b29b      	uxth	r3, r3
 8002210:	3b01      	subs	r3, #1
 8002212:	b29a      	uxth	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002218:	e016      	b.n	8002248 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800221a:	f7fe fed3 	bl	8000fc4 <HAL_GetTick>
 800221e:	0002      	movs	r2, r0
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	429a      	cmp	r2, r3
 8002228:	d802      	bhi.n	8002230 <HAL_SPI_Transmit+0x238>
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	3301      	adds	r3, #1
 800222e:	d102      	bne.n	8002236 <HAL_SPI_Transmit+0x23e>
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d108      	bne.n	8002248 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8002236:	231f      	movs	r3, #31
 8002238:	18fb      	adds	r3, r7, r3
 800223a:	2203      	movs	r2, #3
 800223c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	225d      	movs	r2, #93	@ 0x5d
 8002242:	2101      	movs	r1, #1
 8002244:	5499      	strb	r1, [r3, r2]
          goto error;
 8002246:	e02b      	b.n	80022a0 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800224c:	b29b      	uxth	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1c8      	bne.n	80021e4 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	6839      	ldr	r1, [r7, #0]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	0018      	movs	r0, r3
 800225a:	f000 fcef 	bl	8002c3c <SPI_EndRxTxTransaction>
 800225e:	1e03      	subs	r3, r0, #0
 8002260:	d002      	beq.n	8002268 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2220      	movs	r2, #32
 8002266:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10a      	bne.n	8002286 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002270:	2300      	movs	r3, #0
 8002272:	613b      	str	r3, [r7, #16]
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	613b      	str	r3, [r7, #16]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	613b      	str	r3, [r7, #16]
 8002284:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800228a:	2b00      	cmp	r3, #0
 800228c:	d004      	beq.n	8002298 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800228e:	231f      	movs	r3, #31
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	2201      	movs	r2, #1
 8002294:	701a      	strb	r2, [r3, #0]
 8002296:	e003      	b.n	80022a0 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	225d      	movs	r2, #93	@ 0x5d
 800229c:	2101      	movs	r1, #1
 800229e:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	225c      	movs	r2, #92	@ 0x5c
 80022a4:	2100      	movs	r1, #0
 80022a6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80022a8:	231f      	movs	r3, #31
 80022aa:	18fb      	adds	r3, r7, r3
 80022ac:	781b      	ldrb	r3, [r3, #0]
}
 80022ae:	0018      	movs	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	b008      	add	sp, #32
 80022b4:	bd80      	pop	{r7, pc}
	...

080022b8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022b8:	b590      	push	{r4, r7, lr}
 80022ba:	b089      	sub	sp, #36	@ 0x24
 80022bc:	af02      	add	r7, sp, #8
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	603b      	str	r3, [r7, #0]
 80022c4:	1dbb      	adds	r3, r7, #6
 80022c6:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80022c8:	2117      	movs	r1, #23
 80022ca:	187b      	adds	r3, r7, r1
 80022cc:	2200      	movs	r2, #0
 80022ce:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	225d      	movs	r2, #93	@ 0x5d
 80022d4:	5c9b      	ldrb	r3, [r3, r2]
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d003      	beq.n	80022e4 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80022dc:	187b      	adds	r3, r7, r1
 80022de:	2202      	movs	r2, #2
 80022e0:	701a      	strb	r2, [r3, #0]
    goto error;
 80022e2:	e12b      	b.n	800253c <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	685a      	ldr	r2, [r3, #4]
 80022e8:	2382      	movs	r3, #130	@ 0x82
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	429a      	cmp	r2, r3
 80022ee:	d113      	bne.n	8002318 <HAL_SPI_Receive+0x60>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d10f      	bne.n	8002318 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	225d      	movs	r2, #93	@ 0x5d
 80022fc:	2104      	movs	r1, #4
 80022fe:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002300:	1dbb      	adds	r3, r7, #6
 8002302:	881c      	ldrh	r4, [r3, #0]
 8002304:	68ba      	ldr	r2, [r7, #8]
 8002306:	68b9      	ldr	r1, [r7, #8]
 8002308:	68f8      	ldr	r0, [r7, #12]
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	9300      	str	r3, [sp, #0]
 800230e:	0023      	movs	r3, r4
 8002310:	f000 f924 	bl	800255c <HAL_SPI_TransmitReceive>
 8002314:	0003      	movs	r3, r0
 8002316:	e118      	b.n	800254a <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	225c      	movs	r2, #92	@ 0x5c
 800231c:	5c9b      	ldrb	r3, [r3, r2]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d101      	bne.n	8002326 <HAL_SPI_Receive+0x6e>
 8002322:	2302      	movs	r3, #2
 8002324:	e111      	b.n	800254a <HAL_SPI_Receive+0x292>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	225c      	movs	r2, #92	@ 0x5c
 800232a:	2101      	movs	r1, #1
 800232c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800232e:	f7fe fe49 	bl	8000fc4 <HAL_GetTick>
 8002332:	0003      	movs	r3, r0
 8002334:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <HAL_SPI_Receive+0x8c>
 800233c:	1dbb      	adds	r3, r7, #6
 800233e:	881b      	ldrh	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d104      	bne.n	800234e <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8002344:	2317      	movs	r3, #23
 8002346:	18fb      	adds	r3, r7, r3
 8002348:	2201      	movs	r2, #1
 800234a:	701a      	strb	r2, [r3, #0]
    goto error;
 800234c:	e0f6      	b.n	800253c <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	225d      	movs	r2, #93	@ 0x5d
 8002352:	2104      	movs	r1, #4
 8002354:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2200      	movs	r2, #0
 800235a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	68ba      	ldr	r2, [r7, #8]
 8002360:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	1dba      	adds	r2, r7, #6
 8002366:	2144      	movs	r1, #68	@ 0x44
 8002368:	8812      	ldrh	r2, [r2, #0]
 800236a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	1dba      	adds	r2, r7, #6
 8002370:	2146      	movs	r1, #70	@ 0x46
 8002372:	8812      	ldrh	r2, [r2, #0]
 8002374:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2200      	movs	r2, #0
 8002380:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2200      	movs	r2, #0
 8002386:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2200      	movs	r2, #0
 800238c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2200      	movs	r2, #0
 8002392:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	68da      	ldr	r2, [r3, #12]
 8002398:	23e0      	movs	r3, #224	@ 0xe0
 800239a:	00db      	lsls	r3, r3, #3
 800239c:	429a      	cmp	r2, r3
 800239e:	d908      	bls.n	80023b2 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	496a      	ldr	r1, [pc, #424]	@ (8002554 <HAL_SPI_Receive+0x29c>)
 80023ac:	400a      	ands	r2, r1
 80023ae:	605a      	str	r2, [r3, #4]
 80023b0:	e008      	b.n	80023c4 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	685a      	ldr	r2, [r3, #4]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2180      	movs	r1, #128	@ 0x80
 80023be:	0149      	lsls	r1, r1, #5
 80023c0:	430a      	orrs	r2, r1
 80023c2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	2380      	movs	r3, #128	@ 0x80
 80023ca:	021b      	lsls	r3, r3, #8
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d10f      	bne.n	80023f0 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2140      	movs	r1, #64	@ 0x40
 80023dc:	438a      	bics	r2, r1
 80023de:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	495b      	ldr	r1, [pc, #364]	@ (8002558 <HAL_SPI_Receive+0x2a0>)
 80023ec:	400a      	ands	r2, r1
 80023ee:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	2240      	movs	r2, #64	@ 0x40
 80023f8:	4013      	ands	r3, r2
 80023fa:	2b40      	cmp	r3, #64	@ 0x40
 80023fc:	d007      	beq.n	800240e <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2140      	movs	r1, #64	@ 0x40
 800240a:	430a      	orrs	r2, r1
 800240c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	68da      	ldr	r2, [r3, #12]
 8002412:	23e0      	movs	r3, #224	@ 0xe0
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	429a      	cmp	r2, r3
 8002418:	d900      	bls.n	800241c <HAL_SPI_Receive+0x164>
 800241a:	e071      	b.n	8002500 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800241c:	e035      	b.n	800248a <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	2201      	movs	r2, #1
 8002426:	4013      	ands	r3, r2
 8002428:	2b01      	cmp	r3, #1
 800242a:	d117      	bne.n	800245c <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	330c      	adds	r3, #12
 8002432:	001a      	movs	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002438:	7812      	ldrb	r2, [r2, #0]
 800243a:	b2d2      	uxtb	r2, r2
 800243c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002442:	1c5a      	adds	r2, r3, #1
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2246      	movs	r2, #70	@ 0x46
 800244c:	5a9b      	ldrh	r3, [r3, r2]
 800244e:	b29b      	uxth	r3, r3
 8002450:	3b01      	subs	r3, #1
 8002452:	b299      	uxth	r1, r3
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2246      	movs	r2, #70	@ 0x46
 8002458:	5299      	strh	r1, [r3, r2]
 800245a:	e016      	b.n	800248a <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800245c:	f7fe fdb2 	bl	8000fc4 <HAL_GetTick>
 8002460:	0002      	movs	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	429a      	cmp	r2, r3
 800246a:	d802      	bhi.n	8002472 <HAL_SPI_Receive+0x1ba>
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	3301      	adds	r3, #1
 8002470:	d102      	bne.n	8002478 <HAL_SPI_Receive+0x1c0>
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d108      	bne.n	800248a <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8002478:	2317      	movs	r3, #23
 800247a:	18fb      	adds	r3, r7, r3
 800247c:	2203      	movs	r2, #3
 800247e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	225d      	movs	r2, #93	@ 0x5d
 8002484:	2101      	movs	r1, #1
 8002486:	5499      	strb	r1, [r3, r2]
          goto error;
 8002488:	e058      	b.n	800253c <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2246      	movs	r2, #70	@ 0x46
 800248e:	5a9b      	ldrh	r3, [r3, r2]
 8002490:	b29b      	uxth	r3, r3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1c3      	bne.n	800241e <HAL_SPI_Receive+0x166>
 8002496:	e039      	b.n	800250c <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	2201      	movs	r2, #1
 80024a0:	4013      	ands	r3, r2
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d115      	bne.n	80024d2 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68da      	ldr	r2, [r3, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b0:	b292      	uxth	r2, r2
 80024b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b8:	1c9a      	adds	r2, r3, #2
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2246      	movs	r2, #70	@ 0x46
 80024c2:	5a9b      	ldrh	r3, [r3, r2]
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	3b01      	subs	r3, #1
 80024c8:	b299      	uxth	r1, r3
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2246      	movs	r2, #70	@ 0x46
 80024ce:	5299      	strh	r1, [r3, r2]
 80024d0:	e016      	b.n	8002500 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80024d2:	f7fe fd77 	bl	8000fc4 <HAL_GetTick>
 80024d6:	0002      	movs	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d802      	bhi.n	80024e8 <HAL_SPI_Receive+0x230>
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	3301      	adds	r3, #1
 80024e6:	d102      	bne.n	80024ee <HAL_SPI_Receive+0x236>
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d108      	bne.n	8002500 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 80024ee:	2317      	movs	r3, #23
 80024f0:	18fb      	adds	r3, r7, r3
 80024f2:	2203      	movs	r2, #3
 80024f4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	225d      	movs	r2, #93	@ 0x5d
 80024fa:	2101      	movs	r1, #1
 80024fc:	5499      	strb	r1, [r3, r2]
          goto error;
 80024fe:	e01d      	b.n	800253c <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2246      	movs	r2, #70	@ 0x46
 8002504:	5a9b      	ldrh	r3, [r3, r2]
 8002506:	b29b      	uxth	r3, r3
 8002508:	2b00      	cmp	r3, #0
 800250a:	d1c5      	bne.n	8002498 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	6839      	ldr	r1, [r7, #0]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	0018      	movs	r0, r3
 8002514:	f000 fb34 	bl	8002b80 <SPI_EndRxTransaction>
 8002518:	1e03      	subs	r3, r0, #0
 800251a:	d002      	beq.n	8002522 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2220      	movs	r2, #32
 8002520:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002526:	2b00      	cmp	r3, #0
 8002528:	d004      	beq.n	8002534 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 800252a:	2317      	movs	r3, #23
 800252c:	18fb      	adds	r3, r7, r3
 800252e:	2201      	movs	r2, #1
 8002530:	701a      	strb	r2, [r3, #0]
 8002532:	e003      	b.n	800253c <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	225d      	movs	r2, #93	@ 0x5d
 8002538:	2101      	movs	r1, #1
 800253a:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	225c      	movs	r2, #92	@ 0x5c
 8002540:	2100      	movs	r1, #0
 8002542:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002544:	2317      	movs	r3, #23
 8002546:	18fb      	adds	r3, r7, r3
 8002548:	781b      	ldrb	r3, [r3, #0]
}
 800254a:	0018      	movs	r0, r3
 800254c:	46bd      	mov	sp, r7
 800254e:	b007      	add	sp, #28
 8002550:	bd90      	pop	{r4, r7, pc}
 8002552:	46c0      	nop			@ (mov r8, r8)
 8002554:	ffffefff 	.word	0xffffefff
 8002558:	ffffbfff 	.word	0xffffbfff

0800255c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b08a      	sub	sp, #40	@ 0x28
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
 8002568:	001a      	movs	r2, r3
 800256a:	1cbb      	adds	r3, r7, #2
 800256c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800256e:	2301      	movs	r3, #1
 8002570:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002572:	2323      	movs	r3, #35	@ 0x23
 8002574:	18fb      	adds	r3, r7, r3
 8002576:	2200      	movs	r2, #0
 8002578:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	225c      	movs	r2, #92	@ 0x5c
 800257e:	5c9b      	ldrb	r3, [r3, r2]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d101      	bne.n	8002588 <HAL_SPI_TransmitReceive+0x2c>
 8002584:	2302      	movs	r3, #2
 8002586:	e1c4      	b.n	8002912 <HAL_SPI_TransmitReceive+0x3b6>
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	225c      	movs	r2, #92	@ 0x5c
 800258c:	2101      	movs	r1, #1
 800258e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002590:	f7fe fd18 	bl	8000fc4 <HAL_GetTick>
 8002594:	0003      	movs	r3, r0
 8002596:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002598:	201b      	movs	r0, #27
 800259a:	183b      	adds	r3, r7, r0
 800259c:	68fa      	ldr	r2, [r7, #12]
 800259e:	215d      	movs	r1, #93	@ 0x5d
 80025a0:	5c52      	ldrb	r2, [r2, r1]
 80025a2:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80025aa:	2312      	movs	r3, #18
 80025ac:	18fb      	adds	r3, r7, r3
 80025ae:	1cba      	adds	r2, r7, #2
 80025b0:	8812      	ldrh	r2, [r2, #0]
 80025b2:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80025b4:	183b      	adds	r3, r7, r0
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d011      	beq.n	80025e0 <HAL_SPI_TransmitReceive+0x84>
 80025bc:	697a      	ldr	r2, [r7, #20]
 80025be:	2382      	movs	r3, #130	@ 0x82
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d107      	bne.n	80025d6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d103      	bne.n	80025d6 <HAL_SPI_TransmitReceive+0x7a>
 80025ce:	183b      	adds	r3, r7, r0
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	2b04      	cmp	r3, #4
 80025d4:	d004      	beq.n	80025e0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80025d6:	2323      	movs	r3, #35	@ 0x23
 80025d8:	18fb      	adds	r3, r7, r3
 80025da:	2202      	movs	r2, #2
 80025dc:	701a      	strb	r2, [r3, #0]
    goto error;
 80025de:	e191      	b.n	8002904 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d006      	beq.n	80025f4 <HAL_SPI_TransmitReceive+0x98>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d003      	beq.n	80025f4 <HAL_SPI_TransmitReceive+0x98>
 80025ec:	1cbb      	adds	r3, r7, #2
 80025ee:	881b      	ldrh	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d104      	bne.n	80025fe <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80025f4:	2323      	movs	r3, #35	@ 0x23
 80025f6:	18fb      	adds	r3, r7, r3
 80025f8:	2201      	movs	r2, #1
 80025fa:	701a      	strb	r2, [r3, #0]
    goto error;
 80025fc:	e182      	b.n	8002904 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	225d      	movs	r2, #93	@ 0x5d
 8002602:	5c9b      	ldrb	r3, [r3, r2]
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b04      	cmp	r3, #4
 8002608:	d003      	beq.n	8002612 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	225d      	movs	r2, #93	@ 0x5d
 800260e:	2105      	movs	r1, #5
 8002610:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	1cba      	adds	r2, r7, #2
 8002622:	2146      	movs	r1, #70	@ 0x46
 8002624:	8812      	ldrh	r2, [r2, #0]
 8002626:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	1cba      	adds	r2, r7, #2
 800262c:	2144      	movs	r1, #68	@ 0x44
 800262e:	8812      	ldrh	r2, [r2, #0]
 8002630:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	68ba      	ldr	r2, [r7, #8]
 8002636:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	1cba      	adds	r2, r7, #2
 800263c:	8812      	ldrh	r2, [r2, #0]
 800263e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	1cba      	adds	r2, r7, #2
 8002644:	8812      	ldrh	r2, [r2, #0]
 8002646:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2200      	movs	r2, #0
 8002652:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	68da      	ldr	r2, [r3, #12]
 8002658:	23e0      	movs	r3, #224	@ 0xe0
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	429a      	cmp	r2, r3
 800265e:	d908      	bls.n	8002672 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	685a      	ldr	r2, [r3, #4]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	49ac      	ldr	r1, [pc, #688]	@ (800291c <HAL_SPI_TransmitReceive+0x3c0>)
 800266c:	400a      	ands	r2, r1
 800266e:	605a      	str	r2, [r3, #4]
 8002670:	e008      	b.n	8002684 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	685a      	ldr	r2, [r3, #4]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2180      	movs	r1, #128	@ 0x80
 800267e:	0149      	lsls	r1, r1, #5
 8002680:	430a      	orrs	r2, r1
 8002682:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2240      	movs	r2, #64	@ 0x40
 800268c:	4013      	ands	r3, r2
 800268e:	2b40      	cmp	r3, #64	@ 0x40
 8002690:	d007      	beq.n	80026a2 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2140      	movs	r1, #64	@ 0x40
 800269e:	430a      	orrs	r2, r1
 80026a0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	68da      	ldr	r2, [r3, #12]
 80026a6:	23e0      	movs	r3, #224	@ 0xe0
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d800      	bhi.n	80026b0 <HAL_SPI_TransmitReceive+0x154>
 80026ae:	e083      	b.n	80027b8 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d005      	beq.n	80026c4 <HAL_SPI_TransmitReceive+0x168>
 80026b8:	2312      	movs	r3, #18
 80026ba:	18fb      	adds	r3, r7, r3
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d000      	beq.n	80026c4 <HAL_SPI_TransmitReceive+0x168>
 80026c2:	e06d      	b.n	80027a0 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026c8:	881a      	ldrh	r2, [r3, #0]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026d4:	1c9a      	adds	r2, r3, #2
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026de:	b29b      	uxth	r3, r3
 80026e0:	3b01      	subs	r3, #1
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80026e8:	e05a      	b.n	80027a0 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	2202      	movs	r2, #2
 80026f2:	4013      	ands	r3, r2
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d11b      	bne.n	8002730 <HAL_SPI_TransmitReceive+0x1d4>
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d016      	beq.n	8002730 <HAL_SPI_TransmitReceive+0x1d4>
 8002702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002704:	2b01      	cmp	r3, #1
 8002706:	d113      	bne.n	8002730 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800270c:	881a      	ldrh	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002718:	1c9a      	adds	r2, r3, #2
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002722:	b29b      	uxth	r3, r3
 8002724:	3b01      	subs	r3, #1
 8002726:	b29a      	uxth	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800272c:	2300      	movs	r3, #0
 800272e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	2201      	movs	r2, #1
 8002738:	4013      	ands	r3, r2
 800273a:	2b01      	cmp	r3, #1
 800273c:	d11c      	bne.n	8002778 <HAL_SPI_TransmitReceive+0x21c>
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2246      	movs	r2, #70	@ 0x46
 8002742:	5a9b      	ldrh	r3, [r3, r2]
 8002744:	b29b      	uxth	r3, r3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d016      	beq.n	8002778 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68da      	ldr	r2, [r3, #12]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002754:	b292      	uxth	r2, r2
 8002756:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275c:	1c9a      	adds	r2, r3, #2
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2246      	movs	r2, #70	@ 0x46
 8002766:	5a9b      	ldrh	r3, [r3, r2]
 8002768:	b29b      	uxth	r3, r3
 800276a:	3b01      	subs	r3, #1
 800276c:	b299      	uxth	r1, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2246      	movs	r2, #70	@ 0x46
 8002772:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002774:	2301      	movs	r3, #1
 8002776:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002778:	f7fe fc24 	bl	8000fc4 <HAL_GetTick>
 800277c:	0002      	movs	r2, r0
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002784:	429a      	cmp	r2, r3
 8002786:	d80b      	bhi.n	80027a0 <HAL_SPI_TransmitReceive+0x244>
 8002788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800278a:	3301      	adds	r3, #1
 800278c:	d008      	beq.n	80027a0 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 800278e:	2323      	movs	r3, #35	@ 0x23
 8002790:	18fb      	adds	r3, r7, r3
 8002792:	2203      	movs	r2, #3
 8002794:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	225d      	movs	r2, #93	@ 0x5d
 800279a:	2101      	movs	r1, #1
 800279c:	5499      	strb	r1, [r3, r2]
        goto error;
 800279e:	e0b1      	b.n	8002904 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d19f      	bne.n	80026ea <HAL_SPI_TransmitReceive+0x18e>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2246      	movs	r2, #70	@ 0x46
 80027ae:	5a9b      	ldrh	r3, [r3, r2]
 80027b0:	b29b      	uxth	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d199      	bne.n	80026ea <HAL_SPI_TransmitReceive+0x18e>
 80027b6:	e089      	b.n	80028cc <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d005      	beq.n	80027cc <HAL_SPI_TransmitReceive+0x270>
 80027c0:	2312      	movs	r3, #18
 80027c2:	18fb      	adds	r3, r7, r3
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d000      	beq.n	80027cc <HAL_SPI_TransmitReceive+0x270>
 80027ca:	e074      	b.n	80028b6 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	330c      	adds	r3, #12
 80027d6:	7812      	ldrb	r2, [r2, #0]
 80027d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027de:	1c5a      	adds	r2, r3, #1
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	3b01      	subs	r3, #1
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80027f2:	e060      	b.n	80028b6 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	2202      	movs	r2, #2
 80027fc:	4013      	ands	r3, r2
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d11c      	bne.n	800283c <HAL_SPI_TransmitReceive+0x2e0>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002806:	b29b      	uxth	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	d017      	beq.n	800283c <HAL_SPI_TransmitReceive+0x2e0>
 800280c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280e:	2b01      	cmp	r3, #1
 8002810:	d114      	bne.n	800283c <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	330c      	adds	r3, #12
 800281c:	7812      	ldrb	r2, [r2, #0]
 800281e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002824:	1c5a      	adds	r2, r3, #1
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800282e:	b29b      	uxth	r3, r3
 8002830:	3b01      	subs	r3, #1
 8002832:	b29a      	uxth	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002838:	2300      	movs	r3, #0
 800283a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	2201      	movs	r2, #1
 8002844:	4013      	ands	r3, r2
 8002846:	2b01      	cmp	r3, #1
 8002848:	d11e      	bne.n	8002888 <HAL_SPI_TransmitReceive+0x32c>
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2246      	movs	r2, #70	@ 0x46
 800284e:	5a9b      	ldrh	r3, [r3, r2]
 8002850:	b29b      	uxth	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d018      	beq.n	8002888 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	330c      	adds	r3, #12
 800285c:	001a      	movs	r2, r3
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002862:	7812      	ldrb	r2, [r2, #0]
 8002864:	b2d2      	uxtb	r2, r2
 8002866:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286c:	1c5a      	adds	r2, r3, #1
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2246      	movs	r2, #70	@ 0x46
 8002876:	5a9b      	ldrh	r3, [r3, r2]
 8002878:	b29b      	uxth	r3, r3
 800287a:	3b01      	subs	r3, #1
 800287c:	b299      	uxth	r1, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	2246      	movs	r2, #70	@ 0x46
 8002882:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002884:	2301      	movs	r3, #1
 8002886:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002888:	f7fe fb9c 	bl	8000fc4 <HAL_GetTick>
 800288c:	0002      	movs	r2, r0
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002894:	429a      	cmp	r2, r3
 8002896:	d802      	bhi.n	800289e <HAL_SPI_TransmitReceive+0x342>
 8002898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289a:	3301      	adds	r3, #1
 800289c:	d102      	bne.n	80028a4 <HAL_SPI_TransmitReceive+0x348>
 800289e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d108      	bne.n	80028b6 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 80028a4:	2323      	movs	r3, #35	@ 0x23
 80028a6:	18fb      	adds	r3, r7, r3
 80028a8:	2203      	movs	r2, #3
 80028aa:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	225d      	movs	r2, #93	@ 0x5d
 80028b0:	2101      	movs	r1, #1
 80028b2:	5499      	strb	r1, [r3, r2]
        goto error;
 80028b4:	e026      	b.n	8002904 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d199      	bne.n	80027f4 <HAL_SPI_TransmitReceive+0x298>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2246      	movs	r2, #70	@ 0x46
 80028c4:	5a9b      	ldrh	r3, [r3, r2]
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d193      	bne.n	80027f4 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80028cc:	69fa      	ldr	r2, [r7, #28]
 80028ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	0018      	movs	r0, r3
 80028d4:	f000 f9b2 	bl	8002c3c <SPI_EndRxTxTransaction>
 80028d8:	1e03      	subs	r3, r0, #0
 80028da:	d006      	beq.n	80028ea <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 80028dc:	2323      	movs	r3, #35	@ 0x23
 80028de:	18fb      	adds	r3, r7, r3
 80028e0:	2201      	movs	r2, #1
 80028e2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2220      	movs	r2, #32
 80028e8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d004      	beq.n	80028fc <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 80028f2:	2323      	movs	r3, #35	@ 0x23
 80028f4:	18fb      	adds	r3, r7, r3
 80028f6:	2201      	movs	r2, #1
 80028f8:	701a      	strb	r2, [r3, #0]
 80028fa:	e003      	b.n	8002904 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	225d      	movs	r2, #93	@ 0x5d
 8002900:	2101      	movs	r1, #1
 8002902:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	225c      	movs	r2, #92	@ 0x5c
 8002908:	2100      	movs	r1, #0
 800290a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800290c:	2323      	movs	r3, #35	@ 0x23
 800290e:	18fb      	adds	r3, r7, r3
 8002910:	781b      	ldrb	r3, [r3, #0]
}
 8002912:	0018      	movs	r0, r3
 8002914:	46bd      	mov	sp, r7
 8002916:	b00a      	add	sp, #40	@ 0x28
 8002918:	bd80      	pop	{r7, pc}
 800291a:	46c0      	nop			@ (mov r8, r8)
 800291c:	ffffefff 	.word	0xffffefff

08002920 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b088      	sub	sp, #32
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	603b      	str	r3, [r7, #0]
 800292c:	1dfb      	adds	r3, r7, #7
 800292e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002930:	f7fe fb48 	bl	8000fc4 <HAL_GetTick>
 8002934:	0002      	movs	r2, r0
 8002936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002938:	1a9b      	subs	r3, r3, r2
 800293a:	683a      	ldr	r2, [r7, #0]
 800293c:	18d3      	adds	r3, r2, r3
 800293e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002940:	f7fe fb40 	bl	8000fc4 <HAL_GetTick>
 8002944:	0003      	movs	r3, r0
 8002946:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002948:	4b3a      	ldr	r3, [pc, #232]	@ (8002a34 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	015b      	lsls	r3, r3, #5
 800294e:	0d1b      	lsrs	r3, r3, #20
 8002950:	69fa      	ldr	r2, [r7, #28]
 8002952:	4353      	muls	r3, r2
 8002954:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002956:	e058      	b.n	8002a0a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	3301      	adds	r3, #1
 800295c:	d055      	beq.n	8002a0a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800295e:	f7fe fb31 	bl	8000fc4 <HAL_GetTick>
 8002962:	0002      	movs	r2, r0
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	69fa      	ldr	r2, [r7, #28]
 800296a:	429a      	cmp	r2, r3
 800296c:	d902      	bls.n	8002974 <SPI_WaitFlagStateUntilTimeout+0x54>
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d142      	bne.n	80029fa <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	685a      	ldr	r2, [r3, #4]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	21e0      	movs	r1, #224	@ 0xe0
 8002980:	438a      	bics	r2, r1
 8002982:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	685a      	ldr	r2, [r3, #4]
 8002988:	2382      	movs	r3, #130	@ 0x82
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	429a      	cmp	r2, r3
 800298e:	d113      	bne.n	80029b8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	2380      	movs	r3, #128	@ 0x80
 8002996:	021b      	lsls	r3, r3, #8
 8002998:	429a      	cmp	r2, r3
 800299a:	d005      	beq.n	80029a8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	2380      	movs	r3, #128	@ 0x80
 80029a2:	00db      	lsls	r3, r3, #3
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d107      	bne.n	80029b8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2140      	movs	r1, #64	@ 0x40
 80029b4:	438a      	bics	r2, r1
 80029b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029bc:	2380      	movs	r3, #128	@ 0x80
 80029be:	019b      	lsls	r3, r3, #6
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d110      	bne.n	80029e6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	491a      	ldr	r1, [pc, #104]	@ (8002a38 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80029d0:	400a      	ands	r2, r1
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2180      	movs	r1, #128	@ 0x80
 80029e0:	0189      	lsls	r1, r1, #6
 80029e2:	430a      	orrs	r2, r1
 80029e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	225d      	movs	r2, #93	@ 0x5d
 80029ea:	2101      	movs	r1, #1
 80029ec:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	225c      	movs	r2, #92	@ 0x5c
 80029f2:	2100      	movs	r1, #0
 80029f4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e017      	b.n	8002a2a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	3b01      	subs	r3, #1
 8002a08:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	68ba      	ldr	r2, [r7, #8]
 8002a12:	4013      	ands	r3, r2
 8002a14:	68ba      	ldr	r2, [r7, #8]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	425a      	negs	r2, r3
 8002a1a:	4153      	adcs	r3, r2
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	001a      	movs	r2, r3
 8002a20:	1dfb      	adds	r3, r7, #7
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d197      	bne.n	8002958 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	b008      	add	sp, #32
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	46c0      	nop			@ (mov r8, r8)
 8002a34:	20000000 	.word	0x20000000
 8002a38:	ffffdfff 	.word	0xffffdfff

08002a3c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b08a      	sub	sp, #40	@ 0x28
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
 8002a48:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002a4a:	2317      	movs	r3, #23
 8002a4c:	18fb      	adds	r3, r7, r3
 8002a4e:	2200      	movs	r2, #0
 8002a50:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002a52:	f7fe fab7 	bl	8000fc4 <HAL_GetTick>
 8002a56:	0002      	movs	r2, r0
 8002a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a5a:	1a9b      	subs	r3, r3, r2
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	18d3      	adds	r3, r2, r3
 8002a60:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002a62:	f7fe faaf 	bl	8000fc4 <HAL_GetTick>
 8002a66:	0003      	movs	r3, r0
 8002a68:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	330c      	adds	r3, #12
 8002a70:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002a72:	4b41      	ldr	r3, [pc, #260]	@ (8002b78 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	0013      	movs	r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	189b      	adds	r3, r3, r2
 8002a7c:	00da      	lsls	r2, r3, #3
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	0d1b      	lsrs	r3, r3, #20
 8002a82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a84:	4353      	muls	r3, r2
 8002a86:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002a88:	e068      	b.n	8002b5c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	23c0      	movs	r3, #192	@ 0xc0
 8002a8e:	00db      	lsls	r3, r3, #3
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d10a      	bne.n	8002aaa <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d107      	bne.n	8002aaa <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	2117      	movs	r1, #23
 8002aa2:	187b      	adds	r3, r7, r1
 8002aa4:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002aa6:	187b      	adds	r3, r7, r1
 8002aa8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	3301      	adds	r3, #1
 8002aae:	d055      	beq.n	8002b5c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002ab0:	f7fe fa88 	bl	8000fc4 <HAL_GetTick>
 8002ab4:	0002      	movs	r2, r0
 8002ab6:	6a3b      	ldr	r3, [r7, #32]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d902      	bls.n	8002ac6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d142      	bne.n	8002b4c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685a      	ldr	r2, [r3, #4]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	21e0      	movs	r1, #224	@ 0xe0
 8002ad2:	438a      	bics	r2, r1
 8002ad4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	685a      	ldr	r2, [r3, #4]
 8002ada:	2382      	movs	r3, #130	@ 0x82
 8002adc:	005b      	lsls	r3, r3, #1
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d113      	bne.n	8002b0a <SPI_WaitFifoStateUntilTimeout+0xce>
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	689a      	ldr	r2, [r3, #8]
 8002ae6:	2380      	movs	r3, #128	@ 0x80
 8002ae8:	021b      	lsls	r3, r3, #8
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d005      	beq.n	8002afa <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	689a      	ldr	r2, [r3, #8]
 8002af2:	2380      	movs	r3, #128	@ 0x80
 8002af4:	00db      	lsls	r3, r3, #3
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d107      	bne.n	8002b0a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2140      	movs	r1, #64	@ 0x40
 8002b06:	438a      	bics	r2, r1
 8002b08:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b0e:	2380      	movs	r3, #128	@ 0x80
 8002b10:	019b      	lsls	r3, r3, #6
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d110      	bne.n	8002b38 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4916      	ldr	r1, [pc, #88]	@ (8002b7c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002b22:	400a      	ands	r2, r1
 8002b24:	601a      	str	r2, [r3, #0]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2180      	movs	r1, #128	@ 0x80
 8002b32:	0189      	lsls	r1, r1, #6
 8002b34:	430a      	orrs	r2, r1
 8002b36:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	225d      	movs	r2, #93	@ 0x5d
 8002b3c:	2101      	movs	r1, #1
 8002b3e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	225c      	movs	r2, #92	@ 0x5c
 8002b44:	2100      	movs	r1, #0
 8002b46:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e010      	b.n	8002b6e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002b52:	2300      	movs	r3, #0
 8002b54:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	68ba      	ldr	r2, [r7, #8]
 8002b64:	4013      	ands	r3, r2
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d18e      	bne.n	8002a8a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	0018      	movs	r0, r3
 8002b70:	46bd      	mov	sp, r7
 8002b72:	b00a      	add	sp, #40	@ 0x28
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	46c0      	nop			@ (mov r8, r8)
 8002b78:	20000000 	.word	0x20000000
 8002b7c:	ffffdfff 	.word	0xffffdfff

08002b80 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b086      	sub	sp, #24
 8002b84:	af02      	add	r7, sp, #8
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	685a      	ldr	r2, [r3, #4]
 8002b90:	2382      	movs	r3, #130	@ 0x82
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d113      	bne.n	8002bc0 <SPI_EndRxTransaction+0x40>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	2380      	movs	r3, #128	@ 0x80
 8002b9e:	021b      	lsls	r3, r3, #8
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d005      	beq.n	8002bb0 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	689a      	ldr	r2, [r3, #8]
 8002ba8:	2380      	movs	r3, #128	@ 0x80
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d107      	bne.n	8002bc0 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2140      	movs	r1, #64	@ 0x40
 8002bbc:	438a      	bics	r2, r1
 8002bbe:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	0013      	movs	r3, r2
 8002bca:	2200      	movs	r2, #0
 8002bcc:	2180      	movs	r1, #128	@ 0x80
 8002bce:	f7ff fea7 	bl	8002920 <SPI_WaitFlagStateUntilTimeout>
 8002bd2:	1e03      	subs	r3, r0, #0
 8002bd4:	d007      	beq.n	8002be6 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bda:	2220      	movs	r2, #32
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e026      	b.n	8002c34 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	685a      	ldr	r2, [r3, #4]
 8002bea:	2382      	movs	r3, #130	@ 0x82
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d11f      	bne.n	8002c32 <SPI_EndRxTransaction+0xb2>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	689a      	ldr	r2, [r3, #8]
 8002bf6:	2380      	movs	r3, #128	@ 0x80
 8002bf8:	021b      	lsls	r3, r3, #8
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d005      	beq.n	8002c0a <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	689a      	ldr	r2, [r3, #8]
 8002c02:	2380      	movs	r3, #128	@ 0x80
 8002c04:	00db      	lsls	r3, r3, #3
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d113      	bne.n	8002c32 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002c0a:	68ba      	ldr	r2, [r7, #8]
 8002c0c:	23c0      	movs	r3, #192	@ 0xc0
 8002c0e:	00d9      	lsls	r1, r3, #3
 8002c10:	68f8      	ldr	r0, [r7, #12]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	9300      	str	r3, [sp, #0]
 8002c16:	0013      	movs	r3, r2
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f7ff ff0f 	bl	8002a3c <SPI_WaitFifoStateUntilTimeout>
 8002c1e:	1e03      	subs	r3, r0, #0
 8002c20:	d007      	beq.n	8002c32 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c26:	2220      	movs	r2, #32
 8002c28:	431a      	orrs	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e000      	b.n	8002c34 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	0018      	movs	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	b004      	add	sp, #16
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b086      	sub	sp, #24
 8002c40:	af02      	add	r7, sp, #8
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002c48:	68ba      	ldr	r2, [r7, #8]
 8002c4a:	23c0      	movs	r3, #192	@ 0xc0
 8002c4c:	0159      	lsls	r1, r3, #5
 8002c4e:	68f8      	ldr	r0, [r7, #12]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	0013      	movs	r3, r2
 8002c56:	2200      	movs	r2, #0
 8002c58:	f7ff fef0 	bl	8002a3c <SPI_WaitFifoStateUntilTimeout>
 8002c5c:	1e03      	subs	r3, r0, #0
 8002c5e:	d007      	beq.n	8002c70 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c64:	2220      	movs	r2, #32
 8002c66:	431a      	orrs	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e027      	b.n	8002cc0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c70:	68ba      	ldr	r2, [r7, #8]
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	9300      	str	r3, [sp, #0]
 8002c78:	0013      	movs	r3, r2
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	2180      	movs	r1, #128	@ 0x80
 8002c7e:	f7ff fe4f 	bl	8002920 <SPI_WaitFlagStateUntilTimeout>
 8002c82:	1e03      	subs	r3, r0, #0
 8002c84:	d007      	beq.n	8002c96 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e014      	b.n	8002cc0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002c96:	68ba      	ldr	r2, [r7, #8]
 8002c98:	23c0      	movs	r3, #192	@ 0xc0
 8002c9a:	00d9      	lsls	r1, r3, #3
 8002c9c:	68f8      	ldr	r0, [r7, #12]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	0013      	movs	r3, r2
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f7ff fec9 	bl	8002a3c <SPI_WaitFifoStateUntilTimeout>
 8002caa:	1e03      	subs	r3, r0, #0
 8002cac:	d007      	beq.n	8002cbe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	431a      	orrs	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e000      	b.n	8002cc0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b004      	add	sp, #16
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <memset>:
 8002cc8:	0003      	movs	r3, r0
 8002cca:	1882      	adds	r2, r0, r2
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d100      	bne.n	8002cd2 <memset+0xa>
 8002cd0:	4770      	bx	lr
 8002cd2:	7019      	strb	r1, [r3, #0]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	e7f9      	b.n	8002ccc <memset+0x4>

08002cd8 <__libc_init_array>:
 8002cd8:	b570      	push	{r4, r5, r6, lr}
 8002cda:	2600      	movs	r6, #0
 8002cdc:	4c0c      	ldr	r4, [pc, #48]	@ (8002d10 <__libc_init_array+0x38>)
 8002cde:	4d0d      	ldr	r5, [pc, #52]	@ (8002d14 <__libc_init_array+0x3c>)
 8002ce0:	1b64      	subs	r4, r4, r5
 8002ce2:	10a4      	asrs	r4, r4, #2
 8002ce4:	42a6      	cmp	r6, r4
 8002ce6:	d109      	bne.n	8002cfc <__libc_init_array+0x24>
 8002ce8:	2600      	movs	r6, #0
 8002cea:	f000 f819 	bl	8002d20 <_init>
 8002cee:	4c0a      	ldr	r4, [pc, #40]	@ (8002d18 <__libc_init_array+0x40>)
 8002cf0:	4d0a      	ldr	r5, [pc, #40]	@ (8002d1c <__libc_init_array+0x44>)
 8002cf2:	1b64      	subs	r4, r4, r5
 8002cf4:	10a4      	asrs	r4, r4, #2
 8002cf6:	42a6      	cmp	r6, r4
 8002cf8:	d105      	bne.n	8002d06 <__libc_init_array+0x2e>
 8002cfa:	bd70      	pop	{r4, r5, r6, pc}
 8002cfc:	00b3      	lsls	r3, r6, #2
 8002cfe:	58eb      	ldr	r3, [r5, r3]
 8002d00:	4798      	blx	r3
 8002d02:	3601      	adds	r6, #1
 8002d04:	e7ee      	b.n	8002ce4 <__libc_init_array+0xc>
 8002d06:	00b3      	lsls	r3, r6, #2
 8002d08:	58eb      	ldr	r3, [r5, r3]
 8002d0a:	4798      	blx	r3
 8002d0c:	3601      	adds	r6, #1
 8002d0e:	e7f2      	b.n	8002cf6 <__libc_init_array+0x1e>
 8002d10:	08002dfc 	.word	0x08002dfc
 8002d14:	08002dfc 	.word	0x08002dfc
 8002d18:	08002e00 	.word	0x08002e00
 8002d1c:	08002dfc 	.word	0x08002dfc

08002d20 <_init>:
 8002d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d22:	46c0      	nop			@ (mov r8, r8)
 8002d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d26:	bc08      	pop	{r3}
 8002d28:	469e      	mov	lr, r3
 8002d2a:	4770      	bx	lr

08002d2c <_fini>:
 8002d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d2e:	46c0      	nop			@ (mov r8, r8)
 8002d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d32:	bc08      	pop	{r3}
 8002d34:	469e      	mov	lr, r3
 8002d36:	4770      	bx	lr
