{"topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/init(from:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/init(name:actions:signals:externalVariables:)"]},{"title":"Instance Properties","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/actions","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/externalVariables","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/name","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/signals"]},{"title":"Default Implementations","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/Equatable-Implementations"],"generated":true}],"relationshipsSections":[{"title":"Conforms To","identifiers":["doc:\/\/VHDLMachines\/Se","doc:\/\/VHDLMachines\/SE","doc:\/\/VHDLMachines\/SQ","doc:\/\/VHDLMachines\/SH","doc:\/\/VHDLMachines\/s8SendableP"],"type":"conformsTo","kind":"relationships"}],"schemaVersion":{"major":0,"minor":3,"patch":0},"sections":[],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State"},"kind":"symbol","variants":[{"paths":["\/documentation\/vhdlmachines\/state"],"traits":[{"interfaceLanguage":"swift"}]}],"abstract":[{"text":"A state in a machine.","type":"text"}],"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"State","kind":"identifier"}]}],"kind":"declarations"}],"metadata":{"roleHeading":"Structure","navigatorTitle":[{"text":"State","kind":"identifier"}],"symbolKind":"struct","title":"State","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"State","kind":"identifier"}],"role":"symbol","externalID":"s:12VHDLMachines5StateV","modules":[{"name":"VHDLMachines"}]},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines"]]},"references":{"doc://VHDLMachines/documentation/VHDLMachines/State/externalVariables":{"type":"topic","abstract":[{"text":"The name of the external variables accessed in the state.","type":"text"}],"fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"externalVariables","kind":"identifier"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":"]"}],"url":"\/documentation\/vhdlmachines\/state\/externalvariables","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/externalVariables","title":"externalVariables","kind":"symbol","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/SE":{"type":"unresolvable","title":"Swift.Encodable","identifier":"doc:\/\/VHDLMachines\/SE"},"doc://VHDLMachines/documentation/VHDLMachines/State/signals":{"role":"symbol","title":"signals","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/signals","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"signals","kind":"identifier"},{"text":": [","kind":"text"},{"text":"LocalSignal","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing11LocalSignalV"},{"text":"]","kind":"text"}],"url":"\/documentation\/vhdlmachines\/state\/signals","abstract":[{"text":"The machine signals in the state.","type":"text"}],"kind":"symbol","type":"topic"},"doc://VHDLMachines/documentation/VHDLMachines/State/init(name:actions:signals:externalVariables:)":{"role":"symbol","abstract":[{"text":"Initialises a state with the given properties.","type":"text"}],"type":"topic","title":"init(name:actions:signals:externalVariables:)","url":"\/documentation\/vhdlmachines\/state\/init(name:actions:signals:externalvariables:)","kind":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"text":"name","kind":"externalParam"},{"kind":"text","text":": "},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":", ","kind":"text"},{"text":"actions","kind":"externalParam"},{"text":": [","kind":"text"},{"text":"ActionName","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines10ActionNamea"},{"text":" : ","kind":"text"},{"text":"SynchronousBlock","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing16SynchronousBlockO"},{"text":"], ","kind":"text"},{"text":"signals","kind":"externalParam"},{"text":": [","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing11LocalSignalV","kind":"typeIdentifier","text":"LocalSignal"},{"kind":"text","text":"], "},{"kind":"externalParam","text":"externalVariables"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":"])"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/init(name:actions:signals:externalVariables:)"},"doc://VHDLMachines/documentation/VHDLMachines/State/actions":{"fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"actions","kind":"identifier"},{"text":": [","kind":"text"},{"text":"ActionName","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines10ActionNamea"},{"text":" : ","kind":"text"},{"text":"SynchronousBlock","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing16SynchronousBlockO"},{"text":"]","kind":"text"}],"type":"topic","title":"actions","role":"symbol","url":"\/documentation\/vhdlmachines\/state\/actions","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/actions","abstract":[{"type":"text","text":"The actions in the state."}],"kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/State":{"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"State","kind":"identifier"}],"title":"State","type":"topic","url":"\/documentation\/vhdlmachines\/state","abstract":[{"text":"A state in a machine.","type":"text"}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State","navigatorTitle":[{"text":"State","kind":"identifier"}],"kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/State/name":{"fragments":[{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"name"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"}],"title":"name","type":"topic","url":"\/documentation\/vhdlmachines\/state\/name","abstract":[{"type":"text","text":"The name of the state."}],"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/name","kind":"symbol"},"doc://VHDLMachines/SQ":{"type":"unresolvable","identifier":"doc:\/\/VHDLMachines\/SQ","title":"Swift.Equatable"},"doc://VHDLMachines/Se":{"title":"Swift.Decodable","type":"unresolvable","identifier":"doc:\/\/VHDLMachines\/Se"},"doc://VHDLMachines/SH":{"title":"Swift.Hashable","type":"unresolvable","identifier":"doc:\/\/VHDLMachines\/SH"},"doc://VHDLMachines/s8SendableP":{"identifier":"doc:\/\/VHDLMachines\/s8SendableP","type":"unresolvable","title":"Swift.Sendable"},"doc://VHDLMachines/documentation/VHDLMachines/State/init(from:)":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/init(from:)","kind":"symbol","title":"init(from:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"kind":"externalParam","text":"from"},{"text":": any ","kind":"text"},{"kind":"typeIdentifier","text":"Decoder","preciseIdentifier":"s:s7DecoderP"},{"kind":"text","text":") "},{"kind":"keyword","text":"throws"}],"type":"topic","abstract":[],"url":"\/documentation\/vhdlmachines\/state\/init(from:)","role":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/State/Equatable-Implementations":{"role":"collectionGroup","title":"Equatable Implementations","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/State\/Equatable-Implementations","url":"\/documentation\/vhdlmachines\/state\/equatable-implementations","abstract":[],"kind":"article","type":"topic"}}}