<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/swerv/design/exu/exu_mul_ctl.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-2"></a><span class="c1">// Copyright 2019 Western Digital Corporation or its affiliates.</span>
<a name="l-3"></a><span class="c1">//</span>
<a name="l-4"></a><span class="c1">// Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-5"></a><span class="c1">// you may not use this file except in compliance with the License.</span>
<a name="l-6"></a><span class="c1">// You may obtain a copy of the License at</span>
<a name="l-7"></a><span class="c1">//</span>
<a name="l-8"></a><span class="c1">// http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-9"></a><span class="c1">//</span>
<a name="l-10"></a><span class="c1">// Unless required by applicable law or agreed to in writing, software</span>
<a name="l-11"></a><span class="c1">// distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-12"></a><span class="c1">// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-13"></a><span class="c1">// See the License for the specific language governing permissions and</span>
<a name="l-14"></a><span class="c1">// limitations under the License.</span>
<a name="l-15"></a>
<a name="l-16"></a>
<a name="l-17"></a><span class="k">module</span> <span class="n">exu_mul_ctl</span>
<a name="l-18"></a>   <span class="kn">import</span> <span class="nn">swerv_types::*</span><span class="p">;</span>
<a name="l-19"></a><span class="p">(</span>
<a name="l-20"></a>   <span class="k">input</span> <span class="kt">logic</span>         <span class="n">clk</span><span class="p">,</span>              <span class="c1">// Top level clock</span>
<a name="l-21"></a>   <span class="k">input</span> <span class="kt">logic</span>         <span class="n">active_clk</span><span class="p">,</span>       <span class="c1">// Level 1 active clock</span>
<a name="l-22"></a>   <span class="k">input</span> <span class="kt">logic</span>         <span class="n">clk_override</span><span class="p">,</span>     <span class="c1">// Override clock enables</span>
<a name="l-23"></a>   <span class="k">input</span> <span class="kt">logic</span>         <span class="n">rst_l</span><span class="p">,</span>            <span class="c1">// Reset</span>
<a name="l-24"></a>   <span class="k">input</span> <span class="kt">logic</span>         <span class="n">scan_mode</span><span class="p">,</span>        <span class="c1">// Scan mode</span>
<a name="l-25"></a>
<a name="l-26"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">a</span><span class="p">,</span>                <span class="c1">// A operand</span>
<a name="l-27"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">b</span><span class="p">,</span>                <span class="c1">// B operand</span>
<a name="l-28"></a>
<a name="l-29"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">lsu_result_dc3</span><span class="p">,</span>   <span class="c1">// Load result used in E1 bypass</span>
<a name="l-30"></a>
<a name="l-31"></a>   <span class="k">input</span> <span class="kt">logic</span>         <span class="n">freeze</span><span class="p">,</span>           <span class="c1">// Pipeline freeze</span>
<a name="l-32"></a>
<a name="l-33"></a>   <span class="k">input</span> <span class="n">mul_pkt_t</span>     <span class="n">mp</span><span class="p">,</span>               <span class="c1">// valid, rs1_sign, rs2_sign, low, load_mul_rs1_bypass_e1, load_mul_rs2_bypass_e1</span>
<a name="l-34"></a>
<a name="l-35"></a>
<a name="l-36"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">out</span>               <span class="c1">// Result</span>
<a name="l-37"></a>
<a name="l-38"></a>   <span class="p">);</span>
<a name="l-39"></a>
<a name="l-40"></a>
<a name="l-41"></a>   <span class="kt">logic</span>                <span class="n">valid_e1</span><span class="p">,</span> <span class="n">valid_e2</span><span class="p">;</span>
<a name="l-42"></a>   <span class="kt">logic</span>                <span class="n">mul_c1_e1_clken</span><span class="p">,</span>   <span class="n">mul_c1_e2_clken</span><span class="p">,</span>   <span class="n">mul_c1_e3_clken</span><span class="p">;</span>
<a name="l-43"></a>   <span class="kt">logic</span>                <span class="n">exu_mul_c1_e1_clk</span><span class="p">,</span> <span class="n">exu_mul_c1_e2_clk</span><span class="p">,</span> <span class="n">exu_mul_c1_e3_clk</span><span class="p">;</span>
<a name="l-44"></a>
<a name="l-45"></a>   <span class="kt">logic</span>        <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">a_ff_e1</span><span class="p">,</span> <span class="n">a_e1</span><span class="p">;</span>
<a name="l-46"></a>   <span class="kt">logic</span>        <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">b_ff_e1</span><span class="p">,</span> <span class="n">b_e1</span><span class="p">;</span>
<a name="l-47"></a>   <span class="kt">logic</span>                <span class="n">load_mul_rs1_bypass_e1</span><span class="p">,</span> <span class="n">load_mul_rs2_bypass_e1</span><span class="p">;</span>
<a name="l-48"></a>   <span class="kt">logic</span>                <span class="n">rs1_sign_e1</span><span class="p">,</span> <span class="n">rs1_neg_e1</span><span class="p">;</span>
<a name="l-49"></a>   <span class="kt">logic</span>                <span class="n">rs2_sign_e1</span><span class="p">,</span> <span class="n">rs2_neg_e1</span><span class="p">;</span>
<a name="l-50"></a>   <span class="kt">logic</span> <span class="kt">signed</span> <span class="p">[</span><span class="mi">32</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">a_ff_e2</span><span class="p">,</span> <span class="n">b_ff_e2</span><span class="p">;</span>
<a name="l-51"></a>   <span class="kt">logic</span>        <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">prod_e3</span><span class="p">;</span>
<a name="l-52"></a>   <span class="kt">logic</span>                <span class="n">low_e1</span><span class="p">,</span> <span class="n">low_e2</span><span class="p">,</span> <span class="n">low_e3</span><span class="p">;</span>
<a name="l-53"></a>
<a name="l-54"></a>
<a name="l-55"></a>   <span class="c1">// --------------------------- Clock gating   ----------------------------------</span>
<a name="l-56"></a>
<a name="l-57"></a>   <span class="c1">// C1 clock enables</span>
<a name="l-58"></a>   <span class="k">assign</span> <span class="n">mul_c1_e1_clken</span>        <span class="o">=</span> <span class="p">(</span><span class="n">mp</span><span class="p">.</span><span class="n">valid</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">freeze</span><span class="p">;</span>
<a name="l-59"></a>   <span class="k">assign</span> <span class="n">mul_c1_e2_clken</span>        <span class="o">=</span> <span class="p">(</span><span class="n">valid_e1</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">freeze</span><span class="p">;</span>
<a name="l-60"></a>   <span class="k">assign</span> <span class="n">mul_c1_e3_clken</span>        <span class="o">=</span> <span class="p">(</span><span class="n">valid_e2</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">freeze</span><span class="p">;</span>
<a name="l-61"></a>
<a name="l-62"></a><span class="no">`ifndef</span> <span class="n">RV_FPGA_OPTIMIZE</span>
<a name="l-63"></a>   <span class="c1">// C1 - 1 clock pulse for data</span>
<a name="l-64"></a>   <span class="n">rvclkhdr</span> <span class="n">exu_mul_c1e1_cgc</span>     <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mul_c1_e1_clken</span><span class="p">),</span>   <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">exu_mul_c1_e1_clk</span><span class="p">));</span>   <span class="c1">// ifndef FPGA_OPTIMIZE</span>
<a name="l-65"></a>   <span class="n">rvclkhdr</span> <span class="n">exu_mul_c1e2_cgc</span>     <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mul_c1_e2_clken</span><span class="p">),</span>   <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">exu_mul_c1_e2_clk</span><span class="p">));</span>   <span class="c1">// ifndef FPGA_OPTIMIZE</span>
<a name="l-66"></a>   <span class="n">rvclkhdr</span> <span class="n">exu_mul_c1e3_cgc</span>     <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mul_c1_e3_clken</span><span class="p">),</span>   <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">exu_mul_c1_e3_clk</span><span class="p">));</span>   <span class="c1">// ifndef FPGA_OPTIMIZE</span>
<a name="l-67"></a><span class="no">`endif</span>
<a name="l-68"></a>
<a name="l-69"></a>
<a name="l-70"></a>   <span class="c1">// --------------------------- Input flops    ----------------------------------</span>
<a name="l-71"></a>
<a name="l-72"></a>   <span class="n">rvdffs</span>      <span class="p">#(</span><span class="mi">1</span><span class="p">)</span>  <span class="n">valid_e1_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mp</span><span class="p">.</span><span class="n">valid</span><span class="p">),</span>                  <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">valid_e1</span><span class="p">),</span>               <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span>        <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="o">~</span><span class="n">freeze</span><span class="p">));</span>
<a name="l-73"></a>
<a name="l-74"></a>   <span class="n">rvdff_fpga</span>  <span class="p">#(</span><span class="mi">1</span><span class="p">)</span>  <span class="n">rs1_sign_e1_ff</span>   <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mp</span><span class="p">.</span><span class="n">rs1_sign</span><span class="p">),</span>               <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">rs1_sign_e1</span><span class="p">),</span>            <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">exu_mul_c1_e1_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">mul_c1_e1_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-75"></a>   <span class="n">rvdff_fpga</span>  <span class="p">#(</span><span class="mi">1</span><span class="p">)</span>  <span class="n">rs2_sign_e1_ff</span>   <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mp</span><span class="p">.</span><span class="n">rs2_sign</span><span class="p">),</span>               <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">rs2_sign_e1</span><span class="p">),</span>            <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">exu_mul_c1_e1_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">mul_c1_e1_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-76"></a>   <span class="n">rvdff_fpga</span>  <span class="p">#(</span><span class="mi">1</span><span class="p">)</span>  <span class="n">low_e1_ff</span>        <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mp</span><span class="p">.</span><span class="n">low</span><span class="p">),</span>                    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">low_e1</span><span class="p">),</span>                 <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">exu_mul_c1_e1_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">mul_c1_e1_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-77"></a>   <span class="n">rvdff_fpga</span>  <span class="p">#(</span><span class="mi">1</span><span class="p">)</span>  <span class="n">ld_rs1_byp_e1_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mp</span><span class="p">.</span><span class="n">load_mul_rs1_bypass_e1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">load_mul_rs1_bypass_e1</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">exu_mul_c1_e1_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">mul_c1_e1_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-78"></a>   <span class="n">rvdff_fpga</span>  <span class="p">#(</span><span class="mi">1</span><span class="p">)</span>  <span class="n">ld_rs2_byp_e1_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mp</span><span class="p">.</span><span class="n">load_mul_rs2_bypass_e1</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">load_mul_rs2_bypass_e1</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">exu_mul_c1_e1_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">mul_c1_e1_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-79"></a>
<a name="l-80"></a>   <span class="n">rvdffe</span>  <span class="p">#(</span><span class="mi">32</span><span class="p">)</span> <span class="n">a_e1_ff</span>          <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">a</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>                   <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">a_ff_e1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>          <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mul_c1_e1_clken</span><span class="p">));</span>
<a name="l-81"></a>   <span class="n">rvdffe</span>  <span class="p">#(</span><span class="mi">32</span><span class="p">)</span> <span class="n">b_e1_ff</span>          <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">b</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>                   <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">b_ff_e1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>          <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mul_c1_e1_clken</span><span class="p">));</span>
<a name="l-82"></a>
<a name="l-83"></a>
<a name="l-84"></a>
<a name="l-85"></a>   <span class="c1">// --------------------------- E1 Logic Stage ----------------------------------</span>
<a name="l-86"></a>
<a name="l-87"></a>   <span class="k">assign</span> <span class="n">a_e1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>             <span class="o">=</span> <span class="p">(</span><span class="n">load_mul_rs1_bypass_e1</span><span class="p">)</span>  <span class="o">?</span>  <span class="n">lsu_result_dc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="o">:</span>  <span class="n">a_ff_e1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-88"></a>   <span class="k">assign</span> <span class="n">b_e1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>             <span class="o">=</span> <span class="p">(</span><span class="n">load_mul_rs2_bypass_e1</span><span class="p">)</span>  <span class="o">?</span>  <span class="n">lsu_result_dc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="o">:</span>  <span class="n">b_ff_e1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-89"></a>
<a name="l-90"></a>   <span class="k">assign</span> <span class="n">rs1_neg_e1</span>             <span class="o">=</span>  <span class="n">rs1_sign_e1</span> <span class="o">&amp;</span> <span class="n">a_e1</span><span class="p">[</span><span class="mi">31</span><span class="p">];</span>
<a name="l-91"></a>   <span class="k">assign</span> <span class="n">rs2_neg_e1</span>             <span class="o">=</span>  <span class="n">rs2_sign_e1</span> <span class="o">&amp;</span> <span class="n">b_e1</span><span class="p">[</span><span class="mi">31</span><span class="p">];</span>
<a name="l-92"></a>
<a name="l-93"></a>
<a name="l-94"></a>   <span class="n">rvdffs</span>       <span class="p">#(</span><span class="mi">1</span><span class="p">)</span>  <span class="n">valid_e2_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">valid_e1</span><span class="p">),</span>                  <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">valid_e2</span><span class="p">),</span>          <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span>        <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="o">~</span><span class="n">freeze</span><span class="p">));</span>
<a name="l-95"></a>
<a name="l-96"></a>   <span class="n">rvdff_fpga</span>   <span class="p">#(</span><span class="mi">1</span><span class="p">)</span>    <span class="n">low_e2_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">low_e1</span><span class="p">),</span>                    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">low_e2</span><span class="p">),</span>            <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">exu_mul_c1_e2_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">mul_c1_e2_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-97"></a>
<a name="l-98"></a>   <span class="n">rvdffe</span>  <span class="p">#(</span><span class="mi">33</span><span class="p">)</span> <span class="n">a_e2_ff</span>          <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">rs1_neg_e1</span><span class="p">,</span> <span class="n">a_e1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}),</span>  <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">a_ff_e2</span><span class="p">[</span><span class="mi">32</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>          <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mul_c1_e2_clken</span><span class="p">));</span>
<a name="l-99"></a>   <span class="n">rvdffe</span>  <span class="p">#(</span><span class="mi">33</span><span class="p">)</span> <span class="n">b_e2_ff</span>          <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">rs2_neg_e1</span><span class="p">,</span> <span class="n">b_e1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}),</span>  <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">b_ff_e2</span><span class="p">[</span><span class="mi">32</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>          <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mul_c1_e2_clken</span><span class="p">));</span>
<a name="l-100"></a>
<a name="l-101"></a>
<a name="l-102"></a>
<a name="l-103"></a>   <span class="c1">// ---------------------- E2 Logic Stage --------------------------</span>
<a name="l-104"></a>
<a name="l-105"></a>
<a name="l-106"></a>   <span class="kt">logic</span> <span class="kt">signed</span> <span class="p">[</span><span class="mi">65</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">prod_e2</span><span class="p">;</span>
<a name="l-107"></a>
<a name="l-108"></a>   <span class="k">assign</span> <span class="n">prod_e2</span><span class="p">[</span><span class="mi">65</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>          <span class="o">=</span>  <span class="n">a_ff_e2</span>  <span class="o">*</span>  <span class="n">b_ff_e2</span><span class="p">;</span>
<a name="l-109"></a>
<a name="l-110"></a>   <span class="n">rvdff_fpga</span>  <span class="p">#(</span><span class="mi">1</span><span class="p">)</span>    <span class="n">low_e3_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">low_e2</span><span class="p">),</span>                    <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">low_e3</span><span class="p">),</span>                 <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">exu_mul_c1_e3_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">clken</span><span class="p">(</span><span class="n">mul_c1_e3_clken</span><span class="p">),</span> <span class="p">.</span><span class="n">rawclk</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
<a name="l-111"></a>
<a name="l-112"></a>   <span class="n">rvdffe</span>      <span class="p">#(</span><span class="mi">64</span><span class="p">)</span> <span class="n">prod_e3_ff</span>       <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">prod_e2</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>             <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">prod_e3</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span>          <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mul_c1_e3_clken</span><span class="p">));</span>
<a name="l-113"></a>
<a name="l-114"></a>
<a name="l-115"></a>
<a name="l-116"></a>   <span class="c1">// ----------------------- E3 Logic Stage -------------------------</span>
<a name="l-117"></a>
<a name="l-118"></a>
<a name="l-119"></a>   <span class="k">assign</span> <span class="n">out</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>            <span class="o">=</span> <span class="n">low_e3</span>  <span class="o">?</span>  <span class="n">prod_e3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="o">:</span>  <span class="n">prod_e3</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">];</span>
<a name="l-120"></a>
<a name="l-121"></a>
<a name="l-122"></a><span class="k">endmodule</span> <span class="c1">// exu_mul_ctl</span>
</pre></div>
</td></tr></table>
  </body>
</html>