{"auto_keywords": [{"score": 0.03104244392514206, "phrase": "voronoi"}, {"score": 0.00481495049065317, "phrase": "multiple_scan_trees"}, {"score": 0.004620093797504386, "phrase": "test_application_time"}, {"score": 0.003555902292752528, "phrase": "scan_tree"}, {"score": 0.00327356326590461, "phrase": "compatibility-based_clique_partition_algorithm"}, {"score": 0.0027741761880779535, "phrase": "physical_connections"}, {"score": 0.0026252106881752067, "phrase": "higher_test_data_compression"}, {"score": 0.0021940118003312397, "phrase": "test_power_consumption"}, {"score": 0.0021049977753042253, "phrase": "previous_methods"}], "paper_keywords": [""], "paper_abstract": "This layout-aware, interconnect-driven multiple-scan-tree synthesis methodology applies a density-driven dynamic-clustering algorithm to determine scan cells in each scan tree. The method uses a compatibility-based clique partition algorithm to determine tree topology, and a Voronoi diagram to establish physical connections. It achieves higher test data compression and far lower test application time, with lower routing length and test power consumption, than previous methods.", "paper_title": "Synthesizing Multiple Scan Trees to Optimize Test Application Time", "paper_id": "WOS:000288224400007"}