#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Oct 13 17:16:13 2017
# Process ID: 549
# Current directory: /home/miguel
# Command line: vivado
# Log file: /home/miguel/vivado.log
# Journal file: /home/miguel/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/behav'
xvhdl -m64 --relax -prj circuito_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto bfdaffe773fb464c90fbbd9a97b52a94 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot circuito_tb_behav xil_defaultlib.circuito_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/miguel/Desktop/Untitled -notrace
source Folder -notrace
couldn't read file "Folder": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 13 17:16:46 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "circuito_tb_behav -key {Behavioral:sim_1:Functional:circuito_tb} -tclbatch {circuito_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source circuito_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'circuito_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/behav'
xvhdl -m64 --relax -prj circuito_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto bfdaffe773fb464c90fbbd9a97b52a94 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot circuito_tb_behav xil_defaultlib.circuito_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/behav'
xvhdl -m64 --relax -prj circuito_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto bfdaffe773fb464c90fbbd9a97b52a94 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot circuito_tb_behav xil_defaultlib.circuito_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/constrs_1/imports/lab0Files/Basys3_Master.xdc]
Finished Parsing XDC File [/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/constrs_1/imports/lab0Files/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6380.723 ; gain = 384.246 ; free physical = 2574 ; free virtual = 12981
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v"
write_verilog: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 6446.301 ; gain = 63.578 ; free physical = 2509 ; free virtual = 12916
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
xvlog -m64 --relax -prj circuito_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module disp7
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj circuito_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto bfdaffe773fb464c90fbbd9a97b52a94 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot circuito_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.circuito_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_time_synth

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/miguel/Desktop/Untitled -notrace
source Folder -notrace
couldn't read file "Folder": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 13 17:44:35 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "circuito_tb_time_synth -key {Post-Synthesis:sim_1:Timing:circuito_tb} -tclbatch {circuito_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source circuito_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'circuito_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 6767.262 ; gain = 770.785 ; free physical = 2174 ; free virtual = 12582
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
xvlog -m64 --relax -prj circuito_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module disp7
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj circuito_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto bfdaffe773fb464c90fbbd9a97b52a94 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot circuito_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.circuito_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 13 17:47:08 2017] Launched synth_1...
Run output will be captured here: /home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/synth_1/runme.log
[Fri Oct 13 17:47:08 2017] Launched impl_1...
Run output will be captured here: /home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:28:34
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183741512A
set_property PROGRAM.FILE {/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/impl_1/fpga_basicIO.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/impl_1/fpga_basicIO.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib [/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd:1]
[Fri Oct 13 17:50:37 2017] Launched synth_1...
Run output will be captured here: /home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib [/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd:1]
[Fri Oct 13 17:51:59 2017] Launched synth_1...
Run output will be captured here: /home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/synth_1/runme.log
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
xvlog -m64 --relax -prj circuito_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module disp7
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj circuito_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto bfdaffe773fb464c90fbbd9a97b52a94 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot circuito_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.circuito_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/constrs_1/imports/lab0Files/Basys3_Master.xdc]
Finished Parsing XDC File [/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/constrs_1/imports/lab0Files/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
xvlog -m64 --relax -prj circuito_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module disp7
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj circuito_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto bfdaffe773fb464c90fbbd9a97b52a94 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot circuito_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.circuito_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_time_synth

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/miguel/Desktop/Untitled -notrace
source Folder -notrace
couldn't read file "Folder": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 13 17:53:51 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "circuito_tb_time_synth -key {Post-Synthesis:sim_1:Timing:circuito_tb} -tclbatch {circuito_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source circuito_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'circuito_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6936.590 ; gain = 43.230 ; free physical = 1767 ; free virtual = 12173
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
xvlog -m64 --relax -prj circuito_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module disp7
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj circuito_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto bfdaffe773fb464c90fbbd9a97b52a94 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot circuito_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.circuito_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
xvlog -m64 --relax -prj circuito_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module disp7
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj circuito_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto bfdaffe773fb464c90fbbd9a97b52a94 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot circuito_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.circuito_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'circuito_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
xvlog -m64 --relax -prj circuito_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing/circuito_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module disp7
INFO: [VRFC 10-311] analyzing module fpga_basicIO
INFO: [VRFC 10-311] analyzing module glbl
xvhdl -m64 --relax -prj circuito_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sources_1/imports/lab2/circuito.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.srcs/sim_1/imports/lab2/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity circuito_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.sim/sim_1/synth/timing'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto bfdaffe773fb464c90fbbd9a97b52a94 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot circuito_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.circuito_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito [circuito_default]
Compiling architecture behavior of entity xil_defaultlib.circuito_tb
Built simulation snapshot circuito_tb_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 13 18:01:32 2017] Launched synth_1...
Run output will be captured here: /home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/synth_1/runme.log
[Fri Oct 13 18:01:33 2017] Launched impl_1...
Run output will be captured here: /home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/impl_1/fpga_basicIO.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
close_hw
archive_project {/home/miguel/Desktop/Untitled Folder 2/P1_grupo5.xpr.zip} -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-549-M' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/miguel/Desktop/Untitled Folder 2/P1_grupo5.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct 13 18:33:48 2017] Launched synth_1...
Run output will be captured here: /home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/synth_1/runme.log
[Fri Oct 13 18:33:48 2017] Launched impl_1...
Run output will be captured here: /home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:28:34
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183741512A
set_property PROGRAM.FILE {/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/impl_1/fpga_basicIO.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {/home/miguel/Desktop/Untitled Folder 2/project_1/project_1.runs/impl_1/fpga_basicIO.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
archive_project /home/miguel/Desktop/P1_Grupo5.xpr.zip -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-549-M' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
