Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 20 12:49:38 2023
| Host         : DESKTOP-V1MUKKM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DAC_timing_summary_routed.rpt -pb DAC_timing_summary_routed.pb -rpx DAC_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  124         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (264)
5. checking no_input_delay (11)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 124 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (264)
--------------------------------------------------
 There are 264 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  305          inf        0.000                      0                  305           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           305 Endpoints
Min Delay           305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=125, routed)         3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.804ns  (logic 4.685ns (47.783%)  route 5.119ns (52.217%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y152        FDPE                         0.000     0.000 r  seg_sel_reg[7]/C
    SLICE_X84Y152        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  seg_sel_reg[7]/Q
                         net (fo=5, routed)           0.891     1.369    seg_sel_OBUF[7]
    SLICE_X84Y153        LUT4 (Prop_lut4_I0_O)        0.295     1.664 r  seg_data_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.299     1.963    seg_data_OBUF[7]_inst_i_3_n_0
    SLICE_X84Y153        LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  seg_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           1.030     3.117    seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X85Y153        LUT6 (Prop_lut6_I0_O)        0.124     3.241 f  seg_data_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.806     4.047    seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X85Y152        LUT6 (Prop_lut6_I0_O)        0.124     4.171 r  seg_data_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.093     6.264    seg_data_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.540     9.804 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.804    seg_data[3]
    J1                                                                r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.743ns  (logic 4.691ns (48.152%)  route 5.051ns (51.848%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y152        FDPE                         0.000     0.000 r  seg_sel_reg[7]/C
    SLICE_X84Y152        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  seg_sel_reg[7]/Q
                         net (fo=5, routed)           0.891     1.369    seg_sel_OBUF[7]
    SLICE_X84Y153        LUT4 (Prop_lut4_I0_O)        0.295     1.664 r  seg_data_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.299     1.963    seg_data_OBUF[7]_inst_i_3_n_0
    SLICE_X84Y153        LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  seg_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           1.030     3.117    seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X85Y153        LUT6 (Prop_lut6_I0_O)        0.124     3.241 f  seg_data_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.806     4.047    seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X85Y152        LUT6 (Prop_lut6_I0_O)        0.124     4.171 r  seg_data_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           2.025     6.196    seg_data_OBUF[2]
    E4                   OBUF (Prop_obuf_I_O)         3.546     9.743 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.743    seg_data[4]
    E4                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.609ns  (logic 4.699ns (48.902%)  route 4.910ns (51.098%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y152        FDPE                         0.000     0.000 r  seg_sel_reg[7]/C
    SLICE_X84Y152        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  seg_sel_reg[7]/Q
                         net (fo=5, routed)           0.891     1.369    seg_sel_OBUF[7]
    SLICE_X84Y153        LUT4 (Prop_lut4_I0_O)        0.295     1.664 r  seg_data_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.299     1.963    seg_data_OBUF[7]_inst_i_3_n_0
    SLICE_X84Y153        LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  seg_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           1.030     3.117    seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X85Y153        LUT6 (Prop_lut6_I0_O)        0.124     3.241 f  seg_data_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.806     4.047    seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X85Y152        LUT6 (Prop_lut6_I0_O)        0.124     4.171 r  seg_data_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.884     6.055    seg_data_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.554     9.609 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.609    seg_data[7]
    F1                                                                r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 4.683ns (49.521%)  route 4.773ns (50.479%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y152        FDPE                         0.000     0.000 r  seg_sel_reg[7]/C
    SLICE_X84Y152        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  seg_sel_reg[7]/Q
                         net (fo=5, routed)           0.891     1.369    seg_sel_OBUF[7]
    SLICE_X84Y153        LUT4 (Prop_lut4_I0_O)        0.295     1.664 r  seg_data_OBUF[7]_inst_i_3/O
                         net (fo=2, routed)           0.299     1.963    seg_data_OBUF[7]_inst_i_3_n_0
    SLICE_X84Y153        LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  seg_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           1.030     3.117    seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X85Y153        LUT6 (Prop_lut6_I0_O)        0.124     3.241 f  seg_data_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.806     4.047    seg_data_OBUF[7]_inst_i_2_n_0
    SLICE_X85Y152        LUT6 (Prop_lut6_I0_O)        0.124     4.171 r  seg_data_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.747     5.918    seg_data_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.538     9.456 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.456    seg_data[2]
    J3                                                                r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_2_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 1.648ns (23.997%)  route 5.219ns (76.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.217     3.741    O1/rst_IBUF
    SLICE_X85Y149        LUT1 (Prop_lut1_I0_O)        0.124     3.865 f  O1/FSM_onehot_state[2]_i_2/O
                         net (fo=107, routed)         3.002     6.867    O1_n_9
    SLICE_X80Y160        FDCE                                         f  cnt_2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_2_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 1.648ns (23.997%)  route 5.219ns (76.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.217     3.741    O1/rst_IBUF
    SLICE_X85Y149        LUT1 (Prop_lut1_I0_O)        0.124     3.865 f  O1/FSM_onehot_state[2]_i_2/O
                         net (fo=107, routed)         3.002     6.867    O1_n_9
    SLICE_X80Y160        FDCE                                         f  cnt_2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_2_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 1.648ns (23.997%)  route 5.219ns (76.003%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.217     3.741    O1/rst_IBUF
    SLICE_X85Y149        LUT1 (Prop_lut1_I0_O)        0.124     3.865 f  O1/FSM_onehot_state[2]_i_2/O
                         net (fo=107, routed)         3.002     6.867    O1_n_9
    SLICE_X80Y160        FDCE                                         f  cnt_2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_a_b_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_a_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.820ns  (logic 4.001ns (58.656%)  route 2.820ns (41.344%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDRE                         0.000     0.000 r  dac_a_b_reg/C
    SLICE_X85Y119        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_a_b_reg/Q
                         net (fo=1, routed)           2.820     3.276    dac_a_b_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.545     6.820 r  dac_a_b_OBUF_inst/O
                         net (fo=0)                   0.000     6.820    dac_a_b
    G2                                                                r  dac_a_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_2_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.818ns  (logic 1.648ns (24.169%)  route 5.170ns (75.831%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.217     3.741    O1/rst_IBUF
    SLICE_X85Y149        LUT1 (Prop_lut1_I0_O)        0.124     3.865 f  O1/FSM_onehot_state[2]_i_2/O
                         net (fo=107, routed)         2.953     6.818    O1_n_9
    SLICE_X80Y161        FDCE                                         f  cnt_2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O1/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y134        FDCE                         0.000     0.000 r  O1/btn_reg_reg[0]/C
    SLICE_X85Y134        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[0]
    SLICE_X85Y134        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[0]_i_1_n_0
    SLICE_X85Y134        FDCE                                         r  O1/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDCE                         0.000     0.000 r  O1/btn_reg_reg[1]/C
    SLICE_X85Y136        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[1]
    SLICE_X85Y136        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[1]_i_1_n_0
    SLICE_X85Y136        FDCE                                         r  O1/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDCE                         0.000     0.000 r  O1/btn_reg_reg[2]/C
    SLICE_X85Y130        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[2]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[2]
    SLICE_X85Y130        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[2]_i_1_n_0
    SLICE_X85Y130        FDCE                                         r  O1/btn_trig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDCE                         0.000     0.000 r  O1/btn_reg_reg[4]/C
    SLICE_X83Y125        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[4]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[4]
    SLICE_X83Y125        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[4]_i_1_n_0
    SLICE_X83Y125        FDCE                                         r  O1/btn_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDCE                         0.000     0.000 r  O1/btn_reg_reg[8]/C
    SLICE_X85Y129        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[8]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[8]
    SLICE_X85Y129        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[8]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[8]_i_1_n_0
    SLICE_X85Y129        FDCE                                         r  O1/btn_trig_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_sel_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDCE                         0.000     0.000 r  seg_sel_reg[0]/C
    SLICE_X84Y147        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  seg_sel_reg[0]/Q
                         net (fo=3, routed)           0.128     0.292    seg_sel_OBUF[0]
    SLICE_X85Y145        FDPE                                         r  seg_sel_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.080%)  route 0.128ns (43.920%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y147        FDPE                         0.000     0.000 r  seg_sel_reg[2]/C
    SLICE_X84Y147        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg_sel_reg[2]/Q
                         net (fo=5, routed)           0.128     0.292    seg_sel_OBUF[2]
    SLICE_X85Y145        FDPE                                         r  seg_sel_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_sel_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_sel_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (55.031%)  route 0.134ns (44.969%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y152        FDPE                         0.000     0.000 r  seg_sel_reg[6]/C
    SLICE_X84Y152        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  seg_sel_reg[6]/Q
                         net (fo=5, routed)           0.134     0.298    seg_sel_OBUF[6]
    SLICE_X84Y152        FDPE                                         r  seg_sel_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_temp_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.763%)  route 0.135ns (45.237%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE                         0.000     0.000 r  dac_d_temp_reg[7]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  dac_d_temp_reg[7]/Q
                         net (fo=4, routed)           0.135     0.299    dac_d_temp_reg[7]
    SLICE_X85Y129        FDCE                                         r  led_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDCE                         0.000     0.000 r  O1/btn_reg_reg[3]/C
    SLICE_X84Y126        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[3]
    SLICE_X84Y126        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[3]_i_1_n_0
    SLICE_X84Y126        FDCE                                         r  O1/btn_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------





