proc main(uint128 a0_0, uint128 a1_0, uint128 a2_0, uint128 a3_0, uint64 b0_0, uint64 b1_0, uint64 b2_0, uint64 b3_0) =
{ true && and [a0_0 <u 324518553658426726783156020576256@128, a1_0 <u 324518553658426726783156020576256@128, a2_0 <u 324518553658426726783156020576256@128, a3_0 <u 324518553658426726783156020576256@128, add (mul (uext b0_0 192) (1@256)) (add (mul (uext b1_0 192) (18446744073709551616@256)) (add (mul (uext b2_0 192) (340282366920938463463374607431768211456@256)) (mul (uext b3_0 192) (6277101735386680763835789423207666416102355444464034512896@256)))) <u add (mul (uext 18446744073709551615@64 192) (1@256)) (add (mul (uext 4294967295@64 192) (18446744073709551616@256)) (add (mul (uext 0@64 192) (340282366920938463463374607431768211456@256)) (mul (uext 18446744069414584321@64 192) (6277101735386680763835789423207666416102355444464034512896@256))))] }
vpc v3_1@uint128 b0_0;
add v4_1 a0_0 v3_1;
vpc v7_1@uint128 b1_0;
add v8_1 a1_0 v7_1;
vpc v11_1@uint128 b2_0;
add v12_1 a2_0 v11_1;
vpc v15_1@uint128 b3_0;
add v16_1 a3_0 v15_1;
{ v4_1 + (v8_1 * 18446744073709551616) + (v12_1 * 340282366920938463463374607431768211456) + (v16_1 * 6277101735386680763835789423207666416102355444464034512896) = a0_0 + (a1_0 * 18446744073709551616) + (a2_0 * 340282366920938463463374607431768211456) + (a3_0 * 6277101735386680763835789423207666416102355444464034512896) + b0_0 + (b1_0 * 18446744073709551616) + (b2_0 * 340282366920938463463374607431768211456) + (b3_0 * 6277101735386680763835789423207666416102355444464034512896) (mod 18446744073709551615 + (4294967295 * 18446744073709551616) + (0 * 340282366920938463463374607431768211456) + (18446744069414584321 * 6277101735386680763835789423207666416102355444464034512896)) && and [v4_1 <u 649037107316853453566312041152512@128, v8_1 <u 649037107316853453566312041152512@128, v12_1 <u 649037107316853453566312041152512@128, v16_1 <u 649037107316853453566312041152512@128] }