d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1   -part GW2AR_18  -package eLQFP144  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\synlog\report\rdfifo_premap.xml -merge_inferred_clocks 0  -implementation  rev_1  -ovm  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\rdfifo.vm  -conchk_prepass  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\rdfifo_cck.rpt   -autoconstraint  -freq 150.000   C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\synwork\rdfifo_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\synwork\rdfifo_prem.srd  -qsap  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\rdfifo.sap  -devicelib  d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v  -ologparam  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\syntmp\rdfifo.plg  -osyn  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\synwork\rdfifo_prem.srd  -prjdir  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\  -prjname  FIFO  -log  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\rdfifo\fifo_top\temp\FIFO\rev_1\synlog\rdfifo_premap.srr  -sn  2019.03  -jobname  "premap" 
relcom:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2AR_18 -package eLQFP144 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\rdfifo_premap.xml -merge_inferred_clocks 0 -implementation rev_1 -ovm ..\rdfifo.vm -conchk_prepass ..\rdfifo_cck.rpt -autoconstraint -freq 150.000 ..\synwork\rdfifo_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\rdfifo_prem.srd -qsap ..\rdfifo.sap -devicelib d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v -ologparam rdfifo.plg -osyn ..\synwork\rdfifo_prem.srd -prjdir ..\..\ -prjname FIFO -log ..\synlog\rdfifo_premap.srr -sn 2019.03 -jobname "premap"
rc:0 success:1 runtime:4
file:..\rdfifo.vm|io:o|time:0|size:-1|exec:0|csum:
file:..\rdfifo_cck.rpt|io:o|time:1574251479|size:3755|exec:0|csum:
file:..\synwork\rdfifo_mult.srs|io:i|time:1574251475|size:2462|exec:0|csum:76DE067E06A100B220443CA0E89FD779
file:..\synwork\rdfifo_prem.srd|io:o|time:1574251478|size:43619|exec:0|csum:
file:..\rdfifo.sap|io:o|time:1574251479|size:216|exec:0|csum:
file:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1564767964|size:120730|exec:0|csum:E2B897C94FCEA96C10FD3386E2E04249
file:rdfifo.plg|io:o|time:1574251475|size:0|exec:0|csum:
file:..\synwork\rdfifo_prem.srd|io:o|time:1574251478|size:43619|exec:0|csum:
file:..\synlog\rdfifo_premap.srr|io:o|time:1574251479|size:6334|exec:0|csum:
file:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1566997978|size:39921152|exec:1|csum:0AEF8A2DA98D066C6220B9163A1DDE13
