// Seed: 873862099
module module_0 (
    output tri1  id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  uwire id_3
);
  assign id_0 = -1'b0;
  wire id_5;
  wor id_6, id_7, id_8, id_9;
  assign id_8 = ({1});
  parameter id_10 = 1;
  uwire id_11;
  wire  id_12;
  assign module_1.id_14 = 0;
  id_13(
      -1'h0, 1, 1
  );
  assign #1 id_11 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output tri1 id_2,
    output wand id_3,
    input tri0 id_4,
    output logic id_5,
    input logic id_6,
    input uwire id_7,
    output tri id_8,
    output tri1 id_9,
    output wand id_10,
    input supply1 id_11,
    input tri0 id_12,
    output tri1 id_13,
    input supply1 id_14,
    output logic id_15
);
  module_0 modCall_1 (
      id_9,
      id_10,
      id_14,
      id_1
  );
  assign id_10 = -1;
  initial $display(1, -1'b0);
  tri   id_17 = id_1;
  wire  id_18;
  uwire id_19 = id_12 && 1'b0;
  assign id_15 = id_6;
  final id_10 = 1;
  wire id_20, id_21;
  always id_15 <= 1;
endmodule
