### 1. 知识点

### 2. 传送门
1. [verilog入门经验（三）取某个信号的上升沿或下降沿信号](https://blog.csdn.net/phenixyf/article/details/46634257#:~:text=%E5%8F%96%E4%B8%80%E4%B8%AA%E4%BF%A1%E5%8F%B7%E7%9A%84%E4%B8%8A%E5%8D%87%E6%B2%BF%E6%88%96%E4%B8%8B%E9%99%8D%E6%B2%BF%E4%BF%A1%E5%8F%B7%EF%BC%8C%E5%8F%AF%E4%BB%A5%E9%80%9A%E8%BF%87%E5%B0%86%E4%BF%A1%E5%8F%B7delay%E5%90%8E%EF%BC%8C%E7%84%B6%E5%90%8E%E5%B0%86%E5%8E%9F%E4%BF%A1%E5%8F%B7%E5%92%8Cdelay%E4%BF%A1%E5%8F%B7%EF%BC%8C%E9%80%9A%E8%BF%87%E4%B8%8D%E5%90%8C%E7%9A%84%E4%B8%8E%E9%9D%9E%E6%93%8D%E4%BD%9C%EF%BC%8C%E8%8E%B7%E5%8F%96%E4%B8%8A%E5%8D%87%E6%B2%BF%E4%BF%A1%E5%8F%B7%E6%88%96%E4%B8%8B%E9%99%8D%E6%B2%BF%E4%BF%A1%E5%8F%B7%EF%BC%9Areg%20delay%3B%20%2F%2F%20delay%E4%BF%A1%E5%8F%B7always%20%40%20%28posedge%20clk%20or,negedge%20rstn%29%20if%20%28%21rstn%29%20delay%20else%20delay%20wire_verilog%E8%AF%AD%E8%A8%80%E5%8F%96%E4%BF%A1%E5%8F%B7%E7%9A%84%E4%B8%8A%E5%8D%87%E6%B2%BF)
