# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_1.ip_user_files/bd/design_1/hdl/design_1.v" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/6941/hdl"
verilog xil_defaultlib  "../../../project_1.ip_user_files/bd/design_1/ipshared/a5c6/src/ChorusFilter.v" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/6941/hdl"
verilog xil_defaultlib  "../../../project_1.ip_user_files/bd/design_1/ipshared/a5c6/src/CircularBuffer.v" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/6941/hdl"
verilog xil_defaultlib  "../../../project_1.ip_user_files/bd/design_1/ipshared/a5c6/src/SineLUT.v" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/6941/hdl"
verilog xil_defaultlib  "../../../project_1.ip_user_files/bd/design_1/ipshared/a5c6/hdl/ChorusFilter_v1_0.v" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/6941/hdl"
verilog xil_defaultlib  "../../../project_1.ip_user_files/bd/design_1/ip/design_1_ChorusFilter_0_3/sim/design_1_ChorusFilter_0_3.v" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/6941/hdl"
sv xil_defaultlib  "../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_0_1/sim/design_1_axi4stream_vip_0_1_pkg.sv" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/6941/hdl"
verilog xil_defaultlib  "../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_0_1/sim/design_1_axi4stream_vip_0_1.v" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/6941/hdl"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/6941/hdl"
sv xil_defaultlib  "../../../project_1.srcs/sim_1/new/tb.sv" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/acf8/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_1.srcs/sources_1/bd/design_1/ipshared/6941/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
