set ::env(PROJECT_NAME) ata_ocidec-1
set ::env(DESIGN_TOP) atahost_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-1/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-1/rtl/atahost_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
