design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/vasilis/Internship/dedicated_async/openlane/decoder_proj,decoder_proj,24_10_02_11_16,flow completed,0h0m53s0ms,0h0m33s0ms,8611.111111111111,0.04,3875.0,1.98,-1,505.29,84,0,0,0,0,0,0,0,0,0,0,-1,-1,5644,1127,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,4504156.0,0.0,3.38,5.52,0.0,0.0,-1,98,234,6,142,0,0,0,156,0,0,3,0,83,0,0,0,7,64,2,2395,469,108,553,155,3680,33344.48,-1,-1,-1,3.7e-06,8.68e-06,2.59e-09,-1,-1,-1,1.5499999999999998,25.0,40.0,25,1,45,153.18,153.6,0.3,1,256,0.55,1,sky130_fd_sc_hd,AREA 0
