@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: FX493 |Applying initial value "00000000" on instance r_RX_Byte[7:0].
@N: FX493 |Applying initial value "0" on instance r_RX_DV.
@N: FX493 |Applying initial value "000" on instance r_SM_Main[2:0].
@N: MO111 :"c:\users\duncan\git\forthcpu\buscontroller\source\buscontroller.v":58:8:58:12|Tristate driver RESET (in view: work.busController(verilog)) on net RESET (in view: work.busController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":35:18:35:27|Tristate driver DEBUG_ADDR_1 (in view: work.mcu(verilog)) on net DEBUG_ADDR_1 (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_2 (in view: work.mcu(verilog)) on net DEBUG_ADDR[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_3 (in view: work.mcu(verilog)) on net DEBUG_ADDR[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":38:19:38:28|Tristate driver DEBUG_ADDR_4 (in view: work.mcu(verilog)) on net DEBUG_ADDR[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:13:37:21|Tristate driver DEBUG_RDN (in view: work.mcu(verilog)) on net DEBUG_RDN (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:13:37:21|Tristate driver DEBUG_RDN_1 (in view: work.mcu(verilog)) on net DEBUG_RDN_1 (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":36:13:36:21|Tristate driver DEBUG_WRN (in view: work.mcu(verilog)) on net DEBUG_WRN (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":36:13:36:21|Tristate driver DEBUG_WRN_1 (in view: work.mcu(verilog)) on net DEBUG_WRN_1 (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":35:18:35:27|Tristate driver DIN_BUS (in view: work.mcu(verilog)) on net DIN_BUS (in view: work.mcu(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance DOUT[15:0] (in view: work.register_16s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":174:27:174:31|Removing instance dataR (in view: work.debugPort(verilog)) of type view:work.register_16s_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Removing sequential instance RO (in view: work.synchronizedCounter_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":149:30:149:34|Removing instance dataL (in view: work.debugPort(verilog)) of type view:work.synchronizer_8s_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":161:30:161:34|Removing instance dataH (in view: work.debugPort(verilog)) of type view:work.synchronizer_8s_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":24:0:24:5|Removing sequential instance DEBUG_MODEX (in view: work.instructionLatch(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":161:27:161:34|Removing instance dinLatch (in view: work.core(verilog)) of type view:work.register_16s_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q_PHI0[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q_PHI0[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance DOUT[15:0] (in view: work.register_16s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Removing sequential instance Q_R[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Removing sequential instance Q_R[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO225 :"c:\users\duncan\git\forthcpu\uart\source\transmitter.v":38:2:38:7|There are no possible illegal states for state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog)); safe FSM implementation is not required.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist mcu 
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
