Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/xilinx/universal_shift_register/universal_Shift_reg_top_tb_isim_beh.exe -prj /home/ise/xilinx/universal_shift_register/universal_Shift_reg_top_tb_beh.prj work.universal_Shift_reg_top_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/xilinx/universal_shift_register/mux.v" into library work
Analyzing Verilog file "/home/ise/xilinx/universal_shift_register/D_FF.v" into library work
Analyzing Verilog file "/home/ise/xilinx/universal_shift_register/top_module.v" into library work
Analyzing Verilog file "/home/ise/xilinx/universal_shift_register/top_module_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94920 KB
Fuse CPU Usage: 1390 ms
Compiling module D_FF
Compiling module mux
Compiling module top_module
Compiling module universal_Shift_reg_top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/ise/xilinx/universal_shift_register/universal_Shift_reg_top_tb_isim_beh.exe
Fuse Memory Usage: 98064 KB
Fuse CPU Usage: 1490 ms
GCC CPU Usage: 790 ms
