INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/3.7text1add/3.7text1add.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/3.7text1add/3.7text1add.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
