// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "08/03/2025 16:29:39"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AlarmClock (
	alarm,
	CLOCK_50,
	reset,
	alarm_mode,
	hrTSeg,
	hrUSeg,
	minTSeg,
	minUSeg,
	secTSeg,
	secUSeg);
output 	alarm;
input 	CLOCK_50;
input 	reset;
input 	alarm_mode;
output 	[6:0] hrTSeg;
output 	[6:0] hrUSeg;
output 	[6:0] minTSeg;
output 	[6:0] minUSeg;
output 	[6:0] secTSeg;
output 	[6:0] secUSeg;

// Design Ports Information
// alarm	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[6]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[4]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[0]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[6]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[1]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[6]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[5]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[4]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[2]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[5]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[4]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[3]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[2]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[1]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[6]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[4]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[3]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[2]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[1]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[6]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[5]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[4]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[3]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[2]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[1]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[0]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alarm_mode	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \inst3|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst6|counter|count_reg[0]|Q~1_combout ;
wire \inst6|counter|count_reg[0]|Q~1_wirecell_combout ;
wire \inst6|counter|Equal0~1_combout ;
wire \inst6|counter|Equal0~2_combout ;
wire \inst6|counter|Equal0~3_combout ;
wire \inst6|counter|Equal0~0_combout ;
wire \inst6|counter|Equal0~4_combout ;
wire \reset~input_o ;
wire \inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ;
wire \inst6|counter|count_reg[0]|Q~q ;
wire \inst6|counter|count_reg[0]|Q~2 ;
wire \inst6|counter|count_reg[1]|Q~1_combout ;
wire \inst6|counter|count_reg[1]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[1]|Q~q ;
wire \inst6|counter|count_reg[1]|Q~2 ;
wire \inst6|counter|count_reg[2]|Q~1_combout ;
wire \inst6|counter|count_reg[2]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[2]|Q~q ;
wire \inst6|counter|count_reg[2]|Q~2 ;
wire \inst6|counter|count_reg[3]|Q~1_combout ;
wire \inst6|counter|count_reg[3]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[3]|Q~q ;
wire \inst6|counter|count_reg[3]|Q~2 ;
wire \inst6|counter|count_reg[4]|Q~1_combout ;
wire \inst6|counter|count_reg[4]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[4]|Q~q ;
wire \inst6|counter|count_reg[4]|Q~2 ;
wire \inst6|counter|count_reg[5]|Q~1_combout ;
wire \inst6|counter|count_reg[5]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[5]|Q~q ;
wire \inst6|counter|count_reg[5]|Q~2 ;
wire \inst6|counter|count_reg[6]|Q~1_combout ;
wire \inst6|counter|count_reg[6]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[6]|Q~q ;
wire \inst6|counter|count_reg[6]|Q~2 ;
wire \inst6|counter|count_reg[7]|Q~1_combout ;
wire \inst6|counter|count_reg[7]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[7]|Q~q ;
wire \inst6|counter|count_reg[7]|Q~2 ;
wire \inst6|counter|count_reg[8]|Q~1_combout ;
wire \inst6|counter|count_reg[8]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[8]|Q~q ;
wire \inst6|counter|count_reg[8]|Q~2 ;
wire \inst6|counter|count_reg[9]|Q~1_combout ;
wire \inst6|counter|count_reg[9]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[9]|Q~q ;
wire \inst6|counter|count_reg[9]|Q~2 ;
wire \inst6|counter|count_reg[10]|Q~1_combout ;
wire \inst6|counter|count_reg[10]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[10]|Q~q ;
wire \inst6|counter|count_reg[10]|Q~2 ;
wire \inst6|counter|count_reg[11]|Q~1_combout ;
wire \inst6|counter|count_reg[11]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[11]|Q~q ;
wire \inst6|counter|count_reg[11]|Q~2 ;
wire \inst6|counter|count_reg[12]|Q~1_combout ;
wire \inst6|counter|count_reg[12]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[12]|Q~q ;
wire \inst6|counter|count_reg[12]|Q~2 ;
wire \inst6|counter|count_reg[13]|Q~1_combout ;
wire \inst6|counter|count_reg[13]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[13]|Q~q ;
wire \inst6|counter|count_reg[13]|Q~2 ;
wire \inst6|counter|count_reg[14]|Q~1_combout ;
wire \inst6|counter|count_reg[14]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[14]|Q~q ;
wire \inst6|counter|count_reg[14]|Q~2 ;
wire \inst6|counter|count_reg[15]|Q~1_combout ;
wire \inst6|counter|count_reg[15]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[15]|Q~q ;
wire \inst6|counter|count_reg[15]|Q~2 ;
wire \inst6|counter|count_reg[16]|Q~1_combout ;
wire \inst6|counter|count_reg[16]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[16]|Q~q ;
wire \inst6|counter|count_reg[16]|Q~2 ;
wire \inst6|counter|count_reg[17]|Q~1_combout ;
wire \inst6|counter|count_reg[17]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[17]|Q~q ;
wire \inst6|counter|count_reg[17]|Q~2 ;
wire \inst6|counter|count_reg[18]|Q~1_combout ;
wire \inst6|counter|count_reg[18]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[18]|Q~q ;
wire \inst6|counter|count_reg[18]|Q~2 ;
wire \inst6|counter|count_reg[19]|Q~1_combout ;
wire \inst6|counter|count_reg[19]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[19]|Q~q ;
wire \inst6|counter|count_reg[19]|Q~2 ;
wire \inst6|counter|count_reg[20]|Q~1_combout ;
wire \inst6|counter|count_reg[20]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[20]|Q~q ;
wire \inst6|counter|count_reg[20]|Q~2 ;
wire \inst6|counter|count_reg[21]|Q~1_combout ;
wire \inst6|counter|count_reg[21]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[21]|Q~q ;
wire \inst6|counter|count_reg[21]|Q~2 ;
wire \inst6|counter|count_reg[22]|Q~1_combout ;
wire \inst6|counter|count_reg[22]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[22]|Q~q ;
wire \inst6|counter|count_reg[22]|Q~2 ;
wire \inst6|counter|count_reg[23]|Q~1_combout ;
wire \inst6|counter|count_reg[23]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[23]|Q~q ;
wire \inst6|counter|count_reg[23]|Q~2 ;
wire \inst6|counter|count_reg[24]|Q~1_combout ;
wire \inst6|counter|count_reg[24]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[24]|Q~q ;
wire \inst6|counter|count_reg[24]|Q~2 ;
wire \inst6|counter|count_reg[25]|Q~1_combout ;
wire \inst6|counter|count_reg[25]|Q~1_wirecell_combout ;
wire \inst6|counter|count_reg[25]|Q~q ;
wire \inst6|counter|Equal0~6_combout ;
wire \inst6|counter|Equal0~5_combout ;
wire \inst6|counter|Equal0~7_combout ;
wire \inst6|secRegU|register|reg4bit[1]|ff|Q~0_combout ;
wire \inst6|secRegU|register|reg4bit[0]|ff|Q~0_combout ;
wire \inst6|secRegU|register|reg4bit[0]|ff|Q~q ;
wire \inst6|secRegU|register|reg4bit[1]|ff|Q~2_combout ;
wire \inst6|secRegU|register|reg4bit[1]|ff|Q~q ;
wire \inst6|secRegU|register|reg4bit[2]|adder|iXOR~combout ;
wire \inst6|secRegU|register|reg4bit[2]|ff|Q~0_combout ;
wire \inst6|secRegU|register|reg4bit[2]|ff|Q~q ;
wire \inst6|secRegU|register|reg4bit[3]|adder|iXOR~combout ;
wire \inst6|secRegU|register|reg4bit[3]|ff|Q~0_combout ;
wire \inst6|secRegU|register|reg4bit[3]|ff|Q~q ;
wire \inst6|secRegU|Equal0~0_combout ;
wire \inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout ;
wire \inst6|secRegT|register|reg4bit[0]|ff|Q~0_combout ;
wire \inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout ;
wire \inst6|secRegT|register|reg4bit[0]|ff|Q~2_combout ;
wire \inst6|secRegT|register|reg4bit[0]|ff|Q~q ;
wire \inst6|secRegT|register|reg4bit[1]|ff|Q~0_combout ;
wire \inst6|secRegT|register|reg4bit[1]|ff|Q~q ;
wire \inst6|secRegT|register|reg4bit[2]|adder|iXOR~combout ;
wire \inst6|secRegT|register|reg4bit[2]|ff|Q~0_combout ;
wire \inst6|secRegT|register|reg4bit[2]|ff|Q~q ;
wire \inst6|secRegT|register|reg4bit[3]|adder|iXOR~combout ;
wire \inst6|secRegT|register|reg4bit[3]|ff|Q~1_combout ;
wire \inst6|secRegT|register|reg4bit[3]|ff|Q~q ;
wire \inst6|secRegT|Equal0~0_combout ;
wire \inst6|comb~0_combout ;
wire \inst6|minRegU|register|reg4bit[2]|ff|Q~0_combout ;
wire \inst6|minRegU|register|reg4bit[0]|ff|Q~0_combout ;
wire \inst6|minRegU|register|reg4bit[0]|ff|Q~q ;
wire \inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout ;
wire \inst6|minRegU|register|reg4bit[1]|ff|Q~0_combout ;
wire \inst6|minRegU|register|reg4bit[1]|ff|Q~q ;
wire \inst6|minRegU|register|reg4bit[2]|adder|iXOR~combout ;
wire \inst6|minRegU|register|reg4bit[2]|ff|Q~1_combout ;
wire \inst6|minRegU|register|reg4bit[2]|ff|Q~q ;
wire \inst6|minRegU|register|reg4bit[3]|adder|iXOR~combout ;
wire \inst6|minRegU|register|reg4bit[3]|ff|Q~0_combout ;
wire \inst6|minRegU|register|reg4bit[3]|ff|Q~q ;
wire \inst6|minRegU|Equal0~0_combout ;
wire \inst6|comb~1_combout ;
wire \inst6|minRegT|register|reg4bit[0]|ff|Q~1_combout ;
wire \inst6|minRegT|register|reg4bit[1]|ff|Q~0_combout ;
wire \inst6|minRegT|register|reg4bit[1]|ff|Q~1_combout ;
wire \inst6|minRegT|register|reg4bit[1]|ff|Q~q ;
wire \inst6|minRegT|register|reg4bit[2]|adder|iXOR~combout ;
wire \inst6|minRegT|register|reg4bit[2]|ff|Q~0_combout ;
wire \inst6|minRegT|register|reg4bit[2]|ff|Q~q ;
wire \inst6|minRegT|Equal0~0_combout ;
wire \inst6|minRegT|load_signal~0_combout ;
wire \inst6|minRegT|load_signal~1_combout ;
wire \inst6|minRegT|register|reg4bit[0]|ff|Q~0_combout ;
wire \inst6|minRegT|register|reg4bit[0]|ff|Q~q ;
wire \inst6|minRegT|register|reg4bit[3]|adder|iXOR~combout ;
wire \inst6|minRegT|register|reg4bit[3]|ff|Q~0_combout ;
wire \inst6|minRegT|register|reg4bit[3]|ff|Q~q ;
wire \inst6|hrRegU|register|reg4bit[1]|ff|Q~0_combout ;
wire \inst6|hrRegU|register|reg4bit[1]|ff|Q~1_combout ;
wire \inst6|hrRegU|register|reg4bit[1]|ff|Q~q ;
wire \inst6|hrRegU|register|reg4bit[2]|ff|Q~3_combout ;
wire \inst6|hrRegU|register|reg4bit[2]|ff|Q~2_combout ;
wire \inst6|hrRegU|register|reg4bit[2]|ff|Q~q ;
wire \inst6|hrRegU|register|reg4bit[3]|adder|iXOR~combout ;
wire \inst6|hrRegU|register|reg4bit[3]|ff|Q~0_combout ;
wire \inst6|hrRegU|register|reg4bit[3]|ff|Q~1_combout ;
wire \inst6|hrRegU|register|reg4bit[3]|ff|Q~q ;
wire \inst6|every_thing_maxed~0_combout ;
wire \inst6|hrRegT|register|reg4bit[0]|ff|Q~0_combout ;
wire \inst6|hrRegT|register|reg4bit[0]|ff|Q~q ;
wire \inst6|hrRegT|register|reg4bit[2]|ff|Q~3_combout ;
wire \inst6|hrRegT|register|reg4bit[2]|ff|Q~2_combout ;
wire \inst6|hrRegT|register|reg4bit[2]|ff|Q~q ;
wire \inst6|hrRegT|register|reg4bit[3]|adder|iXOR~combout ;
wire \inst6|hrRegT|register|reg4bit[3]|ff|Q~0_combout ;
wire \inst6|hrRegT|register|reg4bit[3]|ff|Q~1_combout ;
wire \inst6|hrRegT|register|reg4bit[3]|ff|Q~q ;
wire \inst6|hrRegT|Equal0~0_combout ;
wire \inst6|comb~2_combout ;
wire \inst6|hrRegU|register|reg4bit[0]|ff|Q~0_combout ;
wire \inst6|hrRegU|register|reg4bit[0]|ff|Q~q ;
wire \inst6|hrRegU|Equal0~0_combout ;
wire \inst6|comb~3_combout ;
wire \inst6|comb~4_combout ;
wire \inst6|hrRegT|register|reg4bit[1]|ff|Q~0_combout ;
wire \inst6|hrRegT|register|reg4bit[1]|ff|Q~1_combout ;
wire \inst6|hrRegT|register|reg4bit[1]|ff|Q~q ;
wire \inst6|alarm_ring~3_combout ;
wire \inst6|alarm_ring~2_combout ;
wire \inst6|alarm_ring~0_combout ;
wire \inst6|alarm_ring~1_combout ;
wire \inst6|alarm_ring~4_combout ;
wire \inst6|hrTDec|iA|WideOr0~2_combout ;
wire \alarm_mode~input_o ;
wire \inst6|hrTDec|iA|WideOr0~3_combout ;
wire \inst6|hrTDec|iB|Mux0~2_combout ;
wire \inst6|hrTDec|iB|Mux0~3_combout ;
wire \inst6|hrTDec|iC|Mux0~2_combout ;
wire \inst6|hrTDec|iC|Mux0~3_combout ;
wire \inst6|hrTDec|iD|Mux0~2_combout ;
wire \inst6|hrTDec|iD|Mux0~3_combout ;
wire \inst6|hrTDec|iE|Mux0~3_combout ;
wire \inst6|hrTDec|iE|Mux0~6_combout ;
wire \inst6|hrTDec|iF|Mux0~2_combout ;
wire \inst6|hrTDec|iF|Mux0~3_combout ;
wire \inst6|hrTDec|iG|or1~0_combout ;
wire \inst6|hrTDec|iG|or1~1_combout ;
wire \inst6|hrUDec|iA|WideOr0~2_combout ;
wire \inst6|hrUDec|iA|WideOr0~3_combout ;
wire \inst6|hrUDec|iB|Mux0~2_combout ;
wire \inst6|hrUDec|iB|Mux0~3_combout ;
wire \inst6|hrUDec|iC|Mux0~2_combout ;
wire \inst6|hrUDec|iC|Mux0~3_combout ;
wire \inst6|hrUDec|iD|Mux0~2_combout ;
wire \inst6|hrUDec|iD|Mux0~3_combout ;
wire \inst6|hrUDec|iE|Mux0~3_combout ;
wire \inst6|hrUDec|iE|Mux0~6_combout ;
wire \inst6|hrUDec|iF|Mux0~2_combout ;
wire \inst6|hrUDec|iF|Mux0~3_combout ;
wire \inst6|hrUDec|iG|or1~0_combout ;
wire \inst6|hrUDec|iG|or1~1_combout ;
wire \inst6|minTDec|iA|WideOr0~2_combout ;
wire \inst6|minTDec|iA|WideOr0~3_combout ;
wire \inst6|minTDec|iB|Mux0~2_combout ;
wire \inst6|minTDec|iB|Mux0~3_combout ;
wire \inst6|minTDec|iC|Mux0~2_combout ;
wire \inst6|minTDec|iC|Mux0~3_combout ;
wire \inst6|minTDec|iD|Mux0~2_combout ;
wire \inst6|minTDec|iD|Mux0~3_combout ;
wire \inst6|minTDec|iE|Mux0~3_combout ;
wire \inst6|minTDec|iE|Mux0~6_combout ;
wire \inst6|minTDec|iF|Mux0~2_combout ;
wire \inst6|minTDec|iF|Mux0~3_combout ;
wire \inst6|minTDec|iG|or1~0_combout ;
wire \inst6|minTDec|iG|or1~1_combout ;
wire \inst6|minUDec|iA|WideOr0~2_combout ;
wire \inst6|minUDec|iA|WideOr0~3_combout ;
wire \inst6|minUDec|iB|Mux0~2_combout ;
wire \inst6|minUDec|iB|Mux0~3_combout ;
wire \inst6|minUDec|iC|Mux0~2_combout ;
wire \inst6|minUDec|iC|Mux0~3_combout ;
wire \inst6|minUDec|iD|Mux0~2_combout ;
wire \inst6|minUDec|iD|Mux0~3_combout ;
wire \inst6|minUDec|iE|Mux0~3_combout ;
wire \inst6|minUDec|iE|Mux0~6_combout ;
wire \inst6|minUDec|iF|Mux0~2_combout ;
wire \inst6|minUDec|iF|Mux0~3_combout ;
wire \inst6|minUDec|iG|or1~0_combout ;
wire \inst6|minUDec|iG|or1~1_combout ;
wire \inst6|secTDec|iA|WideOr0~2_combout ;
wire \inst6|secTDec|iA|WideOr0~3_combout ;
wire \inst6|secTDec|iB|Mux0~2_combout ;
wire \inst6|secTDec|iB|Mux0~3_combout ;
wire \inst6|secTDec|iC|Mux0~2_combout ;
wire \inst6|secTDec|iC|Mux0~3_combout ;
wire \inst6|secTDec|iD|Mux0~2_combout ;
wire \inst6|secTDec|iD|Mux0~3_combout ;
wire \inst6|secTDec|iE|Mux0~3_combout ;
wire \inst6|secTDec|iE|Mux0~6_combout ;
wire \inst6|secTDec|iF|Mux0~2_combout ;
wire \inst6|secTDec|iF|Mux0~3_combout ;
wire \inst6|secTDec|iG|or1~0_combout ;
wire \inst6|secTDec|iG|or1~1_combout ;
wire \inst6|secUDec|iA|WideOr0~2_combout ;
wire \inst6|secUDec|iA|WideOr0~3_combout ;
wire \inst6|secUDec|iB|Mux0~2_combout ;
wire \inst6|secUDec|iB|Mux0~3_combout ;
wire \inst6|secUDec|iC|Mux0~2_combout ;
wire \inst6|secUDec|iC|Mux0~3_combout ;
wire \inst6|secUDec|iD|Mux0~2_combout ;
wire \inst6|secUDec|iD|Mux0~3_combout ;
wire \inst6|secUDec|iE|Mux0~3_combout ;
wire \inst6|secUDec|iE|Mux0~6_combout ;
wire \inst6|secUDec|iF|Mux0~2_combout ;
wire \inst6|secUDec|iF|Mux0~3_combout ;
wire \inst6|secUDec|iG|or1~0_combout ;
wire \inst6|secUDec|iG|or1~1_combout ;
wire [4:0] \inst3|altpll_component|auto_generated|wire_pll1_clk ;

wire [4:0] \inst3|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst3|altpll_component|auto_generated|wire_pll1_clk [0] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [1] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [2] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [3] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [4] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \alarm~output (
	.i(\inst6|alarm_ring~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alarm),
	.obar());
// synopsys translate_off
defparam \alarm~output .bus_hold = "false";
defparam \alarm~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \hrTSeg[6]~output (
	.i(!\inst6|hrTDec|iA|WideOr0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[6]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[6]~output .bus_hold = "false";
defparam \hrTSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \hrTSeg[5]~output (
	.i(!\inst6|hrTDec|iB|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[5]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[5]~output .bus_hold = "false";
defparam \hrTSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \hrTSeg[4]~output (
	.i(!\inst6|hrTDec|iC|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[4]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[4]~output .bus_hold = "false";
defparam \hrTSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \hrTSeg[3]~output (
	.i(!\inst6|hrTDec|iD|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[3]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[3]~output .bus_hold = "false";
defparam \hrTSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \hrTSeg[2]~output (
	.i(!\inst6|hrTDec|iE|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[2]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[2]~output .bus_hold = "false";
defparam \hrTSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \hrTSeg[1]~output (
	.i(!\inst6|hrTDec|iF|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[1]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[1]~output .bus_hold = "false";
defparam \hrTSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \hrTSeg[0]~output (
	.i(!\inst6|hrTDec|iG|or1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[0]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[0]~output .bus_hold = "false";
defparam \hrTSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \hrUSeg[6]~output (
	.i(!\inst6|hrUDec|iA|WideOr0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[6]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[6]~output .bus_hold = "false";
defparam \hrUSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \hrUSeg[5]~output (
	.i(!\inst6|hrUDec|iB|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[5]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[5]~output .bus_hold = "false";
defparam \hrUSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \hrUSeg[4]~output (
	.i(!\inst6|hrUDec|iC|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[4]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[4]~output .bus_hold = "false";
defparam \hrUSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \hrUSeg[3]~output (
	.i(!\inst6|hrUDec|iD|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[3]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[3]~output .bus_hold = "false";
defparam \hrUSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \hrUSeg[2]~output (
	.i(!\inst6|hrUDec|iE|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[2]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[2]~output .bus_hold = "false";
defparam \hrUSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \hrUSeg[1]~output (
	.i(!\inst6|hrUDec|iF|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[1]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[1]~output .bus_hold = "false";
defparam \hrUSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \hrUSeg[0]~output (
	.i(!\inst6|hrUDec|iG|or1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[0]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[0]~output .bus_hold = "false";
defparam \hrUSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \minTSeg[6]~output (
	.i(!\inst6|minTDec|iA|WideOr0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[6]),
	.obar());
// synopsys translate_off
defparam \minTSeg[6]~output .bus_hold = "false";
defparam \minTSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \minTSeg[5]~output (
	.i(!\inst6|minTDec|iB|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[5]),
	.obar());
// synopsys translate_off
defparam \minTSeg[5]~output .bus_hold = "false";
defparam \minTSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \minTSeg[4]~output (
	.i(!\inst6|minTDec|iC|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[4]),
	.obar());
// synopsys translate_off
defparam \minTSeg[4]~output .bus_hold = "false";
defparam \minTSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \minTSeg[3]~output (
	.i(!\inst6|minTDec|iD|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[3]),
	.obar());
// synopsys translate_off
defparam \minTSeg[3]~output .bus_hold = "false";
defparam \minTSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \minTSeg[2]~output (
	.i(!\inst6|minTDec|iE|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[2]),
	.obar());
// synopsys translate_off
defparam \minTSeg[2]~output .bus_hold = "false";
defparam \minTSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \minTSeg[1]~output (
	.i(!\inst6|minTDec|iF|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[1]),
	.obar());
// synopsys translate_off
defparam \minTSeg[1]~output .bus_hold = "false";
defparam \minTSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \minTSeg[0]~output (
	.i(!\inst6|minTDec|iG|or1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[0]),
	.obar());
// synopsys translate_off
defparam \minTSeg[0]~output .bus_hold = "false";
defparam \minTSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \minUSeg[6]~output (
	.i(!\inst6|minUDec|iA|WideOr0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[6]),
	.obar());
// synopsys translate_off
defparam \minUSeg[6]~output .bus_hold = "false";
defparam \minUSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \minUSeg[5]~output (
	.i(!\inst6|minUDec|iB|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[5]),
	.obar());
// synopsys translate_off
defparam \minUSeg[5]~output .bus_hold = "false";
defparam \minUSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \minUSeg[4]~output (
	.i(!\inst6|minUDec|iC|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[4]),
	.obar());
// synopsys translate_off
defparam \minUSeg[4]~output .bus_hold = "false";
defparam \minUSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \minUSeg[3]~output (
	.i(!\inst6|minUDec|iD|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[3]),
	.obar());
// synopsys translate_off
defparam \minUSeg[3]~output .bus_hold = "false";
defparam \minUSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \minUSeg[2]~output (
	.i(!\inst6|minUDec|iE|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[2]),
	.obar());
// synopsys translate_off
defparam \minUSeg[2]~output .bus_hold = "false";
defparam \minUSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \minUSeg[1]~output (
	.i(!\inst6|minUDec|iF|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[1]),
	.obar());
// synopsys translate_off
defparam \minUSeg[1]~output .bus_hold = "false";
defparam \minUSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \minUSeg[0]~output (
	.i(!\inst6|minUDec|iG|or1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[0]),
	.obar());
// synopsys translate_off
defparam \minUSeg[0]~output .bus_hold = "false";
defparam \minUSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \secTSeg[6]~output (
	.i(!\inst6|secTDec|iA|WideOr0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[6]),
	.obar());
// synopsys translate_off
defparam \secTSeg[6]~output .bus_hold = "false";
defparam \secTSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \secTSeg[5]~output (
	.i(!\inst6|secTDec|iB|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[5]),
	.obar());
// synopsys translate_off
defparam \secTSeg[5]~output .bus_hold = "false";
defparam \secTSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \secTSeg[4]~output (
	.i(!\inst6|secTDec|iC|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[4]),
	.obar());
// synopsys translate_off
defparam \secTSeg[4]~output .bus_hold = "false";
defparam \secTSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \secTSeg[3]~output (
	.i(!\inst6|secTDec|iD|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[3]),
	.obar());
// synopsys translate_off
defparam \secTSeg[3]~output .bus_hold = "false";
defparam \secTSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \secTSeg[2]~output (
	.i(!\inst6|secTDec|iE|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[2]),
	.obar());
// synopsys translate_off
defparam \secTSeg[2]~output .bus_hold = "false";
defparam \secTSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \secTSeg[1]~output (
	.i(!\inst6|secTDec|iF|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[1]),
	.obar());
// synopsys translate_off
defparam \secTSeg[1]~output .bus_hold = "false";
defparam \secTSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \secTSeg[0]~output (
	.i(!\inst6|secTDec|iG|or1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[0]),
	.obar());
// synopsys translate_off
defparam \secTSeg[0]~output .bus_hold = "false";
defparam \secTSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \secUSeg[6]~output (
	.i(!\inst6|secUDec|iA|WideOr0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[6]),
	.obar());
// synopsys translate_off
defparam \secUSeg[6]~output .bus_hold = "false";
defparam \secUSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \secUSeg[5]~output (
	.i(!\inst6|secUDec|iB|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[5]),
	.obar());
// synopsys translate_off
defparam \secUSeg[5]~output .bus_hold = "false";
defparam \secUSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \secUSeg[4]~output (
	.i(!\inst6|secUDec|iC|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[4]),
	.obar());
// synopsys translate_off
defparam \secUSeg[4]~output .bus_hold = "false";
defparam \secUSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \secUSeg[3]~output (
	.i(!\inst6|secUDec|iD|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[3]),
	.obar());
// synopsys translate_off
defparam \secUSeg[3]~output .bus_hold = "false";
defparam \secUSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \secUSeg[2]~output (
	.i(!\inst6|secUDec|iE|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[2]),
	.obar());
// synopsys translate_off
defparam \secUSeg[2]~output .bus_hold = "false";
defparam \secUSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \secUSeg[1]~output (
	.i(!\inst6|secUDec|iF|Mux0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[1]),
	.obar());
// synopsys translate_off
defparam \secUSeg[1]~output .bus_hold = "false";
defparam \secUSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \secUSeg[0]~output (
	.i(!\inst6|secUDec|iG|or1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[0]),
	.obar());
// synopsys translate_off
defparam \secUSeg[0]~output .bus_hold = "false";
defparam \secUSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \inst3|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst3|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst3|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst3|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst3|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst3|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst3|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst3|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst3|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst3|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst3|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst3|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst3|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst3|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst3|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst3|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst3|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst3|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst3|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N6
cycloneive_lcell_comb \inst6|counter|count_reg[0]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[0]|Q~1_combout  = \inst6|counter|count_reg[0]|Q~q  $ (GND)
// \inst6|counter|count_reg[0]|Q~2  = CARRY(!\inst6|counter|count_reg[0]|Q~q )

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[0]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[0]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[0]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[0]|Q~1 .lut_mask = 16'hCC33;
defparam \inst6|counter|count_reg[0]|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N0
cycloneive_lcell_comb \inst6|counter|count_reg[0]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[0]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[0]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[0]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[0]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[0]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[0]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N30
cycloneive_lcell_comb \inst6|counter|Equal0~1 (
// Equation(s):
// \inst6|counter|Equal0~1_combout  = (!\inst6|counter|count_reg[4]|Q~q  & (!\inst6|counter|count_reg[5]|Q~q  & (!\inst6|counter|count_reg[6]|Q~q  & \inst6|counter|count_reg[7]|Q~q )))

	.dataa(\inst6|counter|count_reg[4]|Q~q ),
	.datab(\inst6|counter|count_reg[5]|Q~q ),
	.datac(\inst6|counter|count_reg[6]|Q~q ),
	.datad(\inst6|counter|count_reg[7]|Q~q ),
	.cin(gnd),
	.combout(\inst6|counter|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|Equal0~1 .lut_mask = 16'h0100;
defparam \inst6|counter|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N24
cycloneive_lcell_comb \inst6|counter|Equal0~2 (
// Equation(s):
// \inst6|counter|Equal0~2_combout  = (\inst6|counter|count_reg[11]|Q~q  & (\inst6|counter|count_reg[10]|Q~q  & (\inst6|counter|count_reg[9]|Q~q  & \inst6|counter|count_reg[8]|Q~q )))

	.dataa(\inst6|counter|count_reg[11]|Q~q ),
	.datab(\inst6|counter|count_reg[10]|Q~q ),
	.datac(\inst6|counter|count_reg[9]|Q~q ),
	.datad(\inst6|counter|count_reg[8]|Q~q ),
	.cin(gnd),
	.combout(\inst6|counter|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|Equal0~2 .lut_mask = 16'h8000;
defparam \inst6|counter|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N20
cycloneive_lcell_comb \inst6|counter|Equal0~3 (
// Equation(s):
// \inst6|counter|Equal0~3_combout  = (!\inst6|counter|count_reg[13]|Q~q  & (!\inst6|counter|count_reg[14]|Q~q  & (!\inst6|counter|count_reg[12]|Q~q  & !\inst6|counter|count_reg[15]|Q~q )))

	.dataa(\inst6|counter|count_reg[13]|Q~q ),
	.datab(\inst6|counter|count_reg[14]|Q~q ),
	.datac(\inst6|counter|count_reg[12]|Q~q ),
	.datad(\inst6|counter|count_reg[15]|Q~q ),
	.cin(gnd),
	.combout(\inst6|counter|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|Equal0~3 .lut_mask = 16'h0001;
defparam \inst6|counter|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N28
cycloneive_lcell_comb \inst6|counter|Equal0~0 (
// Equation(s):
// \inst6|counter|Equal0~0_combout  = (!\inst6|counter|count_reg[2]|Q~q  & (!\inst6|counter|count_reg[0]|Q~q  & (!\inst6|counter|count_reg[1]|Q~q  & !\inst6|counter|count_reg[3]|Q~q )))

	.dataa(\inst6|counter|count_reg[2]|Q~q ),
	.datab(\inst6|counter|count_reg[0]|Q~q ),
	.datac(\inst6|counter|count_reg[1]|Q~q ),
	.datad(\inst6|counter|count_reg[3]|Q~q ),
	.cin(gnd),
	.combout(\inst6|counter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|Equal0~0 .lut_mask = 16'h0001;
defparam \inst6|counter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N18
cycloneive_lcell_comb \inst6|counter|Equal0~4 (
// Equation(s):
// \inst6|counter|Equal0~4_combout  = (\inst6|counter|Equal0~1_combout  & (\inst6|counter|Equal0~2_combout  & (\inst6|counter|Equal0~3_combout  & \inst6|counter|Equal0~0_combout )))

	.dataa(\inst6|counter|Equal0~1_combout ),
	.datab(\inst6|counter|Equal0~2_combout ),
	.datac(\inst6|counter|Equal0~3_combout ),
	.datad(\inst6|counter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|counter|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|Equal0~4 .lut_mask = 16'h8000;
defparam \inst6|counter|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N20
cycloneive_lcell_comb \inst6|secRegU|register|reg4bit[1]|ff|Q~1 (
// Equation(s):
// \inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout  = ((\inst6|counter|Equal0~7_combout  & \inst6|counter|Equal0~4_combout )) # (!\reset~input_o )

	.dataa(gnd),
	.datab(\inst6|counter|Equal0~7_combout ),
	.datac(\inst6|counter|Equal0~4_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[1]|ff|Q~1 .lut_mask = 16'hC0FF;
defparam \inst6|secRegU|register|reg4bit[1]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N1
dffeas \inst6|counter|count_reg[0]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[0]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[0]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[0]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[0]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N8
cycloneive_lcell_comb \inst6|counter|count_reg[1]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[1]|Q~1_combout  = (\inst6|counter|count_reg[1]|Q~q  & ((\inst6|counter|count_reg[0]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[1]|Q~q  & (!\inst6|counter|count_reg[0]|Q~2 ))
// \inst6|counter|count_reg[1]|Q~2  = CARRY((\inst6|counter|count_reg[1]|Q~q ) # (!\inst6|counter|count_reg[0]|Q~2 ))

	.dataa(\inst6|counter|count_reg[1]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[0]|Q~2 ),
	.combout(\inst6|counter|count_reg[1]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[1]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[1]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst6|counter|count_reg[1]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N8
cycloneive_lcell_comb \inst6|counter|count_reg[1]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[1]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[1]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[1]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[1]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[1]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst6|counter|count_reg[1]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N9
dffeas \inst6|counter|count_reg[1]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[1]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[1]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[1]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[1]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N10
cycloneive_lcell_comb \inst6|counter|count_reg[2]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[2]|Q~1_combout  = (\inst6|counter|count_reg[2]|Q~q  & (!\inst6|counter|count_reg[1]|Q~2  & VCC)) # (!\inst6|counter|count_reg[2]|Q~q  & (\inst6|counter|count_reg[1]|Q~2  $ (GND)))
// \inst6|counter|count_reg[2]|Q~2  = CARRY((!\inst6|counter|count_reg[2]|Q~q  & !\inst6|counter|count_reg[1]|Q~2 ))

	.dataa(\inst6|counter|count_reg[2]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[1]|Q~2 ),
	.combout(\inst6|counter|count_reg[2]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[2]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[2]|Q~1 .lut_mask = 16'h5A05;
defparam \inst6|counter|count_reg[2]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N10
cycloneive_lcell_comb \inst6|counter|count_reg[2]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[2]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[2]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[2]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[2]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[2]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst6|counter|count_reg[2]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N11
dffeas \inst6|counter|count_reg[2]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[2]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[2]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[2]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[2]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N12
cycloneive_lcell_comb \inst6|counter|count_reg[3]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[3]|Q~1_combout  = (\inst6|counter|count_reg[3]|Q~q  & ((\inst6|counter|count_reg[2]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[3]|Q~q  & (!\inst6|counter|count_reg[2]|Q~2 ))
// \inst6|counter|count_reg[3]|Q~2  = CARRY((\inst6|counter|count_reg[3]|Q~q ) # (!\inst6|counter|count_reg[2]|Q~2 ))

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[3]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[2]|Q~2 ),
	.combout(\inst6|counter|count_reg[3]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[3]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[3]|Q~1 .lut_mask = 16'hC3CF;
defparam \inst6|counter|count_reg[3]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N2
cycloneive_lcell_comb \inst6|counter|count_reg[3]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[3]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[3]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[3]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[3]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[3]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[3]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N3
dffeas \inst6|counter|count_reg[3]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[3]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[3]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[3]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[3]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N14
cycloneive_lcell_comb \inst6|counter|count_reg[4]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[4]|Q~1_combout  = (\inst6|counter|count_reg[4]|Q~q  & (!\inst6|counter|count_reg[3]|Q~2  & VCC)) # (!\inst6|counter|count_reg[4]|Q~q  & (\inst6|counter|count_reg[3]|Q~2  $ (GND)))
// \inst6|counter|count_reg[4]|Q~2  = CARRY((!\inst6|counter|count_reg[4]|Q~q  & !\inst6|counter|count_reg[3]|Q~2 ))

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[4]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[3]|Q~2 ),
	.combout(\inst6|counter|count_reg[4]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[4]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[4]|Q~1 .lut_mask = 16'h3C03;
defparam \inst6|counter|count_reg[4]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N22
cycloneive_lcell_comb \inst6|counter|count_reg[4]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[4]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[4]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[4]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[4]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[4]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst6|counter|count_reg[4]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N23
dffeas \inst6|counter|count_reg[4]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[4]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[4]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[4]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[4]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N16
cycloneive_lcell_comb \inst6|counter|count_reg[5]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[5]|Q~1_combout  = (\inst6|counter|count_reg[5]|Q~q  & ((\inst6|counter|count_reg[4]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[5]|Q~q  & (!\inst6|counter|count_reg[4]|Q~2 ))
// \inst6|counter|count_reg[5]|Q~2  = CARRY((\inst6|counter|count_reg[5]|Q~q ) # (!\inst6|counter|count_reg[4]|Q~2 ))

	.dataa(\inst6|counter|count_reg[5]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[4]|Q~2 ),
	.combout(\inst6|counter|count_reg[5]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[5]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[5]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst6|counter|count_reg[5]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N0
cycloneive_lcell_comb \inst6|counter|count_reg[5]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[5]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[5]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[5]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[5]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[5]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[5]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N1
dffeas \inst6|counter|count_reg[5]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[5]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[5]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[5]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[5]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N18
cycloneive_lcell_comb \inst6|counter|count_reg[6]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[6]|Q~1_combout  = (\inst6|counter|count_reg[6]|Q~q  & (!\inst6|counter|count_reg[5]|Q~2  & VCC)) # (!\inst6|counter|count_reg[6]|Q~q  & (\inst6|counter|count_reg[5]|Q~2  $ (GND)))
// \inst6|counter|count_reg[6]|Q~2  = CARRY((!\inst6|counter|count_reg[6]|Q~q  & !\inst6|counter|count_reg[5]|Q~2 ))

	.dataa(\inst6|counter|count_reg[6]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[5]|Q~2 ),
	.combout(\inst6|counter|count_reg[6]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[6]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[6]|Q~1 .lut_mask = 16'h5A05;
defparam \inst6|counter|count_reg[6]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N26
cycloneive_lcell_comb \inst6|counter|count_reg[6]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[6]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[6]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[6]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[6]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[6]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[6]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N27
dffeas \inst6|counter|count_reg[6]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[6]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[6]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[6]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[6]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N20
cycloneive_lcell_comb \inst6|counter|count_reg[7]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[7]|Q~1_combout  = (\inst6|counter|count_reg[7]|Q~q  & ((\inst6|counter|count_reg[6]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[7]|Q~q  & (!\inst6|counter|count_reg[6]|Q~2 ))
// \inst6|counter|count_reg[7]|Q~2  = CARRY((\inst6|counter|count_reg[7]|Q~q ) # (!\inst6|counter|count_reg[6]|Q~2 ))

	.dataa(\inst6|counter|count_reg[7]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[6]|Q~2 ),
	.combout(\inst6|counter|count_reg[7]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[7]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[7]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst6|counter|count_reg[7]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N12
cycloneive_lcell_comb \inst6|counter|count_reg[7]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[7]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[7]|Q~1_combout 

	.dataa(\inst6|counter|count_reg[7]|Q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[7]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[7]|Q~1_wirecell .lut_mask = 16'h5555;
defparam \inst6|counter|count_reg[7]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N13
dffeas \inst6|counter|count_reg[7]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[7]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[7]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[7]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[7]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N22
cycloneive_lcell_comb \inst6|counter|count_reg[8]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[8]|Q~1_combout  = (\inst6|counter|count_reg[8]|Q~q  & (!\inst6|counter|count_reg[7]|Q~2  & VCC)) # (!\inst6|counter|count_reg[8]|Q~q  & (\inst6|counter|count_reg[7]|Q~2  $ (GND)))
// \inst6|counter|count_reg[8]|Q~2  = CARRY((!\inst6|counter|count_reg[8]|Q~q  & !\inst6|counter|count_reg[7]|Q~2 ))

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[8]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[7]|Q~2 ),
	.combout(\inst6|counter|count_reg[8]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[8]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[8]|Q~1 .lut_mask = 16'h3C03;
defparam \inst6|counter|count_reg[8]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N20
cycloneive_lcell_comb \inst6|counter|count_reg[8]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[8]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[8]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[8]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[8]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[8]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[8]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N21
dffeas \inst6|counter|count_reg[8]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[8]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[8]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[8]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[8]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N24
cycloneive_lcell_comb \inst6|counter|count_reg[9]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[9]|Q~1_combout  = (\inst6|counter|count_reg[9]|Q~q  & ((\inst6|counter|count_reg[8]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[9]|Q~q  & (!\inst6|counter|count_reg[8]|Q~2 ))
// \inst6|counter|count_reg[9]|Q~2  = CARRY((\inst6|counter|count_reg[9]|Q~q ) # (!\inst6|counter|count_reg[8]|Q~2 ))

	.dataa(\inst6|counter|count_reg[9]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[8]|Q~2 ),
	.combout(\inst6|counter|count_reg[9]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[9]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[9]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst6|counter|count_reg[9]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N14
cycloneive_lcell_comb \inst6|counter|count_reg[9]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[9]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[9]|Q~1_combout 

	.dataa(\inst6|counter|count_reg[9]|Q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[9]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[9]|Q~1_wirecell .lut_mask = 16'h5555;
defparam \inst6|counter|count_reg[9]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N15
dffeas \inst6|counter|count_reg[9]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[9]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[9]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[9]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[9]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N26
cycloneive_lcell_comb \inst6|counter|count_reg[10]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[10]|Q~1_combout  = (\inst6|counter|count_reg[10]|Q~q  & (!\inst6|counter|count_reg[9]|Q~2  & VCC)) # (!\inst6|counter|count_reg[10]|Q~q  & (\inst6|counter|count_reg[9]|Q~2  $ (GND)))
// \inst6|counter|count_reg[10]|Q~2  = CARRY((!\inst6|counter|count_reg[10]|Q~q  & !\inst6|counter|count_reg[9]|Q~2 ))

	.dataa(\inst6|counter|count_reg[10]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[9]|Q~2 ),
	.combout(\inst6|counter|count_reg[10]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[10]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[10]|Q~1 .lut_mask = 16'h5A05;
defparam \inst6|counter|count_reg[10]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N16
cycloneive_lcell_comb \inst6|counter|count_reg[10]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[10]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[10]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[10]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[10]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[10]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[10]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N17
dffeas \inst6|counter|count_reg[10]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[10]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[10]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[10]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[10]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N28
cycloneive_lcell_comb \inst6|counter|count_reg[11]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[11]|Q~1_combout  = (\inst6|counter|count_reg[11]|Q~q  & ((\inst6|counter|count_reg[10]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[11]|Q~q  & (!\inst6|counter|count_reg[10]|Q~2 ))
// \inst6|counter|count_reg[11]|Q~2  = CARRY((\inst6|counter|count_reg[11]|Q~q ) # (!\inst6|counter|count_reg[10]|Q~2 ))

	.dataa(\inst6|counter|count_reg[11]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[10]|Q~2 ),
	.combout(\inst6|counter|count_reg[11]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[11]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[11]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst6|counter|count_reg[11]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N2
cycloneive_lcell_comb \inst6|counter|count_reg[11]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[11]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[11]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[11]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[11]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[11]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[11]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N3
dffeas \inst6|counter|count_reg[11]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[11]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[11]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[11]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[11]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N30
cycloneive_lcell_comb \inst6|counter|count_reg[12]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[12]|Q~1_combout  = (\inst6|counter|count_reg[12]|Q~q  & (!\inst6|counter|count_reg[11]|Q~2  & VCC)) # (!\inst6|counter|count_reg[12]|Q~q  & (\inst6|counter|count_reg[11]|Q~2  $ (GND)))
// \inst6|counter|count_reg[12]|Q~2  = CARRY((!\inst6|counter|count_reg[12]|Q~q  & !\inst6|counter|count_reg[11]|Q~2 ))

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[12]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[11]|Q~2 ),
	.combout(\inst6|counter|count_reg[12]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[12]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[12]|Q~1 .lut_mask = 16'h3C03;
defparam \inst6|counter|count_reg[12]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y22_N4
cycloneive_lcell_comb \inst6|counter|count_reg[12]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[12]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[12]|Q~1_combout 

	.dataa(\inst6|counter|count_reg[12]|Q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[12]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[12]|Q~1_wirecell .lut_mask = 16'h5555;
defparam \inst6|counter|count_reg[12]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y22_N5
dffeas \inst6|counter|count_reg[12]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[12]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[12]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[12]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[12]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N0
cycloneive_lcell_comb \inst6|counter|count_reg[13]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[13]|Q~1_combout  = (\inst6|counter|count_reg[13]|Q~q  & ((\inst6|counter|count_reg[12]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[13]|Q~q  & (!\inst6|counter|count_reg[12]|Q~2 ))
// \inst6|counter|count_reg[13]|Q~2  = CARRY((\inst6|counter|count_reg[13]|Q~q ) # (!\inst6|counter|count_reg[12]|Q~2 ))

	.dataa(\inst6|counter|count_reg[13]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[12]|Q~2 ),
	.combout(\inst6|counter|count_reg[13]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[13]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[13]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst6|counter|count_reg[13]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N16
cycloneive_lcell_comb \inst6|counter|count_reg[13]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[13]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[13]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[13]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[13]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[13]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst6|counter|count_reg[13]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N17
dffeas \inst6|counter|count_reg[13]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[13]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[13]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[13]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[13]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N2
cycloneive_lcell_comb \inst6|counter|count_reg[14]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[14]|Q~1_combout  = (\inst6|counter|count_reg[14]|Q~q  & (!\inst6|counter|count_reg[13]|Q~2  & VCC)) # (!\inst6|counter|count_reg[14]|Q~q  & (\inst6|counter|count_reg[13]|Q~2  $ (GND)))
// \inst6|counter|count_reg[14]|Q~2  = CARRY((!\inst6|counter|count_reg[14]|Q~q  & !\inst6|counter|count_reg[13]|Q~2 ))

	.dataa(\inst6|counter|count_reg[14]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[13]|Q~2 ),
	.combout(\inst6|counter|count_reg[14]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[14]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[14]|Q~1 .lut_mask = 16'h5A05;
defparam \inst6|counter|count_reg[14]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N2
cycloneive_lcell_comb \inst6|counter|count_reg[14]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[14]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[14]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[14]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[14]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[14]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[14]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N3
dffeas \inst6|counter|count_reg[14]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[14]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[14]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[14]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[14]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N4
cycloneive_lcell_comb \inst6|counter|count_reg[15]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[15]|Q~1_combout  = (\inst6|counter|count_reg[15]|Q~q  & ((\inst6|counter|count_reg[14]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[15]|Q~q  & (!\inst6|counter|count_reg[14]|Q~2 ))
// \inst6|counter|count_reg[15]|Q~2  = CARRY((\inst6|counter|count_reg[15]|Q~q ) # (!\inst6|counter|count_reg[14]|Q~2 ))

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[15]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[14]|Q~2 ),
	.combout(\inst6|counter|count_reg[15]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[15]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[15]|Q~1 .lut_mask = 16'hC3CF;
defparam \inst6|counter|count_reg[15]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N28
cycloneive_lcell_comb \inst6|counter|count_reg[15]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[15]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[15]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[15]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[15]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[15]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[15]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N29
dffeas \inst6|counter|count_reg[15]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[15]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[15]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[15]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[15]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N6
cycloneive_lcell_comb \inst6|counter|count_reg[16]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[16]|Q~1_combout  = (\inst6|counter|count_reg[16]|Q~q  & (!\inst6|counter|count_reg[15]|Q~2  & VCC)) # (!\inst6|counter|count_reg[16]|Q~q  & (\inst6|counter|count_reg[15]|Q~2  $ (GND)))
// \inst6|counter|count_reg[16]|Q~2  = CARRY((!\inst6|counter|count_reg[16]|Q~q  & !\inst6|counter|count_reg[15]|Q~2 ))

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[16]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[15]|Q~2 ),
	.combout(\inst6|counter|count_reg[16]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[16]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[16]|Q~1 .lut_mask = 16'h3C03;
defparam \inst6|counter|count_reg[16]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N6
cycloneive_lcell_comb \inst6|counter|count_reg[16]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[16]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[16]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[16]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[16]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[16]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[16]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N7
dffeas \inst6|counter|count_reg[16]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[16]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[16]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[16]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[16]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N8
cycloneive_lcell_comb \inst6|counter|count_reg[17]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[17]|Q~1_combout  = (\inst6|counter|count_reg[17]|Q~q  & ((\inst6|counter|count_reg[16]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[17]|Q~q  & (!\inst6|counter|count_reg[16]|Q~2 ))
// \inst6|counter|count_reg[17]|Q~2  = CARRY((\inst6|counter|count_reg[17]|Q~q ) # (!\inst6|counter|count_reg[16]|Q~2 ))

	.dataa(\inst6|counter|count_reg[17]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[16]|Q~2 ),
	.combout(\inst6|counter|count_reg[17]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[17]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[17]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst6|counter|count_reg[17]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N10
cycloneive_lcell_comb \inst6|counter|count_reg[17]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[17]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[17]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[17]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[17]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[17]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst6|counter|count_reg[17]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N11
dffeas \inst6|counter|count_reg[17]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[17]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[17]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[17]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[17]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N10
cycloneive_lcell_comb \inst6|counter|count_reg[18]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[18]|Q~1_combout  = (\inst6|counter|count_reg[18]|Q~q  & (!\inst6|counter|count_reg[17]|Q~2  & VCC)) # (!\inst6|counter|count_reg[18]|Q~q  & (\inst6|counter|count_reg[17]|Q~2  $ (GND)))
// \inst6|counter|count_reg[18]|Q~2  = CARRY((!\inst6|counter|count_reg[18]|Q~q  & !\inst6|counter|count_reg[17]|Q~2 ))

	.dataa(\inst6|counter|count_reg[18]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[17]|Q~2 ),
	.combout(\inst6|counter|count_reg[18]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[18]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[18]|Q~1 .lut_mask = 16'h5A05;
defparam \inst6|counter|count_reg[18]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N8
cycloneive_lcell_comb \inst6|counter|count_reg[18]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[18]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[18]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[18]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[18]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[18]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst6|counter|count_reg[18]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N9
dffeas \inst6|counter|count_reg[18]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[18]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[18]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[18]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[18]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N12
cycloneive_lcell_comb \inst6|counter|count_reg[19]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[19]|Q~1_combout  = (\inst6|counter|count_reg[19]|Q~q  & ((\inst6|counter|count_reg[18]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[19]|Q~q  & (!\inst6|counter|count_reg[18]|Q~2 ))
// \inst6|counter|count_reg[19]|Q~2  = CARRY((\inst6|counter|count_reg[19]|Q~q ) # (!\inst6|counter|count_reg[18]|Q~2 ))

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[19]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[18]|Q~2 ),
	.combout(\inst6|counter|count_reg[19]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[19]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[19]|Q~1 .lut_mask = 16'hC3CF;
defparam \inst6|counter|count_reg[19]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N4
cycloneive_lcell_comb \inst6|counter|count_reg[19]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[19]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[19]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[19]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[19]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[19]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst6|counter|count_reg[19]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N5
dffeas \inst6|counter|count_reg[19]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[19]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[19]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[19]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[19]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N14
cycloneive_lcell_comb \inst6|counter|count_reg[20]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[20]|Q~1_combout  = (\inst6|counter|count_reg[20]|Q~q  & (!\inst6|counter|count_reg[19]|Q~2  & VCC)) # (!\inst6|counter|count_reg[20]|Q~q  & (\inst6|counter|count_reg[19]|Q~2  $ (GND)))
// \inst6|counter|count_reg[20]|Q~2  = CARRY((!\inst6|counter|count_reg[20]|Q~q  & !\inst6|counter|count_reg[19]|Q~2 ))

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[20]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[19]|Q~2 ),
	.combout(\inst6|counter|count_reg[20]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[20]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[20]|Q~1 .lut_mask = 16'h3C03;
defparam \inst6|counter|count_reg[20]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N22
cycloneive_lcell_comb \inst6|counter|count_reg[20]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[20]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[20]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[20]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[20]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[20]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst6|counter|count_reg[20]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N23
dffeas \inst6|counter|count_reg[20]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[20]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[20]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[20]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[20]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N16
cycloneive_lcell_comb \inst6|counter|count_reg[21]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[21]|Q~1_combout  = (\inst6|counter|count_reg[21]|Q~q  & ((\inst6|counter|count_reg[20]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[21]|Q~q  & (!\inst6|counter|count_reg[20]|Q~2 ))
// \inst6|counter|count_reg[21]|Q~2  = CARRY((\inst6|counter|count_reg[21]|Q~q ) # (!\inst6|counter|count_reg[20]|Q~2 ))

	.dataa(\inst6|counter|count_reg[21]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[20]|Q~2 ),
	.combout(\inst6|counter|count_reg[21]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[21]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[21]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst6|counter|count_reg[21]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N26
cycloneive_lcell_comb \inst6|counter|count_reg[21]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[21]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[21]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[21]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[21]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[21]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[21]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N27
dffeas \inst6|counter|count_reg[21]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[21]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[21]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[21]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[21]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N18
cycloneive_lcell_comb \inst6|counter|count_reg[22]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[22]|Q~1_combout  = (\inst6|counter|count_reg[22]|Q~q  & (!\inst6|counter|count_reg[21]|Q~2  & VCC)) # (!\inst6|counter|count_reg[22]|Q~q  & (\inst6|counter|count_reg[21]|Q~2  $ (GND)))
// \inst6|counter|count_reg[22]|Q~2  = CARRY((!\inst6|counter|count_reg[22]|Q~q  & !\inst6|counter|count_reg[21]|Q~2 ))

	.dataa(\inst6|counter|count_reg[22]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[21]|Q~2 ),
	.combout(\inst6|counter|count_reg[22]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[22]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[22]|Q~1 .lut_mask = 16'h5A05;
defparam \inst6|counter|count_reg[22]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N0
cycloneive_lcell_comb \inst6|counter|count_reg[22]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[22]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[22]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[22]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[22]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[22]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[22]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N1
dffeas \inst6|counter|count_reg[22]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[22]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[22]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[22]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[22]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N20
cycloneive_lcell_comb \inst6|counter|count_reg[23]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[23]|Q~1_combout  = (\inst6|counter|count_reg[23]|Q~q  & ((\inst6|counter|count_reg[22]|Q~2 ) # (GND))) # (!\inst6|counter|count_reg[23]|Q~q  & (!\inst6|counter|count_reg[22]|Q~2 ))
// \inst6|counter|count_reg[23]|Q~2  = CARRY((\inst6|counter|count_reg[23]|Q~q ) # (!\inst6|counter|count_reg[22]|Q~2 ))

	.dataa(\inst6|counter|count_reg[23]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[22]|Q~2 ),
	.combout(\inst6|counter|count_reg[23]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[23]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[23]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst6|counter|count_reg[23]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N26
cycloneive_lcell_comb \inst6|counter|count_reg[23]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[23]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[23]|Q~1_combout 

	.dataa(\inst6|counter|count_reg[23]|Q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[23]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[23]|Q~1_wirecell .lut_mask = 16'h5555;
defparam \inst6|counter|count_reg[23]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N27
dffeas \inst6|counter|count_reg[23]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[23]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[23]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[23]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[23]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N22
cycloneive_lcell_comb \inst6|counter|count_reg[24]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[24]|Q~1_combout  = (\inst6|counter|count_reg[24]|Q~q  & (!\inst6|counter|count_reg[23]|Q~2  & VCC)) # (!\inst6|counter|count_reg[24]|Q~q  & (\inst6|counter|count_reg[23]|Q~2  $ (GND)))
// \inst6|counter|count_reg[24]|Q~2  = CARRY((!\inst6|counter|count_reg[24]|Q~q  & !\inst6|counter|count_reg[23]|Q~2 ))

	.dataa(gnd),
	.datab(\inst6|counter|count_reg[24]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|counter|count_reg[23]|Q~2 ),
	.combout(\inst6|counter|count_reg[24]|Q~1_combout ),
	.cout(\inst6|counter|count_reg[24]|Q~2 ));
// synopsys translate_off
defparam \inst6|counter|count_reg[24]|Q~1 .lut_mask = 16'h3C03;
defparam \inst6|counter|count_reg[24]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N28
cycloneive_lcell_comb \inst6|counter|count_reg[24]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[24]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[24]|Q~1_combout 

	.dataa(\inst6|counter|count_reg[24]|Q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[24]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[24]|Q~1_wirecell .lut_mask = 16'h5555;
defparam \inst6|counter|count_reg[24]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N29
dffeas \inst6|counter|count_reg[24]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[24]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[24]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[24]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[24]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N24
cycloneive_lcell_comb \inst6|counter|count_reg[25]|Q~1 (
// Equation(s):
// \inst6|counter|count_reg[25]|Q~1_combout  = \inst6|counter|count_reg[25]|Q~q  $ (!\inst6|counter|count_reg[24]|Q~2 )

	.dataa(\inst6|counter|count_reg[25]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst6|counter|count_reg[24]|Q~2 ),
	.combout(\inst6|counter|count_reg[25]|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[25]|Q~1 .lut_mask = 16'hA5A5;
defparam \inst6|counter|count_reg[25]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N30
cycloneive_lcell_comb \inst6|counter|count_reg[25]|Q~1_wirecell (
// Equation(s):
// \inst6|counter|count_reg[25]|Q~1_wirecell_combout  = !\inst6|counter|count_reg[25]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|counter|count_reg[25]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|counter|count_reg[25]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|count_reg[25]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst6|counter|count_reg[25]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N31
dffeas \inst6|counter|count_reg[25]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|counter|count_reg[25]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|counter|count_reg[25]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|counter|count_reg[25]|Q .is_wysiwyg = "true";
defparam \inst6|counter|count_reg[25]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N24
cycloneive_lcell_comb \inst6|counter|Equal0~6 (
// Equation(s):
// \inst6|counter|Equal0~6_combout  = (!\inst6|counter|count_reg[20]|Q~q  & (!\inst6|counter|count_reg[22]|Q~q  & (!\inst6|counter|count_reg[23]|Q~q  & !\inst6|counter|count_reg[21]|Q~q )))

	.dataa(\inst6|counter|count_reg[20]|Q~q ),
	.datab(\inst6|counter|count_reg[22]|Q~q ),
	.datac(\inst6|counter|count_reg[23]|Q~q ),
	.datad(\inst6|counter|count_reg[21]|Q~q ),
	.cin(gnd),
	.combout(\inst6|counter|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|Equal0~6 .lut_mask = 16'h0001;
defparam \inst6|counter|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N30
cycloneive_lcell_comb \inst6|counter|Equal0~5 (
// Equation(s):
// \inst6|counter|Equal0~5_combout  = (!\inst6|counter|count_reg[17]|Q~q  & (\inst6|counter|count_reg[18]|Q~q  & (!\inst6|counter|count_reg[19]|Q~q  & \inst6|counter|count_reg[16]|Q~q )))

	.dataa(\inst6|counter|count_reg[17]|Q~q ),
	.datab(\inst6|counter|count_reg[18]|Q~q ),
	.datac(\inst6|counter|count_reg[19]|Q~q ),
	.datad(\inst6|counter|count_reg[16]|Q~q ),
	.cin(gnd),
	.combout(\inst6|counter|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|Equal0~5 .lut_mask = 16'h0400;
defparam \inst6|counter|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N18
cycloneive_lcell_comb \inst6|counter|Equal0~7 (
// Equation(s):
// \inst6|counter|Equal0~7_combout  = (!\inst6|counter|count_reg[25]|Q~q  & (\inst6|counter|Equal0~6_combout  & (\inst6|counter|Equal0~5_combout  & \inst6|counter|count_reg[24]|Q~q )))

	.dataa(\inst6|counter|count_reg[25]|Q~q ),
	.datab(\inst6|counter|Equal0~6_combout ),
	.datac(\inst6|counter|Equal0~5_combout ),
	.datad(\inst6|counter|count_reg[24]|Q~q ),
	.cin(gnd),
	.combout(\inst6|counter|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|counter|Equal0~7 .lut_mask = 16'h4000;
defparam \inst6|counter|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N30
cycloneive_lcell_comb \inst6|secRegU|register|reg4bit[1]|ff|Q~0 (
// Equation(s):
// \inst6|secRegU|register|reg4bit[1]|ff|Q~0_combout  = (\inst6|counter|Equal0~7_combout  & (\inst6|counter|Equal0~4_combout  & (!\inst6|secRegU|Equal0~0_combout  & \reset~input_o )))

	.dataa(\inst6|counter|Equal0~7_combout ),
	.datab(\inst6|counter|Equal0~4_combout ),
	.datac(\inst6|secRegU|Equal0~0_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst6|secRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[1]|ff|Q~0 .lut_mask = 16'h0800;
defparam \inst6|secRegU|register|reg4bit[1]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N8
cycloneive_lcell_comb \inst6|secRegU|register|reg4bit[0]|ff|Q~0 (
// Equation(s):
// \inst6|secRegU|register|reg4bit[0]|ff|Q~0_combout  = (\inst6|secRegU|register|reg4bit[0]|ff|Q~q  $ (((\inst6|counter|Equal0~4_combout  & \inst6|counter|Equal0~7_combout )))) # (!\reset~input_o )

	.dataa(\inst6|counter|Equal0~4_combout ),
	.datab(\inst6|counter|Equal0~7_combout ),
	.datac(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst6|secRegU|register|reg4bit[0]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[0]|ff|Q~0 .lut_mask = 16'h78FF;
defparam \inst6|secRegU|register|reg4bit[0]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y11_N9
dffeas \inst6|secRegU|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|secRegU|register|reg4bit[0]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst6|secRegU|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N18
cycloneive_lcell_comb \inst6|secRegU|register|reg4bit[1]|ff|Q~2 (
// Equation(s):
// \inst6|secRegU|register|reg4bit[1]|ff|Q~2_combout  = (\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & (((\inst6|secRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst6|secRegU|register|reg4bit[1]|ff|Q~0_combout ))) # (!\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & 
// (\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout  & ((!\inst6|secRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst6|secRegU|register|reg4bit[1]|ff|Q~0_combout ))))

	.dataa(\inst6|secRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.datab(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|secRegU|register|reg4bit[1]|ff|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[1]|ff|Q~2 .lut_mask = 16'hD7D0;
defparam \inst6|secRegU|register|reg4bit[1]|ff|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y11_N19
dffeas \inst6|secRegU|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|secRegU|register|reg4bit[1]|ff|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst6|secRegU|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N6
cycloneive_lcell_comb \inst6|secRegU|register|reg4bit[2]|adder|iXOR (
// Equation(s):
// \inst6|secRegU|register|reg4bit[2]|adder|iXOR~combout  = \inst6|secRegU|register|reg4bit[2]|ff|Q~q  $ (((\inst6|secRegU|register|reg4bit[1]|ff|Q~q ) # (\inst6|secRegU|register|reg4bit[0]|ff|Q~q )))

	.dataa(gnd),
	.datab(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secRegU|register|reg4bit[2]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[2]|adder|iXOR .lut_mask = 16'h03FC;
defparam \inst6|secRegU|register|reg4bit[2]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N28
cycloneive_lcell_comb \inst6|secRegU|register|reg4bit[2]|ff|Q~0 (
// Equation(s):
// \inst6|secRegU|register|reg4bit[2]|ff|Q~0_combout  = (\inst6|secRegU|register|reg4bit[2]|adder|iXOR~combout  & (!\inst6|secRegU|register|reg4bit[1]|ff|Q~0_combout  & ((\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ) # 
// (\inst6|secRegU|register|reg4bit[2]|ff|Q~q )))) # (!\inst6|secRegU|register|reg4bit[2]|adder|iXOR~combout  & ((\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ) # ((\inst6|secRegU|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst6|secRegU|register|reg4bit[2]|adder|iXOR~combout ),
	.datab(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.datac(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.cin(gnd),
	.combout(\inst6|secRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[2]|ff|Q~0 .lut_mask = 16'h54FC;
defparam \inst6|secRegU|register|reg4bit[2]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y11_N29
dffeas \inst6|secRegU|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|secRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst6|secRegU|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N0
cycloneive_lcell_comb \inst6|secRegU|register|reg4bit[3]|adder|iXOR (
// Equation(s):
// \inst6|secRegU|register|reg4bit[3]|adder|iXOR~combout  = \inst6|secRegU|register|reg4bit[3]|ff|Q~q  $ (((\inst6|secRegU|register|reg4bit[1]|ff|Q~q ) # ((\inst6|secRegU|register|reg4bit[0]|ff|Q~q ) # (\inst6|secRegU|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst6|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secRegU|register|reg4bit[3]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[3]|adder|iXOR .lut_mask = 16'h5556;
defparam \inst6|secRegU|register|reg4bit[3]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N30
cycloneive_lcell_comb \inst6|secRegU|register|reg4bit[3]|ff|Q~0 (
// Equation(s):
// \inst6|secRegU|register|reg4bit[3]|ff|Q~0_combout  = (\inst6|secRegU|register|reg4bit[1]|ff|Q~0_combout  & (!\inst6|secRegU|register|reg4bit[3]|adder|iXOR~combout  & ((\inst6|secRegU|register|reg4bit[3]|ff|Q~q ) # 
// (\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout )))) # (!\inst6|secRegU|register|reg4bit[1]|ff|Q~0_combout  & (((\inst6|secRegU|register|reg4bit[3]|ff|Q~q ) # (\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ))))

	.dataa(\inst6|secRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.datab(\inst6|secRegU|register|reg4bit[3]|adder|iXOR~combout ),
	.datac(\inst6|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|secRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[3]|ff|Q~0 .lut_mask = 16'h7770;
defparam \inst6|secRegU|register|reg4bit[3]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y11_N31
dffeas \inst6|secRegU|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|secRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|secRegU|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|secRegU|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst6|secRegU|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N2
cycloneive_lcell_comb \inst6|secRegU|Equal0~0 (
// Equation(s):
// \inst6|secRegU|Equal0~0_combout  = (!\inst6|secRegU|register|reg4bit[3]|ff|Q~q  & (\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & (!\inst6|secRegU|register|reg4bit[0]|ff|Q~q  & \inst6|secRegU|register|reg4bit[2]|ff|Q~q )))

	.dataa(\inst6|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secRegU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegU|Equal0~0 .lut_mask = 16'h0400;
defparam \inst6|secRegU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N12
cycloneive_lcell_comb \inst6|secRegT|register|reg4bit[3]|ff|Q~0 (
// Equation(s):
// \inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout  = (\reset~input_o  & (((!\inst6|secRegU|Equal0~0_combout ) # (!\inst6|counter|Equal0~4_combout )) # (!\inst6|counter|Equal0~7_combout )))

	.dataa(\inst6|counter|Equal0~7_combout ),
	.datab(\inst6|counter|Equal0~4_combout ),
	.datac(\inst6|secRegU|Equal0~0_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[3]|ff|Q~0 .lut_mask = 16'h7F00;
defparam \inst6|secRegT|register|reg4bit[3]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N24
cycloneive_lcell_comb \inst6|secRegT|register|reg4bit[0]|ff|Q~0 (
// Equation(s):
// \inst6|secRegT|register|reg4bit[0]|ff|Q~0_combout  = (\inst6|counter|Equal0~7_combout  & (\inst6|counter|Equal0~4_combout  & \reset~input_o ))

	.dataa(\inst6|counter|Equal0~7_combout ),
	.datab(\inst6|counter|Equal0~4_combout ),
	.datac(gnd),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst6|secRegT|register|reg4bit[0]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[0]|ff|Q~0 .lut_mask = 16'h8800;
defparam \inst6|secRegT|register|reg4bit[0]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N18
cycloneive_lcell_comb \inst6|secRegT|register|reg4bit[0]|ff|Q~1 (
// Equation(s):
// \inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout  = (\inst6|secRegT|register|reg4bit[0]|ff|Q~0_combout  & (\inst6|secRegU|Equal0~0_combout  & !\inst6|secRegT|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~0_combout ),
	.datac(\inst6|secRegU|Equal0~0_combout ),
	.datad(\inst6|secRegT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[0]|ff|Q~1 .lut_mask = 16'h00C0;
defparam \inst6|secRegT|register|reg4bit[0]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N24
cycloneive_lcell_comb \inst6|secRegT|register|reg4bit[0]|ff|Q~2 (
// Equation(s):
// \inst6|secRegT|register|reg4bit[0]|ff|Q~2_combout  = (\inst6|secRegT|register|reg4bit[0]|ff|Q~q  & ((!\inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout ))) # (!\inst6|secRegT|register|reg4bit[0]|ff|Q~q  & 
// (!\inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout ))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.datab(gnd),
	.datac(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|secRegT|register|reg4bit[0]|ff|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[0]|ff|Q~2 .lut_mask = 16'h05F5;
defparam \inst6|secRegT|register|reg4bit[0]|ff|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N25
dffeas \inst6|secRegT|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|secRegT|register|reg4bit[0]|ff|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst6|secRegT|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N18
cycloneive_lcell_comb \inst6|secRegT|register|reg4bit[1]|ff|Q~0 (
// Equation(s):
// \inst6|secRegT|register|reg4bit[1]|ff|Q~0_combout  = (\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & (((\inst6|secRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout )))) # (!\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & 
// (!\inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout  & ((!\inst6|secRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout ))))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout ),
	.datac(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secRegT|register|reg4bit[1]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[1]|ff|Q~0 .lut_mask = 16'hF135;
defparam \inst6|secRegT|register|reg4bit[1]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N19
dffeas \inst6|secRegT|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|secRegT|register|reg4bit[1]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst6|secRegT|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N22
cycloneive_lcell_comb \inst6|secRegT|register|reg4bit[2]|adder|iXOR (
// Equation(s):
// \inst6|secRegT|register|reg4bit[2]|adder|iXOR~combout  = \inst6|secRegT|register|reg4bit[2]|ff|Q~q  $ (((\inst6|secRegT|register|reg4bit[0]|ff|Q~q ) # (\inst6|secRegT|register|reg4bit[1]|ff|Q~q )))

	.dataa(gnd),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secRegT|register|reg4bit[2]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[2]|adder|iXOR .lut_mask = 16'h03FC;
defparam \inst6|secRegT|register|reg4bit[2]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N20
cycloneive_lcell_comb \inst6|secRegT|register|reg4bit[2]|ff|Q~0 (
// Equation(s):
// \inst6|secRegT|register|reg4bit[2]|ff|Q~0_combout  = (\inst6|secRegT|register|reg4bit[2]|adder|iXOR~combout  & (!\inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout  & ((\inst6|secRegT|register|reg4bit[2]|ff|Q~q ) # 
// (!\inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout )))) # (!\inst6|secRegT|register|reg4bit[2]|adder|iXOR~combout  & (((\inst6|secRegT|register|reg4bit[2]|ff|Q~q ) # (!\inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout ))))

	.dataa(\inst6|secRegT|register|reg4bit[2]|adder|iXOR~combout ),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout ),
	.datac(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.cin(gnd),
	.combout(\inst6|secRegT|register|reg4bit[2]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[2]|ff|Q~0 .lut_mask = 16'h7077;
defparam \inst6|secRegT|register|reg4bit[2]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N21
dffeas \inst6|secRegT|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|secRegT|register|reg4bit[2]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst6|secRegT|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N16
cycloneive_lcell_comb \inst6|secRegT|register|reg4bit[3]|adder|iXOR (
// Equation(s):
// \inst6|secRegT|register|reg4bit[3]|adder|iXOR~combout  = \inst6|secRegT|register|reg4bit[3]|ff|Q~q  $ (((\inst6|secRegT|register|reg4bit[0]|ff|Q~q ) # ((\inst6|secRegT|register|reg4bit[1]|ff|Q~q ) # (\inst6|secRegT|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secRegT|register|reg4bit[3]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[3]|adder|iXOR .lut_mask = 16'h5556;
defparam \inst6|secRegT|register|reg4bit[3]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N6
cycloneive_lcell_comb \inst6|secRegT|register|reg4bit[3]|ff|Q~1 (
// Equation(s):
// \inst6|secRegT|register|reg4bit[3]|ff|Q~1_combout  = (\inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout  & (\inst6|secRegT|register|reg4bit[3]|ff|Q~q  & ((!\inst6|secRegT|register|reg4bit[3]|adder|iXOR~combout ) # 
// (!\inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout )))) # (!\inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout  & (((!\inst6|secRegT|register|reg4bit[3]|adder|iXOR~combout )) # (!\inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout )))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~1_combout ),
	.datac(\inst6|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[3]|adder|iXOR~combout ),
	.cin(gnd),
	.combout(\inst6|secRegT|register|reg4bit[3]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[3]|ff|Q~1 .lut_mask = 16'h31F5;
defparam \inst6|secRegT|register|reg4bit[3]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y14_N7
dffeas \inst6|secRegT|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|secRegT|register|reg4bit[3]|ff|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|secRegT|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|secRegT|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst6|secRegT|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N28
cycloneive_lcell_comb \inst6|secRegT|Equal0~0 (
// Equation(s):
// \inst6|secRegT|Equal0~0_combout  = (\inst6|secRegT|register|reg4bit[3]|ff|Q~q  & (!\inst6|secRegT|register|reg4bit[0]|ff|Q~q  & (\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & !\inst6|secRegT|register|reg4bit[2]|ff|Q~q )))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secRegT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secRegT|Equal0~0 .lut_mask = 16'h0020;
defparam \inst6|secRegT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N4
cycloneive_lcell_comb \inst6|comb~0 (
// Equation(s):
// \inst6|comb~0_combout  = (\inst6|counter|Equal0~7_combout  & (\inst6|counter|Equal0~4_combout  & (\inst6|secRegU|Equal0~0_combout  & \inst6|secRegT|Equal0~0_combout )))

	.dataa(\inst6|counter|Equal0~7_combout ),
	.datab(\inst6|counter|Equal0~4_combout ),
	.datac(\inst6|secRegU|Equal0~0_combout ),
	.datad(\inst6|secRegT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|comb~0 .lut_mask = 16'h8000;
defparam \inst6|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N0
cycloneive_lcell_comb \inst6|minRegU|register|reg4bit[2]|ff|Q~0 (
// Equation(s):
// \inst6|minRegU|register|reg4bit[2]|ff|Q~0_combout  = (!\inst6|comb~0_combout  & \reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|comb~0_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst6|minRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[2]|ff|Q~0 .lut_mask = 16'h0F00;
defparam \inst6|minRegU|register|reg4bit[2]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N16
cycloneive_lcell_comb \inst6|minRegU|register|reg4bit[0]|ff|Q~0 (
// Equation(s):
// \inst6|minRegU|register|reg4bit[0]|ff|Q~0_combout  = ((\inst6|comb~0_combout  & ((\inst6|minRegU|Equal0~0_combout ) # (!\inst6|minRegU|register|reg4bit[0]|ff|Q~q ))) # (!\inst6|comb~0_combout  & ((\inst6|minRegU|register|reg4bit[0]|ff|Q~q )))) # 
// (!\reset~input_o )

	.dataa(\inst6|minRegU|Equal0~0_combout ),
	.datab(\inst6|comb~0_combout ),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst6|minRegU|register|reg4bit[0]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[0]|ff|Q~0 .lut_mask = 16'hBCFF;
defparam \inst6|minRegU|register|reg4bit[0]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N17
dffeas \inst6|minRegU|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|minRegU|register|reg4bit[0]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst6|minRegU|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N14
cycloneive_lcell_comb \inst6|minRegU|register|reg4bit[0]|ff|Q~1 (
// Equation(s):
// \inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout  = (!\inst6|minRegU|Equal0~0_combout  & (\inst6|comb~0_combout  & \reset~input_o ))

	.dataa(\inst6|minRegU|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst6|comb~0_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[0]|ff|Q~1 .lut_mask = 16'h5000;
defparam \inst6|minRegU|register|reg4bit[0]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N18
cycloneive_lcell_comb \inst6|minRegU|register|reg4bit[1]|ff|Q~0 (
// Equation(s):
// \inst6|minRegU|register|reg4bit[1]|ff|Q~0_combout  = (\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & ((\inst6|minRegU|register|reg4bit[0]|ff|Q~q ) # ((!\inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout )))) # (!\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & 
// (!\inst6|minRegU|register|reg4bit[2]|ff|Q~0_combout  & ((!\inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout ) # (!\inst6|minRegU|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|minRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.datac(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|minRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[1]|ff|Q~0 .lut_mask = 16'hA1F3;
defparam \inst6|minRegU|register|reg4bit[1]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N19
dffeas \inst6|minRegU|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|minRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst6|minRegU|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
cycloneive_lcell_comb \inst6|minRegU|register|reg4bit[2]|adder|iXOR (
// Equation(s):
// \inst6|minRegU|register|reg4bit[2]|adder|iXOR~combout  = \inst6|minRegU|register|reg4bit[2]|ff|Q~q  $ (((\inst6|minRegU|register|reg4bit[0]|ff|Q~q ) # (\inst6|minRegU|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(gnd),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minRegU|register|reg4bit[2]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[2]|adder|iXOR .lut_mask = 16'h555A;
defparam \inst6|minRegU|register|reg4bit[2]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N12
cycloneive_lcell_comb \inst6|minRegU|register|reg4bit[2]|ff|Q~1 (
// Equation(s):
// \inst6|minRegU|register|reg4bit[2]|ff|Q~1_combout  = (\inst6|minRegU|register|reg4bit[2]|ff|Q~0_combout  & (\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & ((!\inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout ) # 
// (!\inst6|minRegU|register|reg4bit[2]|adder|iXOR~combout )))) # (!\inst6|minRegU|register|reg4bit[2]|ff|Q~0_combout  & (((!\inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout )) # (!\inst6|minRegU|register|reg4bit[2]|adder|iXOR~combout )))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.datab(\inst6|minRegU|register|reg4bit[2]|adder|iXOR~combout ),
	.datac(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|minRegU|register|reg4bit[2]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[2]|ff|Q~1 .lut_mask = 16'h31F5;
defparam \inst6|minRegU|register|reg4bit[2]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N13
dffeas \inst6|minRegU|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|minRegU|register|reg4bit[2]|ff|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst6|minRegU|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N2
cycloneive_lcell_comb \inst6|minRegU|register|reg4bit[3]|adder|iXOR (
// Equation(s):
// \inst6|minRegU|register|reg4bit[3]|adder|iXOR~combout  = \inst6|minRegU|register|reg4bit[3]|ff|Q~q  $ (((\inst6|minRegU|register|reg4bit[2]|ff|Q~q ) # ((\inst6|minRegU|register|reg4bit[1]|ff|Q~q ) # (\inst6|minRegU|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minRegU|register|reg4bit[3]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[3]|adder|iXOR .lut_mask = 16'h01FE;
defparam \inst6|minRegU|register|reg4bit[3]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N24
cycloneive_lcell_comb \inst6|minRegU|register|reg4bit[3]|ff|Q~0 (
// Equation(s):
// \inst6|minRegU|register|reg4bit[3]|ff|Q~0_combout  = (\inst6|minRegU|register|reg4bit[2]|ff|Q~0_combout  & (\inst6|minRegU|register|reg4bit[3]|ff|Q~q  & ((!\inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout ) # 
// (!\inst6|minRegU|register|reg4bit[3]|adder|iXOR~combout )))) # (!\inst6|minRegU|register|reg4bit[2]|ff|Q~0_combout  & (((!\inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout )) # (!\inst6|minRegU|register|reg4bit[3]|adder|iXOR~combout )))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.datab(\inst6|minRegU|register|reg4bit[3]|adder|iXOR~combout ),
	.datac(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[0]|ff|Q~1_combout ),
	.cin(gnd),
	.combout(\inst6|minRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[3]|ff|Q~0 .lut_mask = 16'h31F5;
defparam \inst6|minRegU|register|reg4bit[3]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N25
dffeas \inst6|minRegU|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|minRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|minRegU|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst6|minRegU|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N2
cycloneive_lcell_comb \inst6|minRegU|Equal0~0 (
// Equation(s):
// \inst6|minRegU|Equal0~0_combout  = (\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & (\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & (!\inst6|minRegU|register|reg4bit[0]|ff|Q~q  & !\inst6|minRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minRegU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegU|Equal0~0 .lut_mask = 16'h0008;
defparam \inst6|minRegU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N6
cycloneive_lcell_comb \inst6|comb~1 (
// Equation(s):
// \inst6|comb~1_combout  = (\inst6|minRegU|Equal0~0_combout  & \inst6|comb~0_combout )

	.dataa(\inst6|minRegU|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst6|comb~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|comb~1 .lut_mask = 16'hA0A0;
defparam \inst6|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N22
cycloneive_lcell_comb \inst6|minRegT|register|reg4bit[0]|ff|Q~1 (
// Equation(s):
// \inst6|minRegT|register|reg4bit[0]|ff|Q~1_combout  = (((\inst6|minRegT|Equal0~0_combout ) # (!\reset~input_o )) # (!\inst6|comb~0_combout )) # (!\inst6|minRegU|Equal0~0_combout )

	.dataa(\inst6|minRegU|Equal0~0_combout ),
	.datab(\inst6|comb~0_combout ),
	.datac(\inst6|minRegT|Equal0~0_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst6|minRegT|register|reg4bit[0]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[0]|ff|Q~1 .lut_mask = 16'hF7FF;
defparam \inst6|minRegT|register|reg4bit[0]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N20
cycloneive_lcell_comb \inst6|minRegT|register|reg4bit[1]|ff|Q~0 (
// Equation(s):
// \inst6|minRegT|register|reg4bit[1]|ff|Q~0_combout  = (\reset~input_o  & ((!\inst6|comb~0_combout ) # (!\inst6|minRegU|Equal0~0_combout )))

	.dataa(\inst6|minRegU|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst6|comb~0_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst6|minRegT|register|reg4bit[1]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[1]|ff|Q~0 .lut_mask = 16'h5F00;
defparam \inst6|minRegT|register|reg4bit[1]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneive_lcell_comb \inst6|minRegT|register|reg4bit[1]|ff|Q~1 (
// Equation(s):
// \inst6|minRegT|register|reg4bit[1]|ff|Q~1_combout  = (\inst6|minRegT|register|reg4bit[1]|ff|Q~q  & ((\inst6|minRegT|register|reg4bit[0]|ff|Q~q ) # ((\inst6|minRegT|register|reg4bit[0]|ff|Q~1_combout )))) # (!\inst6|minRegT|register|reg4bit[1]|ff|Q~q  & 
// (!\inst6|minRegT|register|reg4bit[1]|ff|Q~0_combout  & ((\inst6|minRegT|register|reg4bit[0]|ff|Q~1_combout ) # (!\inst6|minRegT|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|minRegT|register|reg4bit[0]|ff|Q~1_combout ),
	.datac(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[1]|ff|Q~0_combout ),
	.cin(gnd),
	.combout(\inst6|minRegT|register|reg4bit[1]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[1]|ff|Q~1 .lut_mask = 16'hE0ED;
defparam \inst6|minRegT|register|reg4bit[1]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N9
dffeas \inst6|minRegT|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|minRegT|register|reg4bit[1]|ff|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst6|minRegT|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneive_lcell_comb \inst6|minRegT|register|reg4bit[2]|adder|iXOR (
// Equation(s):
// \inst6|minRegT|register|reg4bit[2]|adder|iXOR~combout  = \inst6|minRegT|register|reg4bit[2]|ff|Q~q  $ (((\inst6|minRegT|register|reg4bit[1]|ff|Q~q ) # (\inst6|minRegT|register|reg4bit[0]|ff|Q~q )))

	.dataa(gnd),
	.datab(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datac(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minRegT|register|reg4bit[2]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[2]|adder|iXOR .lut_mask = 16'h333C;
defparam \inst6|minRegT|register|reg4bit[2]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneive_lcell_comb \inst6|minRegT|register|reg4bit[2]|ff|Q~0 (
// Equation(s):
// \inst6|minRegT|register|reg4bit[2]|ff|Q~0_combout  = (\inst6|minRegT|register|reg4bit[2]|adder|iXOR~combout  & (\inst6|minRegT|register|reg4bit[0]|ff|Q~1_combout  & ((\inst6|minRegT|register|reg4bit[2]|ff|Q~q ) # 
// (!\inst6|minRegT|register|reg4bit[1]|ff|Q~0_combout )))) # (!\inst6|minRegT|register|reg4bit[2]|adder|iXOR~combout  & (((\inst6|minRegT|register|reg4bit[2]|ff|Q~q ) # (!\inst6|minRegT|register|reg4bit[1]|ff|Q~0_combout ))))

	.dataa(\inst6|minRegT|register|reg4bit[2]|adder|iXOR~combout ),
	.datab(\inst6|minRegT|register|reg4bit[0]|ff|Q~1_combout ),
	.datac(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[1]|ff|Q~0_combout ),
	.cin(gnd),
	.combout(\inst6|minRegT|register|reg4bit[2]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[2]|ff|Q~0 .lut_mask = 16'hD0DD;
defparam \inst6|minRegT|register|reg4bit[2]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N3
dffeas \inst6|minRegT|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|minRegT|register|reg4bit[2]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst6|minRegT|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneive_lcell_comb \inst6|minRegT|Equal0~0 (
// Equation(s):
// \inst6|minRegT|Equal0~0_combout  = (!\inst6|minRegT|register|reg4bit[0]|ff|Q~q  & (\inst6|minRegT|register|reg4bit[3]|ff|Q~q  & (\inst6|minRegT|register|reg4bit[1]|ff|Q~q  & !\inst6|minRegT|register|reg4bit[2]|ff|Q~q )))

	.dataa(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minRegT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegT|Equal0~0 .lut_mask = 16'h0040;
defparam \inst6|minRegT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N26
cycloneive_lcell_comb \inst6|minRegT|load_signal~0 (
// Equation(s):
// \inst6|minRegT|load_signal~0_combout  = (\inst6|minRegU|Equal0~0_combout  & (\inst6|minRegT|Equal0~0_combout  & \inst6|secRegT|Equal0~0_combout ))

	.dataa(\inst6|minRegU|Equal0~0_combout ),
	.datab(gnd),
	.datac(\inst6|minRegT|Equal0~0_combout ),
	.datad(\inst6|secRegT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|minRegT|load_signal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegT|load_signal~0 .lut_mask = 16'hA000;
defparam \inst6|minRegT|load_signal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N28
cycloneive_lcell_comb \inst6|minRegT|load_signal~1 (
// Equation(s):
// \inst6|minRegT|load_signal~1_combout  = (\inst6|minRegT|load_signal~0_combout  & (\inst6|counter|Equal0~7_combout  & (\inst6|secRegU|Equal0~0_combout  & \inst6|counter|Equal0~4_combout )))

	.dataa(\inst6|minRegT|load_signal~0_combout ),
	.datab(\inst6|counter|Equal0~7_combout ),
	.datac(\inst6|secRegU|Equal0~0_combout ),
	.datad(\inst6|counter|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|minRegT|load_signal~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegT|load_signal~1 .lut_mask = 16'h8000;
defparam \inst6|minRegT|load_signal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N10
cycloneive_lcell_comb \inst6|minRegT|register|reg4bit[0]|ff|Q~0 (
// Equation(s):
// \inst6|minRegT|register|reg4bit[0]|ff|Q~0_combout  = (\inst6|minRegT|load_signal~1_combout ) # ((\inst6|comb~1_combout  $ (\inst6|minRegT|register|reg4bit[0]|ff|Q~q )) # (!\reset~input_o ))

	.dataa(\inst6|comb~1_combout ),
	.datab(\inst6|minRegT|load_signal~1_combout ),
	.datac(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst6|minRegT|register|reg4bit[0]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[0]|ff|Q~0 .lut_mask = 16'hDEFF;
defparam \inst6|minRegT|register|reg4bit[0]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N11
dffeas \inst6|minRegT|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|minRegT|register|reg4bit[0]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst6|minRegT|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneive_lcell_comb \inst6|minRegT|register|reg4bit[3]|adder|iXOR (
// Equation(s):
// \inst6|minRegT|register|reg4bit[3]|adder|iXOR~combout  = \inst6|minRegT|register|reg4bit[3]|ff|Q~q  $ (((\inst6|minRegT|register|reg4bit[0]|ff|Q~q ) # ((\inst6|minRegT|register|reg4bit[1]|ff|Q~q ) # (\inst6|minRegT|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minRegT|register|reg4bit[3]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[3]|adder|iXOR .lut_mask = 16'h3336;
defparam \inst6|minRegT|register|reg4bit[3]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneive_lcell_comb \inst6|minRegT|register|reg4bit[3]|ff|Q~0 (
// Equation(s):
// \inst6|minRegT|register|reg4bit[3]|ff|Q~0_combout  = (\inst6|minRegT|register|reg4bit[3]|adder|iXOR~combout  & (\inst6|minRegT|register|reg4bit[0]|ff|Q~1_combout  & ((\inst6|minRegT|register|reg4bit[3]|ff|Q~q ) # 
// (!\inst6|minRegT|register|reg4bit[1]|ff|Q~0_combout )))) # (!\inst6|minRegT|register|reg4bit[3]|adder|iXOR~combout  & (((\inst6|minRegT|register|reg4bit[3]|ff|Q~q ) # (!\inst6|minRegT|register|reg4bit[1]|ff|Q~0_combout ))))

	.dataa(\inst6|minRegT|register|reg4bit[3]|adder|iXOR~combout ),
	.datab(\inst6|minRegT|register|reg4bit[0]|ff|Q~1_combout ),
	.datac(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[1]|ff|Q~0_combout ),
	.cin(gnd),
	.combout(\inst6|minRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[3]|ff|Q~0 .lut_mask = 16'hD0DD;
defparam \inst6|minRegT|register|reg4bit[3]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N5
dffeas \inst6|minRegT|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|minRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|minRegT|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst6|minRegT|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneive_lcell_comb \inst6|hrRegU|register|reg4bit[1]|ff|Q~0 (
// Equation(s):
// \inst6|hrRegU|register|reg4bit[1]|ff|Q~0_combout  = (\inst6|minRegT|load_signal~1_combout  & (!\inst6|hrRegU|Equal0~0_combout  & (\inst6|hrRegU|register|reg4bit[1]|ff|Q~q  $ (\inst6|hrRegU|register|reg4bit[0]|ff|Q~q )))) # 
// (!\inst6|minRegT|load_signal~1_combout  & (((!\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ))))

	.dataa(\inst6|hrRegU|Equal0~0_combout ),
	.datab(\inst6|minRegT|load_signal~1_combout ),
	.datac(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[1]|ff|Q~0 .lut_mask = 16'h0743;
defparam \inst6|hrRegU|register|reg4bit[1]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N2
cycloneive_lcell_comb \inst6|hrRegU|register|reg4bit[1]|ff|Q~1 (
// Equation(s):
// \inst6|hrRegU|register|reg4bit[1]|ff|Q~1_combout  = (!\inst6|comb~2_combout ) # (!\inst6|hrRegU|register|reg4bit[1]|ff|Q~0_combout )

	.dataa(\inst6|hrRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.datab(gnd),
	.datac(\inst6|comb~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|hrRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[1]|ff|Q~1 .lut_mask = 16'h5F5F;
defparam \inst6|hrRegU|register|reg4bit[1]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N3
dffeas \inst6|hrRegU|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|hrRegU|register|reg4bit[1]|ff|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst6|hrRegU|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneive_lcell_comb \inst6|hrRegU|register|reg4bit[2]|ff|Q~3 (
// Equation(s):
// \inst6|hrRegU|register|reg4bit[2]|ff|Q~3_combout  = (\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ) # (\inst6|hrRegU|register|reg4bit[1]|ff|Q~q )

	.dataa(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrRegU|register|reg4bit[2]|ff|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[2]|ff|Q~3 .lut_mask = 16'hFFAA;
defparam \inst6|hrRegU|register|reg4bit[2]|ff|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneive_lcell_comb \inst6|hrRegU|register|reg4bit[2]|ff|Q~2 (
// Equation(s):
// \inst6|hrRegU|register|reg4bit[2]|ff|Q~2_combout  = (\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  $ (((!\inst6|hrRegU|register|reg4bit[2]|ff|Q~3_combout  & \inst6|minRegT|load_signal~1_combout )))) # (!\inst6|comb~2_combout )

	.dataa(\inst6|hrRegU|register|reg4bit[2]|ff|Q~3_combout ),
	.datab(\inst6|comb~2_combout ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|minRegT|load_signal~1_combout ),
	.cin(gnd),
	.combout(\inst6|hrRegU|register|reg4bit[2]|ff|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[2]|ff|Q~2 .lut_mask = 16'hB7F3;
defparam \inst6|hrRegU|register|reg4bit[2]|ff|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N29
dffeas \inst6|hrRegU|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|hrRegU|register|reg4bit[2]|ff|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst6|hrRegU|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
cycloneive_lcell_comb \inst6|hrRegU|register|reg4bit[3]|adder|iXOR (
// Equation(s):
// \inst6|hrRegU|register|reg4bit[3]|adder|iXOR~combout  = \inst6|hrRegU|register|reg4bit[3]|ff|Q~q  $ (((\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ) # ((\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ) # (\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ))))

	.dataa(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrRegU|register|reg4bit[3]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[3]|adder|iXOR .lut_mask = 16'h3336;
defparam \inst6|hrRegU|register|reg4bit[3]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneive_lcell_comb \inst6|hrRegU|register|reg4bit[3]|ff|Q~0 (
// Equation(s):
// \inst6|hrRegU|register|reg4bit[3]|ff|Q~0_combout  = (\inst6|minRegT|load_signal~1_combout  & (!\inst6|hrRegU|Equal0~0_combout  & ((\inst6|hrRegU|register|reg4bit[3]|adder|iXOR~combout )))) # (!\inst6|minRegT|load_signal~1_combout  & 
// (((!\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst6|hrRegU|Equal0~0_combout ),
	.datab(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[3]|adder|iXOR~combout ),
	.datad(\inst6|minRegT|load_signal~1_combout ),
	.cin(gnd),
	.combout(\inst6|hrRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[3]|ff|Q~0 .lut_mask = 16'h5033;
defparam \inst6|hrRegU|register|reg4bit[3]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneive_lcell_comb \inst6|hrRegU|register|reg4bit[3]|ff|Q~1 (
// Equation(s):
// \inst6|hrRegU|register|reg4bit[3]|ff|Q~1_combout  = (!\inst6|hrRegU|register|reg4bit[3]|ff|Q~0_combout ) # (!\inst6|comb~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|comb~2_combout ),
	.datad(\inst6|hrRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.cin(gnd),
	.combout(\inst6|hrRegU|register|reg4bit[3]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[3]|ff|Q~1 .lut_mask = 16'h0FFF;
defparam \inst6|hrRegU|register|reg4bit[3]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y26_N17
dffeas \inst6|hrRegU|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|hrRegU|register|reg4bit[3]|ff|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst6|hrRegU|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneive_lcell_comb \inst6|every_thing_maxed~0 (
// Equation(s):
// \inst6|every_thing_maxed~0_combout  = (\inst6|hrRegU|register|reg4bit[3]|ff|Q~q  & (!\inst6|hrRegU|register|reg4bit[0]|ff|Q~q  & (\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  & !\inst6|hrRegU|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|every_thing_maxed~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|every_thing_maxed~0 .lut_mask = 16'h0020;
defparam \inst6|every_thing_maxed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N2
cycloneive_lcell_comb \inst6|hrRegT|register|reg4bit[0]|ff|Q~0 (
// Equation(s):
// \inst6|hrRegT|register|reg4bit[0]|ff|Q~0_combout  = ((\inst6|comb~4_combout  & ((\inst6|hrRegT|Equal0~0_combout ) # (!\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ))) # (!\inst6|comb~4_combout  & ((\inst6|hrRegT|register|reg4bit[0]|ff|Q~q )))) # 
// (!\inst6|comb~2_combout )

	.dataa(\inst6|comb~4_combout ),
	.datab(\inst6|hrRegT|Equal0~0_combout ),
	.datac(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|comb~2_combout ),
	.cin(gnd),
	.combout(\inst6|hrRegT|register|reg4bit[0]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[0]|ff|Q~0 .lut_mask = 16'hDAFF;
defparam \inst6|hrRegT|register|reg4bit[0]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N3
dffeas \inst6|hrRegT|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|hrRegT|register|reg4bit[0]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst6|hrRegT|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneive_lcell_comb \inst6|hrRegT|register|reg4bit[2]|ff|Q~3 (
// Equation(s):
// \inst6|hrRegT|register|reg4bit[2]|ff|Q~3_combout  = (\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ) # (\inst6|hrRegT|register|reg4bit[0]|ff|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrRegT|register|reg4bit[2]|ff|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[2]|ff|Q~3 .lut_mask = 16'hFFF0;
defparam \inst6|hrRegT|register|reg4bit[2]|ff|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneive_lcell_comb \inst6|hrRegT|register|reg4bit[2]|ff|Q~2 (
// Equation(s):
// \inst6|hrRegT|register|reg4bit[2]|ff|Q~2_combout  = (\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  $ (((\inst6|comb~4_combout  & !\inst6|hrRegT|register|reg4bit[2]|ff|Q~3_combout )))) # (!\inst6|comb~2_combout )

	.dataa(\inst6|comb~4_combout ),
	.datab(\inst6|hrRegT|register|reg4bit[2]|ff|Q~3_combout ),
	.datac(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|comb~2_combout ),
	.cin(gnd),
	.combout(\inst6|hrRegT|register|reg4bit[2]|ff|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[2]|ff|Q~2 .lut_mask = 16'hD2FF;
defparam \inst6|hrRegT|register|reg4bit[2]|ff|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N13
dffeas \inst6|hrRegT|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|hrRegT|register|reg4bit[2]|ff|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst6|hrRegT|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneive_lcell_comb \inst6|hrRegT|register|reg4bit[3]|adder|iXOR (
// Equation(s):
// \inst6|hrRegT|register|reg4bit[3]|adder|iXOR~combout  = \inst6|hrRegT|register|reg4bit[3]|ff|Q~q  $ (((\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ) # ((\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ) # (\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrRegT|register|reg4bit[3]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[3]|adder|iXOR .lut_mask = 16'h3336;
defparam \inst6|hrRegT|register|reg4bit[3]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N30
cycloneive_lcell_comb \inst6|hrRegT|register|reg4bit[3]|ff|Q~0 (
// Equation(s):
// \inst6|hrRegT|register|reg4bit[3]|ff|Q~0_combout  = (\inst6|comb~4_combout  & (\inst6|hrRegT|register|reg4bit[3]|adder|iXOR~combout  & ((!\inst6|hrRegT|Equal0~0_combout )))) # (!\inst6|comb~4_combout  & (((!\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst6|comb~4_combout ),
	.datab(\inst6|hrRegT|register|reg4bit[3]|adder|iXOR~combout ),
	.datac(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst6|hrRegT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|hrRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[3]|ff|Q~0 .lut_mask = 16'h058D;
defparam \inst6|hrRegT|register|reg4bit[3]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N14
cycloneive_lcell_comb \inst6|hrRegT|register|reg4bit[3]|ff|Q~1 (
// Equation(s):
// \inst6|hrRegT|register|reg4bit[3]|ff|Q~1_combout  = (!\inst6|comb~2_combout ) # (!\inst6|hrRegT|register|reg4bit[3]|ff|Q~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|hrRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.datad(\inst6|comb~2_combout ),
	.cin(gnd),
	.combout(\inst6|hrRegT|register|reg4bit[3]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[3]|ff|Q~1 .lut_mask = 16'h0FFF;
defparam \inst6|hrRegT|register|reg4bit[3]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N15
dffeas \inst6|hrRegT|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|hrRegT|register|reg4bit[3]|ff|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst6|hrRegT|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneive_lcell_comb \inst6|hrRegT|Equal0~0 (
// Equation(s):
// \inst6|hrRegT|Equal0~0_combout  = (\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & (\inst6|hrRegT|register|reg4bit[3]|ff|Q~q  & (!\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  & \inst6|hrRegT|register|reg4bit[0]|ff|Q~q )))

	.dataa(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrRegT|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegT|Equal0~0 .lut_mask = 16'h0800;
defparam \inst6|hrRegT|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cycloneive_lcell_comb \inst6|comb~2 (
// Equation(s):
// \inst6|comb~2_combout  = (\reset~input_o ) # ((\inst6|every_thing_maxed~0_combout  & (\inst6|hrRegT|Equal0~0_combout  & \inst6|minRegT|load_signal~1_combout )))

	.dataa(\inst6|every_thing_maxed~0_combout ),
	.datab(\inst6|hrRegT|Equal0~0_combout ),
	.datac(\reset~input_o ),
	.datad(\inst6|minRegT|load_signal~1_combout ),
	.cin(gnd),
	.combout(\inst6|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|comb~2 .lut_mask = 16'hF8F0;
defparam \inst6|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneive_lcell_comb \inst6|hrRegU|register|reg4bit[0]|ff|Q~0 (
// Equation(s):
// \inst6|hrRegU|register|reg4bit[0]|ff|Q~0_combout  = (\inst6|hrRegU|register|reg4bit[0]|ff|Q~q  $ (\inst6|minRegT|load_signal~1_combout )) # (!\inst6|comb~2_combout )

	.dataa(\inst6|comb~2_combout ),
	.datab(gnd),
	.datac(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|minRegT|load_signal~1_combout ),
	.cin(gnd),
	.combout(\inst6|hrRegU|register|reg4bit[0]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[0]|ff|Q~0 .lut_mask = 16'h5FF5;
defparam \inst6|hrRegU|register|reg4bit[0]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N25
dffeas \inst6|hrRegU|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|hrRegU|register|reg4bit[0]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|hrRegU|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst6|hrRegU|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneive_lcell_comb \inst6|hrRegU|Equal0~0 (
// Equation(s):
// \inst6|hrRegU|Equal0~0_combout  = (!\inst6|hrRegU|register|reg4bit[0]|ff|Q~q  & (!\inst6|hrRegU|register|reg4bit[3]|ff|Q~q  & (\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  & \inst6|hrRegU|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrRegU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegU|Equal0~0 .lut_mask = 16'h1000;
defparam \inst6|hrRegU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N8
cycloneive_lcell_comb \inst6|comb~3 (
// Equation(s):
// \inst6|comb~3_combout  = (\inst6|minRegU|Equal0~0_combout  & (\inst6|secRegU|Equal0~0_combout  & (\inst6|minRegT|Equal0~0_combout  & \inst6|secRegT|Equal0~0_combout )))

	.dataa(\inst6|minRegU|Equal0~0_combout ),
	.datab(\inst6|secRegU|Equal0~0_combout ),
	.datac(\inst6|minRegT|Equal0~0_combout ),
	.datad(\inst6|secRegT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|comb~3 .lut_mask = 16'h8000;
defparam \inst6|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N2
cycloneive_lcell_comb \inst6|comb~4 (
// Equation(s):
// \inst6|comb~4_combout  = (\inst6|hrRegU|Equal0~0_combout  & (\inst6|counter|Equal0~7_combout  & (\inst6|comb~3_combout  & \inst6|counter|Equal0~4_combout )))

	.dataa(\inst6|hrRegU|Equal0~0_combout ),
	.datab(\inst6|counter|Equal0~7_combout ),
	.datac(\inst6|comb~3_combout ),
	.datad(\inst6|counter|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst6|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|comb~4 .lut_mask = 16'h8000;
defparam \inst6|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N8
cycloneive_lcell_comb \inst6|hrRegT|register|reg4bit[1]|ff|Q~0 (
// Equation(s):
// \inst6|hrRegT|register|reg4bit[1]|ff|Q~0_combout  = (\inst6|comb~4_combout  & (!\inst6|hrRegT|Equal0~0_combout  & (\inst6|hrRegT|register|reg4bit[0]|ff|Q~q  $ (\inst6|hrRegT|register|reg4bit[1]|ff|Q~q )))) # (!\inst6|comb~4_combout  & 
// (((!\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ))))

	.dataa(\inst6|comb~4_combout ),
	.datab(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|hrRegT|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst6|hrRegT|register|reg4bit[1]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[1]|ff|Q~0 .lut_mask = 16'h052D;
defparam \inst6|hrRegT|register|reg4bit[1]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneive_lcell_comb \inst6|hrRegT|register|reg4bit[1]|ff|Q~1 (
// Equation(s):
// \inst6|hrRegT|register|reg4bit[1]|ff|Q~1_combout  = (!\inst6|comb~2_combout ) # (!\inst6|hrRegT|register|reg4bit[1]|ff|Q~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~0_combout ),
	.datad(\inst6|comb~2_combout ),
	.cin(gnd),
	.combout(\inst6|hrRegT|register|reg4bit[1]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[1]|ff|Q~1 .lut_mask = 16'h0FFF;
defparam \inst6|hrRegT|register|reg4bit[1]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y24_N27
dffeas \inst6|hrRegT|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|hrRegT|register|reg4bit[1]|ff|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|hrRegT|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst6|hrRegT|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneive_lcell_comb \inst6|alarm_ring~3 (
// Equation(s):
// \inst6|alarm_ring~3_combout  = (\inst6|minRegT|register|reg4bit[3]|ff|Q~q  & (\inst6|minRegT|register|reg4bit[1]|ff|Q~q  & (\inst6|minRegT|register|reg4bit[2]|ff|Q~q  & \inst6|hrRegT|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|alarm_ring~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|alarm_ring~3 .lut_mask = 16'h8000;
defparam \inst6|alarm_ring~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneive_lcell_comb \inst6|alarm_ring~2 (
// Equation(s):
// \inst6|alarm_ring~2_combout  = (\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & (\inst6|hrRegU|register|reg4bit[0]|ff|Q~q  & (\inst6|hrRegT|register|reg4bit[3]|ff|Q~q  & \inst6|hrRegT|register|reg4bit[0]|ff|Q~q )))

	.dataa(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|alarm_ring~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|alarm_ring~2 .lut_mask = 16'h8000;
defparam \inst6|alarm_ring~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N0
cycloneive_lcell_comb \inst6|alarm_ring~0 (
// Equation(s):
// \inst6|alarm_ring~0_combout  = (\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & (\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & (\inst6|minRegU|register|reg4bit[0]|ff|Q~q  & \inst6|minRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|alarm_ring~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|alarm_ring~0 .lut_mask = 16'h8000;
defparam \inst6|alarm_ring~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cycloneive_lcell_comb \inst6|alarm_ring~1 (
// Equation(s):
// \inst6|alarm_ring~1_combout  = (\inst6|hrRegU|register|reg4bit[1]|ff|Q~q  & (\inst6|minRegT|register|reg4bit[0]|ff|Q~q  & (\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  & \inst6|hrRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|alarm_ring~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|alarm_ring~1 .lut_mask = 16'h8000;
defparam \inst6|alarm_ring~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cycloneive_lcell_comb \inst6|alarm_ring~4 (
// Equation(s):
// \inst6|alarm_ring~4_combout  = (\inst6|alarm_ring~3_combout  & (\inst6|alarm_ring~2_combout  & (\inst6|alarm_ring~0_combout  & \inst6|alarm_ring~1_combout )))

	.dataa(\inst6|alarm_ring~3_combout ),
	.datab(\inst6|alarm_ring~2_combout ),
	.datac(\inst6|alarm_ring~0_combout ),
	.datad(\inst6|alarm_ring~1_combout ),
	.cin(gnd),
	.combout(\inst6|alarm_ring~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|alarm_ring~4 .lut_mask = 16'h8000;
defparam \inst6|alarm_ring~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneive_lcell_comb \inst6|hrTDec|iA|WideOr0~2 (
// Equation(s):
// \inst6|hrTDec|iA|WideOr0~2_combout  = (\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  & (\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  $ (((\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  & (((!\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iA|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iA|WideOr0~2 .lut_mask = 16'h5393;
defparam \inst6|hrTDec|iA|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \alarm_mode~input (
	.i(alarm_mode),
	.ibar(gnd),
	.o(\alarm_mode~input_o ));
// synopsys translate_off
defparam \alarm_mode~input .bus_hold = "false";
defparam \alarm_mode~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N2
cycloneive_lcell_comb \inst6|hrTDec|iA|WideOr0~3 (
// Equation(s):
// \inst6|hrTDec|iA|WideOr0~3_combout  = (\inst6|hrTDec|iA|WideOr0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|hrTDec|iA|WideOr0~2_combout ),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iA|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iA|WideOr0~3 .lut_mask = 16'h00F0;
defparam \inst6|hrTDec|iA|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
cycloneive_lcell_comb \inst6|hrTDec|iB|Mux0~2 (
// Equation(s):
// \inst6|hrTDec|iB|Mux0~2_combout  = (\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & (!\inst6|hrRegT|register|reg4bit[3]|ff|Q~q  & (!\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ))) # (!\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & 
// ((\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  $ (\inst6|hrRegT|register|reg4bit[0]|ff|Q~q )) # (!\inst6|hrRegT|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iB|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iB|Mux0~2 .lut_mask = 16'h1753;
defparam \inst6|hrTDec|iB|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
cycloneive_lcell_comb \inst6|hrTDec|iB|Mux0~3 (
// Equation(s):
// \inst6|hrTDec|iB|Mux0~3_combout  = (\inst6|hrTDec|iB|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|hrTDec|iB|Mux0~2_combout ),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iB|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iB|Mux0~3 .lut_mask = 16'h00CC;
defparam \inst6|hrTDec|iB|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N6
cycloneive_lcell_comb \inst6|hrTDec|iC|Mux0~2 (
// Equation(s):
// \inst6|hrTDec|iC|Mux0~2_combout  = (\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & (!\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  & ((\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst6|hrRegT|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & (!\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iC|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iC|Mux0~2 .lut_mask = 16'h1B13;
defparam \inst6|hrTDec|iC|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cycloneive_lcell_comb \inst6|hrTDec|iC|Mux0~3 (
// Equation(s):
// \inst6|hrTDec|iC|Mux0~3_combout  = (\inst6|hrTDec|iC|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|hrTDec|iC|Mux0~2_combout ),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iC|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iC|Mux0~3 .lut_mask = 16'h00F0;
defparam \inst6|hrTDec|iC|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneive_lcell_comb \inst6|hrTDec|iD|Mux0~2 (
// Equation(s):
// \inst6|hrTDec|iD|Mux0~2_combout  = (\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & ((\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ))) # (!\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  & 
// (!\inst6|hrRegT|register|reg4bit[3]|ff|Q~q )))) # (!\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & ((\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  $ (!\inst6|hrRegT|register|reg4bit[0]|ff|Q~q )) # (!\inst6|hrRegT|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iD|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iD|Mux0~2 .lut_mask = 16'h53B7;
defparam \inst6|hrTDec|iD|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N16
cycloneive_lcell_comb \inst6|hrTDec|iD|Mux0~3 (
// Equation(s):
// \inst6|hrTDec|iD|Mux0~3_combout  = (\inst6|hrTDec|iD|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|hrTDec|iD|Mux0~2_combout ),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iD|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iD|Mux0~3 .lut_mask = 16'h00CC;
defparam \inst6|hrTDec|iD|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneive_lcell_comb \inst6|hrTDec|iE|Mux0~3 (
// Equation(s):
// \inst6|hrTDec|iE|Mux0~3_combout  = (\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  & (!\inst6|hrRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst6|hrRegT|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|hrTDec|iE|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iE|Mux0~3 .lut_mask = 16'h5353;
defparam \inst6|hrTDec|iE|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N4
cycloneive_lcell_comb \inst6|hrTDec|iE|Mux0~6 (
// Equation(s):
// \inst6|hrTDec|iE|Mux0~6_combout  = (!\alarm_mode~input_o  & ((\inst6|hrTDec|iE|Mux0~3_combout ) # (!\inst6|hrRegT|register|reg4bit[0]|ff|Q~q )))

	.dataa(\inst6|hrTDec|iE|Mux0~3_combout ),
	.datab(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iE|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iE|Mux0~6 .lut_mask = 16'h00BB;
defparam \inst6|hrTDec|iE|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N22
cycloneive_lcell_comb \inst6|hrTDec|iF|Mux0~2 (
// Equation(s):
// \inst6|hrTDec|iF|Mux0~2_combout  = (\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & (((\inst6|hrRegT|register|reg4bit[3]|ff|Q~q  & !\inst6|hrRegT|register|reg4bit[0]|ff|Q~q )) # (!\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ))) # 
// (!\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & (((!\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  & !\inst6|hrRegT|register|reg4bit[0]|ff|Q~q )) # (!\inst6|hrRegT|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iF|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iF|Mux0~2 .lut_mask = 16'h1B9F;
defparam \inst6|hrTDec|iF|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneive_lcell_comb \inst6|hrTDec|iF|Mux0~3 (
// Equation(s):
// \inst6|hrTDec|iF|Mux0~3_combout  = (\inst6|hrTDec|iF|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(\inst6|hrTDec|iF|Mux0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iF|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iF|Mux0~3 .lut_mask = 16'h00AA;
defparam \inst6|hrTDec|iF|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneive_lcell_comb \inst6|hrTDec|iG|or1~0 (
// Equation(s):
// \inst6|hrTDec|iG|or1~0_combout  = (\inst6|hrRegT|register|reg4bit[3]|ff|Q~q  & ((\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & (\inst6|hrRegT|register|reg4bit[1]|ff|Q~q )) # (!\inst6|hrRegT|register|reg4bit[2]|ff|Q~q  & 
// (!\inst6|hrRegT|register|reg4bit[1]|ff|Q~q  & !\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst6|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iG|or1~0 .lut_mask = 16'h8084;
defparam \inst6|hrTDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneive_lcell_comb \inst6|hrTDec|iG|or1~1 (
// Equation(s):
// \inst6|hrTDec|iG|or1~1_combout  = (\inst6|hrTDec|iG|or1~0_combout ) # (\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|hrTDec|iG|or1~0_combout ),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrTDec|iG|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrTDec|iG|or1~1 .lut_mask = 16'hFFCC;
defparam \inst6|hrTDec|iG|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneive_lcell_comb \inst6|hrUDec|iA|WideOr0~2 (
// Equation(s):
// \inst6|hrUDec|iA|WideOr0~2_combout  = (\inst6|hrRegU|register|reg4bit[1]|ff|Q~q  & (\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  $ (((\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst6|hrRegU|register|reg4bit[1]|ff|Q~q  & (((!\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iA|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iA|WideOr0~2 .lut_mask = 16'h4B33;
defparam \inst6|hrUDec|iA|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N2
cycloneive_lcell_comb \inst6|hrUDec|iA|WideOr0~3 (
// Equation(s):
// \inst6|hrUDec|iA|WideOr0~3_combout  = (\inst6|hrUDec|iA|WideOr0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|hrUDec|iA|WideOr0~2_combout ),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iA|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iA|WideOr0~3 .lut_mask = 16'h00CC;
defparam \inst6|hrUDec|iA|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneive_lcell_comb \inst6|hrUDec|iB|Mux0~2 (
// Equation(s):
// \inst6|hrUDec|iB|Mux0~2_combout  = (\inst6|hrRegU|register|reg4bit[3]|ff|Q~q  & (!\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  & (\inst6|hrRegU|register|reg4bit[0]|ff|Q~q  $ (\inst6|hrRegU|register|reg4bit[1]|ff|Q~q )))) # 
// (!\inst6|hrRegU|register|reg4bit[3]|ff|Q~q  & (((!\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ) # (!\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iB|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iB|Mux0~2 .lut_mask = 16'h073B;
defparam \inst6|hrUDec|iB|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N4
cycloneive_lcell_comb \inst6|hrUDec|iB|Mux0~3 (
// Equation(s):
// \inst6|hrUDec|iB|Mux0~3_combout  = (\inst6|hrUDec|iB|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(\inst6|hrUDec|iB|Mux0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iB|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iB|Mux0~3 .lut_mask = 16'h00AA;
defparam \inst6|hrUDec|iB|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cycloneive_lcell_comb \inst6|hrUDec|iC|Mux0~2 (
// Equation(s):
// \inst6|hrUDec|iC|Mux0~2_combout  = (\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  & (!\inst6|hrRegU|register|reg4bit[1]|ff|Q~q  & ((\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst6|hrRegU|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  & (((!\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iC|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iC|Mux0~2 .lut_mask = 16'h03B3;
defparam \inst6|hrUDec|iC|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N22
cycloneive_lcell_comb \inst6|hrUDec|iC|Mux0~3 (
// Equation(s):
// \inst6|hrUDec|iC|Mux0~3_combout  = (\inst6|hrUDec|iC|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|hrUDec|iC|Mux0~2_combout ),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iC|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iC|Mux0~3 .lut_mask = 16'h00F0;
defparam \inst6|hrUDec|iC|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cycloneive_lcell_comb \inst6|hrUDec|iD|Mux0~2 (
// Equation(s):
// \inst6|hrUDec|iD|Mux0~2_combout  = (\inst6|hrRegU|register|reg4bit[0]|ff|Q~q  & ((\inst6|hrRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ))) # (!\inst6|hrRegU|register|reg4bit[1]|ff|Q~q  & 
// (!\inst6|hrRegU|register|reg4bit[3]|ff|Q~q )))) # (!\inst6|hrRegU|register|reg4bit[0]|ff|Q~q  & ((\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  $ (!\inst6|hrRegU|register|reg4bit[1]|ff|Q~q )) # (!\inst6|hrRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iD|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iD|Mux0~2 .lut_mask = 16'h5B37;
defparam \inst6|hrUDec|iD|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N0
cycloneive_lcell_comb \inst6|hrUDec|iD|Mux0~3 (
// Equation(s):
// \inst6|hrUDec|iD|Mux0~3_combout  = (\inst6|hrUDec|iD|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|hrUDec|iD|Mux0~2_combout ),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iD|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iD|Mux0~3 .lut_mask = 16'h00F0;
defparam \inst6|hrUDec|iD|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cycloneive_lcell_comb \inst6|hrUDec|iE|Mux0~3 (
// Equation(s):
// \inst6|hrUDec|iE|Mux0~3_combout  = (\inst6|hrRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ))) # (!\inst6|hrRegU|register|reg4bit[1]|ff|Q~q  & (!\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ))

	.dataa(gnd),
	.datab(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iE|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iE|Mux0~3 .lut_mask = 16'h0F33;
defparam \inst6|hrUDec|iE|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N12
cycloneive_lcell_comb \inst6|hrUDec|iE|Mux0~6 (
// Equation(s):
// \inst6|hrUDec|iE|Mux0~6_combout  = (!\alarm_mode~input_o  & ((\inst6|hrUDec|iE|Mux0~3_combout ) # (!\inst6|hrRegU|register|reg4bit[0]|ff|Q~q )))

	.dataa(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|hrUDec|iE|Mux0~3_combout ),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iE|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iE|Mux0~6 .lut_mask = 16'h00DD;
defparam \inst6|hrUDec|iE|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
cycloneive_lcell_comb \inst6|hrUDec|iF|Mux0~2 (
// Equation(s):
// \inst6|hrUDec|iF|Mux0~2_combout  = (\inst6|hrRegU|register|reg4bit[0]|ff|Q~q  & ((\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  & ((!\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ))) # (!\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  & 
// (!\inst6|hrRegU|register|reg4bit[3]|ff|Q~q )))) # (!\inst6|hrRegU|register|reg4bit[0]|ff|Q~q  & ((\inst6|hrRegU|register|reg4bit[3]|ff|Q~q  $ (!\inst6|hrRegU|register|reg4bit[2]|ff|Q~q )) # (!\inst6|hrRegU|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iF|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iF|Mux0~2 .lut_mask = 16'h43F7;
defparam \inst6|hrUDec|iF|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N26
cycloneive_lcell_comb \inst6|hrUDec|iF|Mux0~3 (
// Equation(s):
// \inst6|hrUDec|iF|Mux0~3_combout  = (\inst6|hrUDec|iF|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|hrUDec|iF|Mux0~2_combout ),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iF|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iF|Mux0~3 .lut_mask = 16'h00F0;
defparam \inst6|hrUDec|iF|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneive_lcell_comb \inst6|hrUDec|iG|or1~0 (
// Equation(s):
// \inst6|hrUDec|iG|or1~0_combout  = (\inst6|hrRegU|register|reg4bit[3]|ff|Q~q  & ((\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  & ((\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ))) # (!\inst6|hrRegU|register|reg4bit[2]|ff|Q~q  & 
// (!\inst6|hrRegU|register|reg4bit[0]|ff|Q~q  & !\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ))))

	.dataa(\inst6|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst6|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iG|or1~0 .lut_mask = 16'hC004;
defparam \inst6|hrUDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N24
cycloneive_lcell_comb \inst6|hrUDec|iG|or1~1 (
// Equation(s):
// \inst6|hrUDec|iG|or1~1_combout  = (\inst6|hrUDec|iG|or1~0_combout ) # (\alarm_mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|hrUDec|iG|or1~0_combout ),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|hrUDec|iG|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|hrUDec|iG|or1~1 .lut_mask = 16'hFFF0;
defparam \inst6|hrUDec|iG|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneive_lcell_comb \inst6|minTDec|iA|WideOr0~2 (
// Equation(s):
// \inst6|minTDec|iA|WideOr0~2_combout  = (\inst6|minRegT|register|reg4bit[1]|ff|Q~q  & (\inst6|minRegT|register|reg4bit[2]|ff|Q~q  $ (((\inst6|minRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst6|minRegT|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst6|minRegT|register|reg4bit[1]|ff|Q~q  & (((!\inst6|minRegT|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minTDec|iA|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iA|WideOr0~2 .lut_mask = 16'h43B3;
defparam \inst6|minTDec|iA|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N16
cycloneive_lcell_comb \inst6|minTDec|iA|WideOr0~3 (
// Equation(s):
// \inst6|minTDec|iA|WideOr0~3_combout  = (\inst6|minTDec|iA|WideOr0~2_combout  & !\alarm_mode~input_o )

	.dataa(\inst6|minTDec|iA|WideOr0~2_combout ),
	.datab(gnd),
	.datac(\alarm_mode~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|minTDec|iA|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iA|WideOr0~3 .lut_mask = 16'h0A0A;
defparam \inst6|minTDec|iA|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneive_lcell_comb \inst6|minTDec|iB|Mux0~2 (
// Equation(s):
// \inst6|minTDec|iB|Mux0~2_combout  = (\inst6|minRegT|register|reg4bit[3]|ff|Q~q  & (!\inst6|minRegT|register|reg4bit[2]|ff|Q~q  & (\inst6|minRegT|register|reg4bit[0]|ff|Q~q  $ (\inst6|minRegT|register|reg4bit[1]|ff|Q~q )))) # 
// (!\inst6|minRegT|register|reg4bit[3]|ff|Q~q  & (((!\inst6|minRegT|register|reg4bit[2]|ff|Q~q ) # (!\inst6|minRegT|register|reg4bit[1]|ff|Q~q ))))

	.dataa(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minTDec|iB|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iB|Mux0~2 .lut_mask = 16'h037B;
defparam \inst6|minTDec|iB|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneive_lcell_comb \inst6|minTDec|iB|Mux0~3 (
// Equation(s):
// \inst6|minTDec|iB|Mux0~3_combout  = (\inst6|minTDec|iB|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|minTDec|iB|Mux0~2_combout ),
	.datac(\alarm_mode~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|minTDec|iB|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iB|Mux0~3 .lut_mask = 16'h0C0C;
defparam \inst6|minTDec|iB|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneive_lcell_comb \inst6|minTDec|iC|Mux0~2 (
// Equation(s):
// \inst6|minTDec|iC|Mux0~2_combout  = (\inst6|minRegT|register|reg4bit[2]|ff|Q~q  & (!\inst6|minRegT|register|reg4bit[1]|ff|Q~q  & ((\inst6|minRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst6|minRegT|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst6|minRegT|register|reg4bit[2]|ff|Q~q  & (((!\inst6|minRegT|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minTDec|iC|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iC|Mux0~2 .lut_mask = 16'h0B33;
defparam \inst6|minTDec|iC|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N26
cycloneive_lcell_comb \inst6|minTDec|iC|Mux0~3 (
// Equation(s):
// \inst6|minTDec|iC|Mux0~3_combout  = (!\alarm_mode~input_o  & \inst6|minTDec|iC|Mux0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alarm_mode~input_o ),
	.datad(\inst6|minTDec|iC|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst6|minTDec|iC|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iC|Mux0~3 .lut_mask = 16'h0F00;
defparam \inst6|minTDec|iC|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \inst6|minTDec|iD|Mux0~2 (
// Equation(s):
// \inst6|minTDec|iD|Mux0~2_combout  = (\inst6|minRegT|register|reg4bit[0]|ff|Q~q  & ((\inst6|minRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst6|minRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst6|minRegT|register|reg4bit[1]|ff|Q~q  & 
// (!\inst6|minRegT|register|reg4bit[3]|ff|Q~q )))) # (!\inst6|minRegT|register|reg4bit[0]|ff|Q~q  & ((\inst6|minRegT|register|reg4bit[1]|ff|Q~q  $ (!\inst6|minRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst6|minRegT|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minTDec|iD|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iD|Mux0~2 .lut_mask = 16'h53B7;
defparam \inst6|minTDec|iD|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N20
cycloneive_lcell_comb \inst6|minTDec|iD|Mux0~3 (
// Equation(s):
// \inst6|minTDec|iD|Mux0~3_combout  = (!\alarm_mode~input_o  & \inst6|minTDec|iD|Mux0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alarm_mode~input_o ),
	.datad(\inst6|minTDec|iD|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst6|minTDec|iD|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iD|Mux0~3 .lut_mask = 16'h0F00;
defparam \inst6|minTDec|iD|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneive_lcell_comb \inst6|minTDec|iE|Mux0~3 (
// Equation(s):
// \inst6|minTDec|iE|Mux0~3_combout  = (\inst6|minRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst6|minRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst6|minRegT|register|reg4bit[1]|ff|Q~q  & (!\inst6|minRegT|register|reg4bit[3]|ff|Q~q ))

	.dataa(gnd),
	.datab(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minTDec|iE|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iE|Mux0~3 .lut_mask = 16'h03F3;
defparam \inst6|minTDec|iE|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneive_lcell_comb \inst6|minTDec|iE|Mux0~6 (
// Equation(s):
// \inst6|minTDec|iE|Mux0~6_combout  = (!\alarm_mode~input_o  & ((\inst6|minTDec|iE|Mux0~3_combout ) # (!\inst6|minRegT|register|reg4bit[0]|ff|Q~q )))

	.dataa(\inst6|minTDec|iE|Mux0~3_combout ),
	.datab(gnd),
	.datac(\alarm_mode~input_o ),
	.datad(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minTDec|iE|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iE|Mux0~6 .lut_mask = 16'h0A0F;
defparam \inst6|minTDec|iE|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneive_lcell_comb \inst6|minTDec|iF|Mux0~2 (
// Equation(s):
// \inst6|minTDec|iF|Mux0~2_combout  = (\inst6|minRegT|register|reg4bit[0]|ff|Q~q  & ((\inst6|minRegT|register|reg4bit[2]|ff|Q~q  & ((!\inst6|minRegT|register|reg4bit[1]|ff|Q~q ))) # (!\inst6|minRegT|register|reg4bit[2]|ff|Q~q  & 
// (!\inst6|minRegT|register|reg4bit[3]|ff|Q~q )))) # (!\inst6|minRegT|register|reg4bit[0]|ff|Q~q  & ((\inst6|minRegT|register|reg4bit[3]|ff|Q~q  $ (!\inst6|minRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst6|minRegT|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.datab(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minTDec|iF|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iF|Mux0~2 .lut_mask = 16'h4F37;
defparam \inst6|minTDec|iF|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N22
cycloneive_lcell_comb \inst6|minTDec|iF|Mux0~3 (
// Equation(s):
// \inst6|minTDec|iF|Mux0~3_combout  = (\inst6|minTDec|iF|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|minTDec|iF|Mux0~2_combout ),
	.datac(\alarm_mode~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|minTDec|iF|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iF|Mux0~3 .lut_mask = 16'h0C0C;
defparam \inst6|minTDec|iF|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneive_lcell_comb \inst6|minTDec|iG|or1~0 (
// Equation(s):
// \inst6|minTDec|iG|or1~0_combout  = (\inst6|minRegT|register|reg4bit[2]|ff|Q~q  & (!\inst6|minRegT|register|reg4bit[1]|ff|Q~q )) # (!\inst6|minRegT|register|reg4bit[2]|ff|Q~q  & ((\inst6|minRegT|register|reg4bit[1]|ff|Q~q ) # 
// (\inst6|minRegT|register|reg4bit[0]|ff|Q~q )))

	.dataa(gnd),
	.datab(\inst6|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datac(\inst6|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minTDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iG|or1~0 .lut_mask = 16'h3F3C;
defparam \inst6|minTDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneive_lcell_comb \inst6|minTDec|iG|or1~1 (
// Equation(s):
// \inst6|minTDec|iG|or1~1_combout  = (\alarm_mode~input_o ) # ((!\inst6|minTDec|iG|or1~0_combout  & \inst6|minRegT|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst6|minTDec|iG|or1~0_combout ),
	.datab(\inst6|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datac(\alarm_mode~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|minTDec|iG|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minTDec|iG|or1~1 .lut_mask = 16'hF4F4;
defparam \inst6|minTDec|iG|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N6
cycloneive_lcell_comb \inst6|minUDec|iA|WideOr0~2 (
// Equation(s):
// \inst6|minUDec|iA|WideOr0~2_combout  = (\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & (\inst6|minRegU|register|reg4bit[2]|ff|Q~q  $ (((\inst6|minRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst6|minRegU|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & (((!\inst6|minRegU|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minUDec|iA|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iA|WideOr0~2 .lut_mask = 16'h4877;
defparam \inst6|minUDec|iA|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N0
cycloneive_lcell_comb \inst6|minUDec|iA|WideOr0~3 (
// Equation(s):
// \inst6|minUDec|iA|WideOr0~3_combout  = (\inst6|minUDec|iA|WideOr0~2_combout  & !\alarm_mode~input_o )

	.dataa(\inst6|minUDec|iA|WideOr0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|minUDec|iA|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iA|WideOr0~3 .lut_mask = 16'h00AA;
defparam \inst6|minUDec|iA|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N10
cycloneive_lcell_comb \inst6|minUDec|iB|Mux0~2 (
// Equation(s):
// \inst6|minUDec|iB|Mux0~2_combout  = (\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & (!\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst6|minRegU|register|reg4bit[3]|ff|Q~q )))) # (!\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & 
// ((\inst6|minRegU|register|reg4bit[1]|ff|Q~q  $ (\inst6|minRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst6|minRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minUDec|iB|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iB|Mux0~2 .lut_mask = 16'h1477;
defparam \inst6|minUDec|iB|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N4
cycloneive_lcell_comb \inst6|minUDec|iB|Mux0~3 (
// Equation(s):
// \inst6|minUDec|iB|Mux0~3_combout  = (\inst6|minUDec|iB|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(\inst6|minUDec|iB|Mux0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|minUDec|iB|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iB|Mux0~3 .lut_mask = 16'h00AA;
defparam \inst6|minUDec|iB|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N30
cycloneive_lcell_comb \inst6|minUDec|iC|Mux0~2 (
// Equation(s):
// \inst6|minUDec|iC|Mux0~2_combout  = (\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & (!\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & ((\inst6|minRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst6|minRegU|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & (((!\inst6|minRegU|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minUDec|iC|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iC|Mux0~2 .lut_mask = 16'h2077;
defparam \inst6|minUDec|iC|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N0
cycloneive_lcell_comb \inst6|minUDec|iC|Mux0~3 (
// Equation(s):
// \inst6|minUDec|iC|Mux0~3_combout  = (\inst6|minUDec|iC|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(\inst6|minUDec|iC|Mux0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|minUDec|iC|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iC|Mux0~3 .lut_mask = 16'h00AA;
defparam \inst6|minUDec|iC|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N16
cycloneive_lcell_comb \inst6|minUDec|iD|Mux0~2 (
// Equation(s):
// \inst6|minUDec|iD|Mux0~2_combout  = (\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & ((\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & (!\inst6|minRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & 
// ((!\inst6|minRegU|register|reg4bit[3]|ff|Q~q ))))) # (!\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & ((\inst6|minRegU|register|reg4bit[1]|ff|Q~q  $ (!\inst6|minRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst6|minRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minUDec|iD|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iD|Mux0~2 .lut_mask = 16'h497F;
defparam \inst6|minUDec|iD|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y13_N2
cycloneive_lcell_comb \inst6|minUDec|iD|Mux0~3 (
// Equation(s):
// \inst6|minUDec|iD|Mux0~3_combout  = (\inst6|minUDec|iD|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(\inst6|minUDec|iD|Mux0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|minUDec|iD|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iD|Mux0~3 .lut_mask = 16'h00AA;
defparam \inst6|minUDec|iD|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N26
cycloneive_lcell_comb \inst6|minUDec|iE|Mux0~3 (
// Equation(s):
// \inst6|minUDec|iE|Mux0~3_combout  = (\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & (!\inst6|minRegU|register|reg4bit[2]|ff|Q~q )) # (!\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst6|minRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(gnd),
	.datad(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minUDec|iE|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iE|Mux0~3 .lut_mask = 16'h4477;
defparam \inst6|minUDec|iE|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N20
cycloneive_lcell_comb \inst6|minUDec|iE|Mux0~6 (
// Equation(s):
// \inst6|minUDec|iE|Mux0~6_combout  = (!\alarm_mode~input_o  & ((\inst6|minUDec|iE|Mux0~3_combout ) # (!\inst6|minRegU|register|reg4bit[0]|ff|Q~q )))

	.dataa(\inst6|minUDec|iE|Mux0~3_combout ),
	.datab(gnd),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|minUDec|iE|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iE|Mux0~6 .lut_mask = 16'h00AF;
defparam \inst6|minUDec|iE|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N4
cycloneive_lcell_comb \inst6|minUDec|iF|Mux0~2 (
// Equation(s):
// \inst6|minUDec|iF|Mux0~2_combout  = (\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & (((!\inst6|minRegU|register|reg4bit[0]|ff|Q~q  & \inst6|minRegU|register|reg4bit[3]|ff|Q~q )) # (!\inst6|minRegU|register|reg4bit[1]|ff|Q~q ))) # 
// (!\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & (((!\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & !\inst6|minRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst6|minRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minUDec|iF|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iF|Mux0~2 .lut_mask = 16'h2B77;
defparam \inst6|minUDec|iF|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N24
cycloneive_lcell_comb \inst6|minUDec|iF|Mux0~3 (
// Equation(s):
// \inst6|minUDec|iF|Mux0~3_combout  = (\inst6|minUDec|iF|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|minUDec|iF|Mux0~2_combout ),
	.datac(\alarm_mode~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|minUDec|iF|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iF|Mux0~3 .lut_mask = 16'h0C0C;
defparam \inst6|minUDec|iF|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N22
cycloneive_lcell_comb \inst6|minUDec|iG|or1~0 (
// Equation(s):
// \inst6|minUDec|iG|or1~0_combout  = (\inst6|minRegU|register|reg4bit[3]|ff|Q~q  & ((\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & (\inst6|minRegU|register|reg4bit[1]|ff|Q~q )) # (!\inst6|minRegU|register|reg4bit[2]|ff|Q~q  & 
// (!\inst6|minRegU|register|reg4bit[1]|ff|Q~q  & !\inst6|minRegU|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst6|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst6|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|minRegU|register|reg4bit[3]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|minUDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iG|or1~0 .lut_mask = 16'h8900;
defparam \inst6|minUDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N8
cycloneive_lcell_comb \inst6|minUDec|iG|or1~1 (
// Equation(s):
// \inst6|minUDec|iG|or1~1_combout  = (\inst6|minUDec|iG|or1~0_combout ) # (\alarm_mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|minUDec|iG|or1~0_combout ),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|minUDec|iG|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|minUDec|iG|or1~1 .lut_mask = 16'hFFF0;
defparam \inst6|minUDec|iG|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N26
cycloneive_lcell_comb \inst6|secTDec|iA|WideOr0~2 (
// Equation(s):
// \inst6|secTDec|iA|WideOr0~2_combout  = (\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & (\inst6|secRegT|register|reg4bit[2]|ff|Q~q  $ (((\inst6|secRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst6|secRegT|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & (!\inst6|secRegT|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secTDec|iA|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iA|WideOr0~2 .lut_mask = 16'h25D5;
defparam \inst6|secTDec|iA|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N16
cycloneive_lcell_comb \inst6|secTDec|iA|WideOr0~3 (
// Equation(s):
// \inst6|secTDec|iA|WideOr0~3_combout  = (\inst6|secTDec|iA|WideOr0~2_combout ) # (\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|secTDec|iA|WideOr0~2_combout ),
	.datac(\alarm_mode~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|secTDec|iA|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iA|WideOr0~3 .lut_mask = 16'hFCFC;
defparam \inst6|secTDec|iA|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N4
cycloneive_lcell_comb \inst6|secTDec|iB|Mux0~2 (
// Equation(s):
// \inst6|secTDec|iB|Mux0~2_combout  = (\inst6|secRegT|register|reg4bit[3]|ff|Q~q  & (!\inst6|secRegT|register|reg4bit[2]|ff|Q~q  & (\inst6|secRegT|register|reg4bit[0]|ff|Q~q  $ (\inst6|secRegT|register|reg4bit[1]|ff|Q~q )))) # 
// (!\inst6|secRegT|register|reg4bit[3]|ff|Q~q  & (((!\inst6|secRegT|register|reg4bit[2]|ff|Q~q ) # (!\inst6|secRegT|register|reg4bit[1]|ff|Q~q ))))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secTDec|iB|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iB|Mux0~2 .lut_mask = 16'h057D;
defparam \inst6|secTDec|iB|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N26
cycloneive_lcell_comb \inst6|secTDec|iB|Mux0~3 (
// Equation(s):
// \inst6|secTDec|iB|Mux0~3_combout  = (\inst6|secTDec|iB|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(\inst6|secTDec|iB|Mux0~2_combout ),
	.datab(gnd),
	.datac(\alarm_mode~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|secTDec|iB|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iB|Mux0~3 .lut_mask = 16'h0A0A;
defparam \inst6|secTDec|iB|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N30
cycloneive_lcell_comb \inst6|secTDec|iC|Mux0~2 (
// Equation(s):
// \inst6|secTDec|iC|Mux0~2_combout  = (\inst6|secRegT|register|reg4bit[2]|ff|Q~q  & (!\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & ((\inst6|secRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst6|secRegT|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst6|secRegT|register|reg4bit[2]|ff|Q~q  & (!\inst6|secRegT|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secTDec|iC|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iC|Mux0~2 .lut_mask = 16'h0D55;
defparam \inst6|secTDec|iC|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N12
cycloneive_lcell_comb \inst6|secTDec|iC|Mux0~3 (
// Equation(s):
// \inst6|secTDec|iC|Mux0~3_combout  = (\inst6|secTDec|iC|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|secTDec|iC|Mux0~2_combout ),
	.datac(\alarm_mode~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|secTDec|iC|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iC|Mux0~3 .lut_mask = 16'h0C0C;
defparam \inst6|secTDec|iC|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N8
cycloneive_lcell_comb \inst6|secTDec|iD|Mux0~2 (
// Equation(s):
// \inst6|secTDec|iD|Mux0~2_combout  = (\inst6|secRegT|register|reg4bit[0]|ff|Q~q  & ((\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst6|secRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & 
// (!\inst6|secRegT|register|reg4bit[3]|ff|Q~q )))) # (!\inst6|secRegT|register|reg4bit[0]|ff|Q~q  & ((\inst6|secRegT|register|reg4bit[1]|ff|Q~q  $ (!\inst6|secRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst6|secRegT|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secTDec|iD|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iD|Mux0~2 .lut_mask = 16'h35D7;
defparam \inst6|secTDec|iD|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N14
cycloneive_lcell_comb \inst6|secTDec|iD|Mux0~3 (
// Equation(s):
// \inst6|secTDec|iD|Mux0~3_combout  = (\inst6|secTDec|iD|Mux0~2_combout ) # (\alarm_mode~input_o )

	.dataa(\inst6|secTDec|iD|Mux0~2_combout ),
	.datab(gnd),
	.datac(\alarm_mode~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|secTDec|iD|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iD|Mux0~3 .lut_mask = 16'hFAFA;
defparam \inst6|secTDec|iD|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N2
cycloneive_lcell_comb \inst6|secTDec|iE|Mux0~3 (
// Equation(s):
// \inst6|secTDec|iE|Mux0~3_combout  = (\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst6|secRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & (!\inst6|secRegT|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.datac(gnd),
	.datad(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secTDec|iE|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iE|Mux0~3 .lut_mask = 16'h3355;
defparam \inst6|secTDec|iE|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N12
cycloneive_lcell_comb \inst6|secTDec|iE|Mux0~6 (
// Equation(s):
// \inst6|secTDec|iE|Mux0~6_combout  = (\inst6|secTDec|iE|Mux0~3_combout ) # ((\alarm_mode~input_o ) # (!\inst6|secRegT|register|reg4bit[0]|ff|Q~q ))

	.dataa(gnd),
	.datab(\inst6|secTDec|iE|Mux0~3_combout ),
	.datac(\alarm_mode~input_o ),
	.datad(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secTDec|iE|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iE|Mux0~6 .lut_mask = 16'hFCFF;
defparam \inst6|secTDec|iE|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N14
cycloneive_lcell_comb \inst6|secTDec|iF|Mux0~2 (
// Equation(s):
// \inst6|secTDec|iF|Mux0~2_combout  = (\inst6|secRegT|register|reg4bit[0]|ff|Q~q  & ((\inst6|secRegT|register|reg4bit[2]|ff|Q~q  & ((!\inst6|secRegT|register|reg4bit[1]|ff|Q~q ))) # (!\inst6|secRegT|register|reg4bit[2]|ff|Q~q  & 
// (!\inst6|secRegT|register|reg4bit[3]|ff|Q~q )))) # (!\inst6|secRegT|register|reg4bit[0]|ff|Q~q  & ((\inst6|secRegT|register|reg4bit[3]|ff|Q~q  $ (!\inst6|secRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst6|secRegT|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secTDec|iF|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iF|Mux0~2 .lut_mask = 16'h2F57;
defparam \inst6|secTDec|iF|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y11_N24
cycloneive_lcell_comb \inst6|secTDec|iF|Mux0~3 (
// Equation(s):
// \inst6|secTDec|iF|Mux0~3_combout  = (\inst6|secTDec|iF|Mux0~2_combout ) # (\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|secTDec|iF|Mux0~2_combout ),
	.datac(\alarm_mode~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|secTDec|iF|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iF|Mux0~3 .lut_mask = 16'hFCFC;
defparam \inst6|secTDec|iF|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N0
cycloneive_lcell_comb \inst6|secTDec|iG|or1~0 (
// Equation(s):
// \inst6|secTDec|iG|or1~0_combout  = (\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst6|secRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst6|secRegT|register|reg4bit[1]|ff|Q~q  & ((\inst6|secRegT|register|reg4bit[0]|ff|Q~q ) # 
// (\inst6|secRegT|register|reg4bit[2]|ff|Q~q )))

	.dataa(gnd),
	.datab(\inst6|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst6|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst6|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secTDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iG|or1~0 .lut_mask = 16'h0FFC;
defparam \inst6|secTDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y14_N10
cycloneive_lcell_comb \inst6|secTDec|iG|or1~1 (
// Equation(s):
// \inst6|secTDec|iG|or1~1_combout  = (\alarm_mode~input_o ) # ((\inst6|secRegT|register|reg4bit[3]|ff|Q~q  & !\inst6|secTDec|iG|or1~0_combout ))

	.dataa(\inst6|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secTDec|iG|or1~0_combout ),
	.datac(\alarm_mode~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|secTDec|iG|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secTDec|iG|or1~1 .lut_mask = 16'hF2F2;
defparam \inst6|secTDec|iG|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N26
cycloneive_lcell_comb \inst6|secUDec|iA|WideOr0~2 (
// Equation(s):
// \inst6|secUDec|iA|WideOr0~2_combout  = (\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & (\inst6|secRegU|register|reg4bit[2]|ff|Q~q  $ (((\inst6|secRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst6|secRegU|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & (!\inst6|secRegU|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst6|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secUDec|iA|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iA|WideOr0~2 .lut_mask = 16'h19D5;
defparam \inst6|secUDec|iA|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N10
cycloneive_lcell_comb \inst6|secUDec|iA|WideOr0~3 (
// Equation(s):
// \inst6|secUDec|iA|WideOr0~3_combout  = (\inst6|secUDec|iA|WideOr0~2_combout ) # (\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|secUDec|iA|WideOr0~2_combout ),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|secUDec|iA|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iA|WideOr0~3 .lut_mask = 16'hFFCC;
defparam \inst6|secUDec|iA|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N4
cycloneive_lcell_comb \inst6|secUDec|iB|Mux0~2 (
// Equation(s):
// \inst6|secUDec|iB|Mux0~2_combout  = (\inst6|secRegU|register|reg4bit[3]|ff|Q~q  & (!\inst6|secRegU|register|reg4bit[2]|ff|Q~q  & (\inst6|secRegU|register|reg4bit[1]|ff|Q~q  $ (\inst6|secRegU|register|reg4bit[0]|ff|Q~q )))) # 
// (!\inst6|secRegU|register|reg4bit[3]|ff|Q~q  & (((!\inst6|secRegU|register|reg4bit[2]|ff|Q~q )) # (!\inst6|secRegU|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst6|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secUDec|iB|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iB|Mux0~2 .lut_mask = 16'h117D;
defparam \inst6|secUDec|iB|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N28
cycloneive_lcell_comb \inst6|secUDec|iB|Mux0~3 (
// Equation(s):
// \inst6|secUDec|iB|Mux0~3_combout  = (\inst6|secUDec|iB|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|secUDec|iB|Mux0~2_combout ),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|secUDec|iB|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iB|Mux0~3 .lut_mask = 16'h00F0;
defparam \inst6|secUDec|iB|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N14
cycloneive_lcell_comb \inst6|secUDec|iC|Mux0~2 (
// Equation(s):
// \inst6|secUDec|iC|Mux0~2_combout  = (\inst6|secRegU|register|reg4bit[2]|ff|Q~q  & (!\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & ((\inst6|secRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst6|secRegU|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst6|secRegU|register|reg4bit[2]|ff|Q~q  & (!\inst6|secRegU|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst6|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secUDec|iC|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iC|Mux0~2 .lut_mask = 16'h3155;
defparam \inst6|secUDec|iC|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N6
cycloneive_lcell_comb \inst6|secUDec|iC|Mux0~3 (
// Equation(s):
// \inst6|secUDec|iC|Mux0~3_combout  = (\inst6|secUDec|iC|Mux0~2_combout  & !\alarm_mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|secUDec|iC|Mux0~2_combout ),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|secUDec|iC|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iC|Mux0~3 .lut_mask = 16'h00F0;
defparam \inst6|secUDec|iC|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N16
cycloneive_lcell_comb \inst6|secUDec|iD|Mux0~2 (
// Equation(s):
// \inst6|secUDec|iD|Mux0~2_combout  = (\inst6|secRegU|register|reg4bit[0]|ff|Q~q  & ((\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst6|secRegU|register|reg4bit[2]|ff|Q~q ))) # (!\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & 
// (!\inst6|secRegU|register|reg4bit[3]|ff|Q~q )))) # (!\inst6|secRegU|register|reg4bit[0]|ff|Q~q  & ((\inst6|secRegU|register|reg4bit[1]|ff|Q~q  $ (!\inst6|secRegU|register|reg4bit[2]|ff|Q~q )) # (!\inst6|secRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst6|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secUDec|iD|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iD|Mux0~2 .lut_mask = 16'h1DD7;
defparam \inst6|secUDec|iD|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N0
cycloneive_lcell_comb \inst6|secUDec|iD|Mux0~3 (
// Equation(s):
// \inst6|secUDec|iD|Mux0~3_combout  = (\inst6|secUDec|iD|Mux0~2_combout ) # (\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|secUDec|iD|Mux0~2_combout ),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|secUDec|iD|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iD|Mux0~3 .lut_mask = 16'hFFCC;
defparam \inst6|secUDec|iD|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N10
cycloneive_lcell_comb \inst6|secUDec|iE|Mux0~3 (
// Equation(s):
// \inst6|secUDec|iE|Mux0~3_combout  = (\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst6|secRegU|register|reg4bit[2]|ff|Q~q ))) # (!\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & (!\inst6|secRegU|register|reg4bit[3]|ff|Q~q ))

	.dataa(gnd),
	.datab(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secUDec|iE|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iE|Mux0~3 .lut_mask = 16'h03CF;
defparam \inst6|secUDec|iE|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N12
cycloneive_lcell_comb \inst6|secUDec|iE|Mux0~6 (
// Equation(s):
// \inst6|secUDec|iE|Mux0~6_combout  = ((\alarm_mode~input_o ) # (\inst6|secUDec|iE|Mux0~3_combout )) # (!\inst6|secRegU|register|reg4bit[0]|ff|Q~q )

	.dataa(gnd),
	.datab(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datac(\alarm_mode~input_o ),
	.datad(\inst6|secUDec|iE|Mux0~3_combout ),
	.cin(gnd),
	.combout(\inst6|secUDec|iE|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iE|Mux0~6 .lut_mask = 16'hFFF3;
defparam \inst6|secUDec|iE|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N22
cycloneive_lcell_comb \inst6|secUDec|iF|Mux0~2 (
// Equation(s):
// \inst6|secUDec|iF|Mux0~2_combout  = (\inst6|secRegU|register|reg4bit[0]|ff|Q~q  & ((\inst6|secRegU|register|reg4bit[2]|ff|Q~q  & ((!\inst6|secRegU|register|reg4bit[1]|ff|Q~q ))) # (!\inst6|secRegU|register|reg4bit[2]|ff|Q~q  & 
// (!\inst6|secRegU|register|reg4bit[3]|ff|Q~q )))) # (!\inst6|secRegU|register|reg4bit[0]|ff|Q~q  & ((\inst6|secRegU|register|reg4bit[3]|ff|Q~q  $ (!\inst6|secRegU|register|reg4bit[2]|ff|Q~q )) # (!\inst6|secRegU|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst6|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secUDec|iF|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iF|Mux0~2 .lut_mask = 16'h3B57;
defparam \inst6|secUDec|iF|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N26
cycloneive_lcell_comb \inst6|secUDec|iF|Mux0~3 (
// Equation(s):
// \inst6|secUDec|iF|Mux0~3_combout  = (\inst6|secUDec|iF|Mux0~2_combout ) # (\alarm_mode~input_o )

	.dataa(gnd),
	.datab(\inst6|secUDec|iF|Mux0~2_combout ),
	.datac(gnd),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|secUDec|iF|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iF|Mux0~3 .lut_mask = 16'hFFCC;
defparam \inst6|secUDec|iF|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N24
cycloneive_lcell_comb \inst6|secUDec|iG|or1~0 (
// Equation(s):
// \inst6|secUDec|iG|or1~0_combout  = (\inst6|secRegU|register|reg4bit[3]|ff|Q~q  & ((\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & ((\inst6|secRegU|register|reg4bit[2]|ff|Q~q ))) # (!\inst6|secRegU|register|reg4bit[1]|ff|Q~q  & 
// (!\inst6|secRegU|register|reg4bit[0]|ff|Q~q  & !\inst6|secRegU|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst6|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst6|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst6|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst6|secRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst6|secUDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iG|or1~0 .lut_mask = 16'h8802;
defparam \inst6|secUDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y7_N24
cycloneive_lcell_comb \inst6|secUDec|iG|or1~1 (
// Equation(s):
// \inst6|secUDec|iG|or1~1_combout  = (\inst6|secUDec|iG|or1~0_combout ) # (\alarm_mode~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|secUDec|iG|or1~0_combout ),
	.datad(\alarm_mode~input_o ),
	.cin(gnd),
	.combout(\inst6|secUDec|iG|or1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|secUDec|iG|or1~1 .lut_mask = 16'hFFF0;
defparam \inst6|secUDec|iG|or1~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
