{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"1.54572",
   "Default View_TopLeft":"2577,2246",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 2 AND gates that are currently masked with VCC to apply backpressure to DMA and ADC",
   "comment_1":"For TX, we apply back-pressure by telling the Unpacker that the data from the DMA is not ready.
Since the Unpacker copies the valid signal into the ready signal, there is no need to signal the DMA that the Unpacker is not ready.",
   "comment_2":"For RX, we apply back-pressure by masking the wr_en from the ADC. This way, the ADC keeps spitting out samples that get ignored by the Packer.",
   "commentid":"comment_0|comment_1|comment_2|",
   "fillcolor_comment_0":"",
   "fillcolor_comment_1":"",
   "fillcolor_comment_2":"",
   "font_comment_0":"33",
   "font_comment_1":"33",
   "font_comment_2":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x 0 -y 2990 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 15 -x 5800 -y 2080 -defaultsOSRD
preplace port AUDIO_I2C -pg 1 -lvl 15 -x 5800 -y 1140 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 15 -x 5800 -y 1840 -defaultsOSRD
preplace port CODEC_I2S -pg 1 -lvl 15 -x 5800 -y 1610 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 15 -x 5800 -y 1290 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x 0 -y 3080 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 15 -x 5800 -y 2660 -defaultsOSRD
preplace port SYS_I2C -pg 1 -lvl 15 -x 5800 -y 2380 -defaultsOSRD
preplace port SYNTH_SPI -pg 1 -lvl 15 -x 5800 -y 2850 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 15 -x 5800 -y 80 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 15 -x 5800 -y 100 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 15 -x 5800 -y 140 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 15 -x 5800 -y 160 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x 0 -y 1360 -defaultsOSRD
preplace port port-id_FPGA_CLK1 -pg 1 -lvl 0 -x 0 -y 1480 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port port-id_FPGA_CLK0 -pg 1 -lvl 0 -x 0 -y 1340 -defaultsOSRD
preplace port port-id_TRX_5V0_PA1_OCn -pg 1 -lvl 0 -x 0 -y 3780 -defaultsOSRD
preplace port port-id_TRX_5V0_PA2_OCn -pg 1 -lvl 0 -x 0 -y 3800 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T1_OCn -pg 1 -lvl 0 -x 0 -y 3740 -defaultsOSRD
preplace port port-id_TRX_5V0_BIAS_T2_OCn -pg 1 -lvl 0 -x 0 -y 3760 -defaultsOSRD
preplace port port-id_SYNTH_LD -pg 1 -lvl 0 -x 0 -y 3400 -defaultsOSRD
preplace port port-id_CLK_MNGR_IRQn -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_VIN_REG_ALERTn -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 15 -x 5800 -y 120 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x 0 -y 3580 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 15 -x 5800 -y 2990 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 15 -x 5800 -y 3090 -defaultsOSRD
preplace portBus CODEC_RSTn -pg 1 -lvl 15 -x 5800 -y 1160 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 15 -x 5800 -y 2500 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 15 -x 5800 -y 3250 -defaultsOSRD
preplace portBus TRX_SYNC_IN -pg 1 -lvl 15 -x 5800 -y 3190 -defaultsOSRD
preplace portBus SYNTH_RESETn -pg 1 -lvl 15 -x 5800 -y 3230 -defaultsOSRD
preplace portBus SYNTH_MUTE -pg 1 -lvl 15 -x 5800 -y 3410 -defaultsOSRD
preplace portBus SYNTH_SYNC -pg 1 -lvl 15 -x 5800 -y 3510 -defaultsOSRD
preplace portBus SYNTH_CE -pg 1 -lvl 15 -x 5800 -y 3310 -defaultsOSRD
preplace portBus CLK_MNGR_OEn -pg 1 -lvl 15 -x 5800 -y 2140 -defaultsOSRD
preplace portBus PM_I2C_EN -pg 1 -lvl 15 -x 5800 -y 2240 -defaultsOSRD
preplace portBus CM4_WAKE -pg 1 -lvl 15 -x 5800 -y 2480 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 11 -x 4060 -y 2740 -defaultsOSRD
preplace inst axi_i2s_adi_0 -pg 1 -lvl 14 -x 5580 -y 1600 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 3 -x 790 -y 940 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 14 -x 5580 -y 1330 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 7 -x 2370 -y 1340 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 13 -x 5150 -y 1900 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 5 -x 1450 -y 650 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 7 -x 2370 -y 1040 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 5 -x 1450 -y 1120 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 2 -x 360 -y 930 -swap {1 0 2} -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 12 -x 4560 -y 3090 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 23} -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 3 -x 790 -y 2480 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 14 -x 5580 -y 2540 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 12 -x 4560 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 10 -x 3640 -y 2740 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 6 -x 1850 -y 2070 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 6 -x 1850 -y 1820 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 6 -x 1850 -y 2600 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 12 -x 4560 -y 2190 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 14 -x 5580 -y 1160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 7 -x 2370 -y 2740 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 9 -x 3290 -y 1730 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 11 -x 4060 -y 2180 -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 8 -x 2880 -y 2430 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 10 -x 3640 -y 1840 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 14 -x 5580 -y 1850 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 14 -x 5580 -y 2670 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 6 -x 1850 -y 2990 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 6 -x 1850 -y 2320 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 2 -x 360 -y 1060 -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 5 -x 1450 -y 1270 -defaultsOSRD
preplace inst SOFT_RESET -pg 1 -lvl 5 -x 1450 -y 1560 -defaultsOSRD
preplace inst int_reset_combiner -pg 1 -lvl 6 -x 1850 -y 1550 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 6 -x 1850 -y 2800 -defaultsOSRD
preplace inst irq_concat_1 -pg 1 -lvl 4 -x 1070 -y 2890 -defaultsOSRD
preplace inst GND_2 -pg 1 -lvl 3 -x 790 -y 2930 -defaultsOSRD
preplace inst axi_iic_1 -pg 1 -lvl 14 -x 5580 -y 2400 -defaultsOSRD
preplace inst axi_quad_spi_2 -pg 1 -lvl 14 -x 5580 -y 2860 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 10 -x 3640 -y 1250 -defaultsOSRD
preplace inst gpio_slice_trx_ctrl_out -pg 1 -lvl 14 -x 5580 -y 2990 -defaultsOSRD
preplace inst gpio_slice_trx_sync_in -pg 1 -lvl 14 -x 5580 -y 3190 -defaultsOSRD
preplace inst gpio_slice_trx_en_agc -pg 1 -lvl 14 -x 5580 -y 3090 -defaultsOSRD
preplace inst gpio_concat_0 -pg 1 -lvl 3 -x 790 -y 3590 -defaultsOSRD
preplace inst GND_3 -pg 1 -lvl 2 -x 360 -y 3640 -defaultsOSRD
preplace inst gpio_slice_trx_up_txnrx -pg 1 -lvl 10 -x 3640 -y 650 -defaultsOSRD
preplace inst gpio_slice_trx_up_enable -pg 1 -lvl 10 -x 3640 -y 550 -defaultsOSRD
preplace inst gpio_concat_1 -pg 1 -lvl 2 -x 360 -y 3770 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 12 -x 4560 -y 3300 -defaultsOSRD
preplace inst gpio_concat_2 -pg 1 -lvl 2 -x 360 -y 3400 -defaultsOSRD
preplace inst GND_4 -pg 1 -lvl 1 -x 110 -y 3460 -defaultsOSRD
preplace inst gpio_slice_synth_ce -pg 1 -lvl 14 -x 5580 -y 3310 -defaultsOSRD
preplace inst gpio_slice_synth_mute -pg 1 -lvl 14 -x 5580 -y 3410 -defaultsOSRD
preplace inst gpio_slice_synth_sync -pg 1 -lvl 14 -x 5580 -y 3510 -defaultsOSRD
preplace inst gpio_slice_pm_i2c_en -pg 1 -lvl 14 -x 5580 -y 2240 -defaultsOSRD
preplace inst gpio_slice_clk_mngr_oen -pg 1 -lvl 14 -x 5580 -y 2140 -defaultsOSRD
preplace inst GND_5 -pg 1 -lvl 2 -x 360 -y 3520 -defaultsOSRD
preplace inst GND_6 -pg 1 -lvl 1 -x 110 -y 3340 -defaultsOSRD
preplace netloc CORTEXM3_AXI_0_SYSRESETREQ 1 5 8 1670 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 4950J
preplace netloc FPGA_CLK0_1 1 0 10 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 2020J 1230 2630J 1260 NJ 1260 NJ
preplace netloc GND_0_dout 1 2 13 590 2790 950 2790 NJ 2790 1620J 2880 2160J 2410 2660 2580 NJ 2580 NJ 2580 3840J 2650 4360J 2480 NJ 2480 NJ 2480 5780
preplace netloc GND_2_dout 1 3 1 NJ 2930
preplace netloc GND_3_dout 1 2 1 630J 3620n
preplace netloc GND_4_dout 1 1 1 210J 3420n
preplace netloc GND_5_dout 1 2 1 570J 3520n
preplace netloc GND_6_dout 1 1 1 200J 3340n
preplace netloc RXCLK_1 1 0 12 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ
preplace netloc RXDATA_1 1 0 12 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ
preplace netloc RXFRAME_1 1 0 12 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ
preplace netloc SYNTH_LD_1 1 0 2 NJ 3400 NJ
preplace netloc TRX_5V0_BIAS_T1_OCn_1 1 0 2 NJ 3740 NJ
preplace netloc TRX_5V0_BIAS_T2_OCn_1 1 0 2 NJ 3760 NJ
preplace netloc TRX_5V0_PA1_OCn_1 1 0 2 NJ 3780 NJ
preplace netloc TRX_5V0_PA2_OCn_1 1 0 2 NJ 3800 NJ
preplace netloc TRX_CTRL_OUT_1 1 0 3 NJ 3580 NJ 3580 NJ
preplace netloc VCC_0_dout 1 2 3 640 1260 NJ 1260 NJ
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 5 7 1610J 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 4330
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 7 5 2570 490 NJ 490 NJ 490 NJ 490 NJ
preplace netloc axi_ad9361_0_adc_data_i0 1 4 9 1270 810 1610J 770 NJ 770 NJ 770 NJ 770 3480J 790 NJ 790 4340J 820 4810
preplace netloc axi_ad9361_0_adc_data_i1 1 4 9 1290 830 NJ 830 2030J 810 2680J 850 NJ 850 NJ 850 NJ 850 NJ 850 4780
preplace netloc axi_ad9361_0_adc_data_q0 1 4 9 1230 850 NJ 850 NJ 850 2660J 860 NJ 860 NJ 860 NJ 860 NJ 860 4850
preplace netloc axi_ad9361_0_adc_data_q1 1 4 9 1280 860 NJ 860 2050J 830 2670J 870 NJ 870 NJ 870 NJ 870 NJ 870 4770
preplace netloc axi_ad9361_0_adc_enable_i0 1 4 9 1210 820 NJ 820 2010J 800 2690J 810 NJ 810 NJ 810 NJ 810 NJ 810 4840
preplace netloc axi_ad9361_0_adc_enable_i1 1 4 9 1200 870 NJ 870 NJ 870 2640J 880 NJ 880 NJ 880 NJ 880 NJ 880 4870
preplace netloc axi_ad9361_0_adc_enable_q0 1 4 9 1220 840 NJ 840 2020J 790 2700J 830 NJ 830 NJ 830 NJ 830 NJ 830 4800
preplace netloc axi_ad9361_0_adc_enable_q1 1 4 9 1240 880 NJ 880 NJ 880 2630J 890 NJ 890 NJ 890 NJ 890 NJ 890 4830
preplace netloc axi_ad9361_0_adc_valid_i0 1 1 12 210 860 NJ 860 NJ 860 1180J 890 NJ 890 2040J 820 2650J 900 NJ 900 NJ 900 NJ 900 NJ 900 4890
preplace netloc axi_ad9361_0_adc_valid_i1 1 1 12 200 850 NJ 850 NJ 850 1190J 900 NJ 900 2060J 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 4790
preplace netloc axi_ad9361_0_dac_enable_i0 1 6 7 2110 1210 NJ 1210 NJ 1210 3470J 1340 NJ 1340 NJ 1340 4880
preplace netloc axi_ad9361_0_dac_enable_i1 1 6 7 2190 1180 2570J 1150 NJ 1150 NJ 1150 NJ 1150 NJ 1150 4820
preplace netloc axi_ad9361_0_dac_enable_q0 1 6 7 2180 1190 2700J 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 4860
preplace netloc axi_ad9361_0_dac_enable_q1 1 6 7 2120 900 2600J 910 NJ 910 NJ 910 NJ 910 NJ 910 4750
preplace netloc axi_ad9361_0_dac_valid_i0 1 4 9 1290 930 1620J 780 NJ 780 NJ 780 NJ 780 3470J 800 NJ 800 NJ 800 4740
preplace netloc axi_ad9361_0_dac_valid_i1 1 4 9 1250 920 NJ 920 2070J 890 2610J 920 NJ 920 NJ 920 NJ 920 NJ 920 4760
preplace netloc axi_ad9361_0_enable 1 12 3 NJ 140 NJ 140 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 2 11 560 2710 NJ 2710 NJ 2710 1610J 2470 2140J 2420 2580J 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 4910
preplace netloc axi_ad9361_0_l_clk 1 4 9 1260 1000 1640 1000 2080 370 NJ 370 NJ 370 NJ 370 NJ 370 4330 20 4740
preplace netloc axi_ad9361_0_rst 1 4 9 1250 910 NJ 910 2110 860 2620J 930 NJ 930 NJ 930 NJ 930 NJ 930 4900
preplace netloc axi_ad9361_0_tx_clk_out 1 12 3 NJ 80 NJ 80 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 12 3 NJ 120 NJ 120 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 12 3 NJ 100 NJ 100 NJ
preplace netloc axi_ad9361_0_txnrx 1 12 3 NJ 160 NJ 160 NJ
preplace netloc axi_dmac_i2s_rx_irq 1 2 5 570 3060 NJ 3060 NJ 3060 NJ 3060 2030
preplace netloc axi_dmac_i2s_tx_irq 1 2 5 580 3090 NJ 3090 NJ 3090 NJ 3090 2010
preplace netloc axi_dmac_rf_rx_irq 1 2 5 510 3100 NJ 3100 NJ 3100 NJ 3100 2050
preplace netloc axi_dmac_rf_tx_irq 1 2 5 640 1930 NJ 1930 NJ 1930 NJ 1930 2020
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 4 3 1290 1480 NJ 1480 2020
preplace netloc axi_gpio_0_gpio_io_o 1 9 5 3490 780 NJ 780 4350J 940 4920 2200 5340
preplace netloc axi_gpio_0_ip2intc_irpt 1 2 11 540 3000 NJ 3000 1240J 2920 NJ 2920 2170J 3000 2600J 2960 NJ 2960 NJ 2960 NJ 2960 NJ 2960 4770
preplace netloc axi_gpio_1_gpio_io_o 1 12 2 NJ 3310 5370
preplace netloc axi_gpio_1_ip2intc_irpt 1 2 11 600 3110 NJ 3110 NJ 3110 NJ 3110 NJ 3110 2690J 2970 NJ 2970 NJ 2970 NJ 2970 NJ 2970 4750
preplace netloc axi_iic_0_gpo 1 14 1 NJ 1160
preplace netloc axi_iic_0_iic2intc_irpt 1 2 13 520 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 NJ 3490 4950J 3570 NJ 3570 5770
preplace netloc axi_iic_1_gpo 1 13 2 5410 2300 5750
preplace netloc axi_iic_1_iic2intc_irpt 1 2 13 550 3500 NJ 3500 NJ 3500 NJ 3500 NJ 3500 NJ 3500 NJ 3500 NJ 3500 NJ 3500 NJ 3500 4880J 3580 NJ 3580 5760
preplace netloc axi_pcie_0_axi_aclk_out 1 5 9 1650 2490 2180 2280 NJ 2280 3090 1510 3460 1920 3900 1780 4320 1800 4970 1800 5380
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 8 3 NJ 2420 NJ 2420 3850
preplace netloc axi_pcie_0_interrupt_out 1 2 7 530 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 NJ 3120 3110
preplace netloc axi_pcie_0_mmcm_lock 1 8 5 3070 1500 NJ 1500 NJ 1500 NJ 1500 4940J
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 2 13 610 2690 950J 2440 NJ 2440 NJ 2440 NJ 2440 2610J 2620 NJ 2620 NJ 2620 3820J 2660 4350J 2070 NJ 2070 NJ 2070 5750
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 2 13 630 2720 NJ 2720 NJ 2720 NJ 2720 2170J 2460 2560J 2630 NJ 2630 NJ 2630 3800J 2670 4270J 2760 NJ 2760 NJ 2760 5750
preplace netloc axi_quad_spi_2_ip2intc_irpt 1 2 13 640 2700 960J 2450 NJ 2450 NJ 2450 NJ 2450 2640J 2600 NJ 2600 NJ 2600 3810J 2800 4360J 2770 NJ 2770 NJ 2770 5750
preplace netloc clk_wiz_0_clk_out1 1 10 4 NJ 1220 NJ 1220 NJ 1220 5410
preplace netloc clk_wiz_0_delay_ref_clk 1 10 4 NJ 1240 4360 1320 NJ 1320 5350J
preplace netloc data_clk_i_0_1 1 0 14 NJ 1480 NJ 1480 NJ 1480 NJ 1480 1230J 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 5410J
preplace netloc gpio_concat_0_dout 1 3 10 N 3590 NJ 3590 NJ 3590 NJ 3590 NJ 3590 NJ 3590 NJ 3590 NJ 3590 NJ 3590 4780
preplace netloc gpio_concat_1_dout 1 2 1 550 3600n
preplace netloc gpio_concat_2_dout 1 2 11 NJ 3400 NJ 3400 NJ 3400 NJ 3400 NJ 3400 NJ 3400 NJ 3400 NJ 3400 NJ 3400 NJ 3400 4740
preplace netloc gpio_slice_clk_mngr_oen_Dout 1 14 1 NJ 2140
preplace netloc gpio_slice_pm_i2c_en_Dout 1 14 1 NJ 2240
preplace netloc gpio_slice_synth_ce_Dout 1 14 1 NJ 3310
preplace netloc gpio_slice_synth_mute_Dout 1 14 1 NJ 3410
preplace netloc gpio_slice_synth_sync_Dout 1 14 1 NJ 3510
preplace netloc gpio_slice_trx_en_agc_Dout 1 14 1 NJ 3090
preplace netloc gpio_slice_trx_sync_in_Dout 1 14 1 NJ 3190
preplace netloc gpio_slice_trx_up_enable_Dout 1 10 2 NJ 550 NJ
preplace netloc gpio_slice_trx_up_txnrx_Dout 1 10 2 3910J 570 NJ
preplace netloc int_reset_combiner_Res 1 6 1 2110 1340n
preplace netloc irq_concat_0_dout 1 3 1 940 2480n
preplace netloc irq_concat_1_dout 1 4 2 NJ 2890 1660
preplace netloc logic_and_0_Res 1 3 2 960 730 NJ
preplace netloc logic_and_2_Res 1 5 2 1620 980 NJ
preplace netloc logic_or_0_Res 1 2 1 510 930n
preplace netloc mig_7series_0_mmcm_locked 1 6 9 2180 1220 2650J 1070 NJ 1070 NJ 1070 NJ 1070 NJ 1070 NJ 1070 NJ 1070 5760
preplace netloc mig_7series_0_ui_clk 1 6 9 2190 1440 NJ 1440 3140 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 5750
preplace netloc mig_7series_0_ui_clk_sync_rst 1 5 10 1680 1200 NJ 1200 2690J 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 5750
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 5 9 1680 2890 2190 2390 2690 1880 3130 1520 3480 1760 3910 1770 NJ 1770 NJ 1770 5330
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 5 10 1660 2460 2150J 2430 2600J 2640 NJ 2640 3440 2660 3790J 2680 4330 2080 NJ 2080 5370 3250 5780J
preplace netloc rst_mig_7series_0_166M_interconnect_aresetn 1 7 2 2620 1370 3120J
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 7 7 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 N
preplace netloc util_ds_buf_0_IBUF_OUT 1 6 2 2150J 2470 2620J
preplace netloc util_upack2_1_fifo_rd_data_0 1 7 5 2550 410 NJ 410 NJ 410 NJ 410 NJ
preplace netloc util_upack2_1_fifo_rd_data_1 1 7 5 2560 430 NJ 430 NJ 430 NJ 430 NJ
preplace netloc util_upack2_1_fifo_rd_data_2 1 7 5 2580 450 NJ 450 NJ 450 NJ 450 NJ
preplace netloc util_upack2_1_fifo_rd_data_3 1 7 5 2590 470 NJ 470 NJ 470 NJ 470 NJ
preplace netloc util_vector_logic_0_Res 1 5 2 NJ 1120 N
preplace netloc util_vector_logic_2_Res 1 0 14 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ 1360 2100 1240 NJ 1240 NJ 1240 3490 1350 NJ 1350 NJ 1350 4960 1350 5360J
preplace netloc xadc_wiz_0_ip2intc_irpt 1 2 11 620 2730 NJ 2730 NJ 2730 1630J 2710 2130J 2400 2650J 2820 NJ 2820 NJ 2820 NJ 2820 NJ 2820 4760
preplace netloc xadc_wiz_0_temp_out 1 12 2 4930J 1340 5340
preplace netloc xlslice_0_Dout 1 14 1 NJ 2990
preplace netloc PCIe_REFCLK_1 1 0 6 NJ 2990 NJ 2990 NJ 2990 NJ 2990 NJ 2990 NJ
preplace netloc S00_AXI_1 1 6 1 2110 1780n
preplace netloc S01_AXI_1 1 6 1 2100 2060n
preplace netloc S04_AXI_1 1 6 1 2080 2620n
preplace netloc Vp_Vn_0_1 1 0 12 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ 3080 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 10 1 NJ 2740
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 6 1 2090 2300n
preplace netloc axi_dmac_i2s_tx_m_axis 1 6 8 2120 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 NJ 1490 5400J
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 6 1 2070 2570n
preplace netloc axi_dmac_rf_tx_m_axis 1 6 1 2090 960n
preplace netloc axi_i2s_adi_0_i2s 1 14 1 NJ 1610
preplace netloc axi_i2s_adi_0_m_axis 1 5 10 1680 2200 NJ 2200 NJ 2200 3080J 2440 NJ 2440 3870J 2600 4300J 2060 NJ 2060 NJ 2060 5760
preplace netloc axi_iic_0_IIC 1 14 1 NJ 1140
preplace netloc axi_iic_1_IIC 1 14 1 NJ 2380
preplace netloc axi_interconnect_0_M01_AXI 1 7 1 2680 2380n
preplace netloc axi_interconnect_1_M03_AXI 1 11 1 4310 2100n
preplace netloc axi_interconnect_1_M04_AXI 1 11 3 4260 1140 NJ 1140 NJ
preplace netloc axi_interconnect_1_M05_AXI 1 11 3 4280 1790 NJ 1790 NJ
preplace netloc axi_interconnect_1_M06_AXI 1 7 5 2700 2590 NJ 2590 NJ 2590 NJ 2590 4220
preplace netloc axi_mem_interconnect_M00_AXI 1 9 1 3470 1700n
preplace netloc axi_pcie_0_M_AXI 1 8 1 3110 1600n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 8 7 3060J 2450 NJ 2450 3850J 2610 4340J 2090 NJ 2090 5410J 2080 NJ
preplace netloc axi_pcie_interconnect_M00_AXI 1 7 2 2670 1580 NJ
preplace netloc axi_pcie_interconnect_M02_AXI 1 9 5 3490 1360 3910J 1330 NJ 1330 NJ 1330 5330J
preplace netloc axi_pcie_interconnect_M03_AXI 1 9 1 3450 1760n
preplace netloc axi_peripheral_interconnect_M00_AXI 1 11 1 4240 210n
preplace netloc axi_peripheral_interconnect_M01_AXI 1 5 7 1680 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 3880J 2620 4250
preplace netloc axi_peripheral_interconnect_M02_AXI 1 5 7 1670 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 3860J 2630 4240
preplace netloc axi_peripheral_interconnect_M07_AXI 1 5 7 1670 2190 NJ 2190 NJ 2190 3100J 2430 NJ 2430 3890J 2580 4210
preplace netloc axi_peripheral_interconnect_M08_AXI 1 5 7 1680 2480 NJ 2480 2550J 2610 NJ 2610 NJ 2610 3830J 2640 4230
preplace netloc axi_peripheral_interconnect_M09_AXI 1 11 3 4270J 1710 NJ 1710 5390
preplace netloc axi_peripheral_interconnect_M10_AXI 1 11 1 4280 2240n
preplace netloc axi_peripheral_interconnect_M11_AXI 1 11 3 4290J 2280 NJ 2280 5360
preplace netloc axi_peripheral_interconnect_M12_AXI 1 11 3 4260J 2310 NJ 2310 5350
preplace netloc axi_peripheral_interconnect_M13_AXI 1 11 3 NJ 2300 NJ 2300 5330
preplace netloc axi_peripheral_interconnect_M14_AXI 1 11 1 4260 2320n
preplace netloc axi_protocol_convert_1_M_AXI 1 10 1 N 1840
preplace netloc axi_quad_spi_0_SPI_0 1 14 1 N 1840
preplace netloc axi_quad_spi_1_SPI_0 1 14 1 NJ 2660
preplace netloc axi_quad_spi_2_SPI_0 1 14 1 NJ 2850
preplace netloc mig_7series_0_DDR3 1 14 1 NJ 1290
preplace netloc util_cpack2_0_packed_fifo_wr 1 5 1 1630 640n
preplace netloc axi_pcie_interconnect_M01_AXI 1 9 5 NJ 1720 NJ 1720 NJ 1720 NJ 1720 5340
preplace cgraphic comment_2 place top 809 -128 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place top 814 -247 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top 815 -321 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 110 360 790 1070 1450 1850 2370 2880 3290 3640 4060 4560 5150 5580 5800
pagesize -pg 1 -db -bbox -sgen -220 0 6020 3860
",
   "linecolor_comment_0":"",
   "linecolor_comment_1":"",
   "linecolor_comment_2":"",
   "textcolor_comment_0":"",
   "textcolor_comment_1":"",
   "textcolor_comment_2":""
}
{
   """""""""""""""""""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""""""da_board_cnt""""""""""""""""""""""""""""""""""""":"6",
   """""""""""""""""""""""""""""""""""""da_bram_cntlr_cnt""""""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""":"23",
   """""""""""""""da_clkrst_cnt""""""""""""""":"5"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_2":"comment_2"
}