{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700084054354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700084054358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 18:34:14 2023 " "Processing started: Wed Nov 15 18:34:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700084054358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084054358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084054358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700084054561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700084054561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-behavior " "Found design unit 1: entrada-behavior" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060955 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitconcat.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bitconcat.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitConcat-behavior " "Found design unit 1: bitConcat-behavior" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/bitConcat.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060957 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitConcat " "Found entity 1: bitConcat" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/bitConcat.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerselector.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerselector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerSelector-behavior " "Found design unit 1: registerSelector-behavior" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060957 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerSelector " "Found entity 1: registerSelector" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitsregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fourbitsregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitsRegister-behavior " "Found design unit 1: fourbitsRegister-behavior" {  } { { "fourBitsRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060958 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitsRegister " "Found entity 1: fourbitsRegister" {  } { { "fourBitsRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowEncoder-behavior " "Found design unit 1: rowEncoder-behavior" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060959 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowEncoder " "Found entity 1: rowEncoder" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowandcolencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowandcolencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowAndColEncoder-behavior " "Found design unit 1: rowAndColEncoder-behavior" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowAndColEncoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060960 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowAndColEncoder " "Found entity 1: rowAndColEncoder" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowAndColEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ringcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringCounter-behavior " "Found design unit 1: ringCounter-behavior" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/ringCounter.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060960 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringCounter " "Found entity 1: ringCounter" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/ringCounter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file keypadencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadEncoder-behavior " "Found design unit 1: keypadEncoder-behavior" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060961 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadEncoder " "Found entity 1: keypadEncoder" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file colencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colEncoder-behavior " "Found design unit 1: colEncoder-behavior" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/colEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060962 ""} { "Info" "ISGN_ENTITY_NAME" "1 colEncoder " "Found entity 1: colEncoder" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/colEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-behavior " "Found design unit 1: Clock_Divider-behavior" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "successivesubtraction.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file successivesubtraction.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 successiveSubtraction-behavior " "Found design unit 1: successiveSubtraction-behavior" {  } { { "successiveSubtraction.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060964 ""} { "Info" "ISGN_ENTITY_NAME" "1 successiveSubtraction " "Found entity 1: successiveSubtraction" {  } { { "successiveSubtraction.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-behavior " "Found design unit 1: sistema-behavior" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060964 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitssub.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitssub.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitsSub-behavior " "Found design unit 1: sevenBitsSub-behavior" {  } { { "sevenBitsSub.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060965 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitsSub " "Found entity 1: sevenBitsSub" {  } { { "sevenBitsSub.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitscomp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitscomp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitsComp-behavior " "Found design unit 1: sevenBitsComp-behavior" {  } { { "sevenBitsComp.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060966 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitsComp " "Found entity 1: sevenBitsComp" {  } { { "sevenBitsComp.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypaddecoder.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file keypaddecoder.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file incrementer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer-behavior " "Found design unit 1: incrementer-behavior" {  } { { "incrementer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060967 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfsubtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfSubtractor-behavior " "Found design unit 1: halfSubtractor-behavior" {  } { { "halfSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfSubtractor.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060968 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfSubtractor " "Found entity 1: halfSubtractor" {  } { { "halfSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfSubtractor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfcomparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfcomparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfComparator-behavior " "Found design unit 1: halfComparator-behavior" {  } { { "halfComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfComparator.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060969 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfComparator " "Found entity 1: halfComparator" {  } { { "halfComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfComparator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-behavior " "Found design unit 1: halfAdder-behavior" {  } { { "halfAdder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfAdder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060969 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfAdder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fullsubtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullSubtractor-behavior " "Found design unit 1: fullSubtractor-behavior" {  } { { "fullSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullSubtractor.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060970 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullSubtractor " "Found entity 1: fullSubtractor" {  } { { "fullSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullSubtractor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullcomparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fullcomparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullComparator-behavior " "Found design unit 1: fullComparator-behavior" {  } { { "fullComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullComparator.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060971 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullComparator " "Found entity 1: fullComparator" {  } { { "fullComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullComparator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsistema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsistema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSistema " "Found entity 1: testSistema" {  } { { "testSistema.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testSistema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testkeypadencoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testkeypadencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testKeypadEncoder " "Found entity 1: testKeypadEncoder" {  } { { "testKeypadEncoder.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testKeypadEncoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbitconcat.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbitconcat.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testBitConcat " "Found entity 1: testBitConcat" {  } { { "testBitConcat.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testBitConcat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testentrada.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testentrada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testEntrada " "Found entity 1: testEntrada" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testRegisters-behavior " "Found design unit 1: testRegisters-behavior" {  } { { "testRegisters.vhd" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testRegisters.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060974 ""} { "Info" "ISGN_ENTITY_NAME" "1 testRegisters " "Found entity 1: testRegisters" {  } { { "testRegisters.vhd" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testRegisters.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testememoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testememoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testememoria " "Found entity 1: testememoria" {  } { { "testememoria.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testememoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700084060975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084060975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testEntrada " "Elaborating entity \"testEntrada\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700084060998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada entrada:inst " "Elaborating entity \"entrada\" for hierarchy \"entrada:inst\"" {  } { { "testEntrada.bdf" "inst" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 232 560 728 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700084060999 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enabler entrada.vhdl(45) " "VHDL Signal Declaration warning at entrada.vhdl(45): used implicit default value for signal \"enabler\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700084061000 "|testEntrada|entrada:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider entrada:inst\|Clock_Divider:cd " "Elaborating entity \"Clock_Divider\" for hierarchy \"entrada:inst\|Clock_Divider:cd\"" {  } { { "entrada.vhdl" "cd" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700084061000 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clockDivider.vhdl(27) " "VHDL Process Statement warning at clockDivider.vhdl(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700084061001 "|entrada|Clock_Divider:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadEncoder entrada:inst\|keypadEncoder:ke " "Elaborating entity \"keypadEncoder\" for hierarchy \"entrada:inst\|keypadEncoder:ke\"" {  } { { "entrada.vhdl" "ke" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700084061001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringCounter entrada:inst\|keypadEncoder:ke\|ringCounter:RC " "Elaborating entity \"ringCounter\" for hierarchy \"entrada:inst\|keypadEncoder:ke\|ringCounter:RC\"" {  } { { "keypadEncoder.vhdl" "RC" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700084061001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowEncoder entrada:inst\|keypadEncoder:ke\|rowEncoder:RE " "Elaborating entity \"rowEncoder\" for hierarchy \"entrada:inst\|keypadEncoder:ke\|rowEncoder:RE\"" {  } { { "keypadEncoder.vhdl" "RE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700084061002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colEncoder entrada:inst\|keypadEncoder:ke\|colEncoder:CE " "Elaborating entity \"colEncoder\" for hierarchy \"entrada:inst\|keypadEncoder:ke\|colEncoder:CE\"" {  } { { "keypadEncoder.vhdl" "CE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700084061003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rowAndColEncoder entrada:inst\|keypadEncoder:ke\|rowAndColEncoder:RaCE " "Elaborating entity \"rowAndColEncoder\" for hierarchy \"entrada:inst\|keypadEncoder:ke\|rowAndColEncoder:RaCE\"" {  } { { "keypadEncoder.vhdl" "RaCE" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700084061003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerSelector entrada:inst\|registerSelector:rs " "Elaborating entity \"registerSelector\" for hierarchy \"entrada:inst\|registerSelector:rs\"" {  } { { "entrada.vhdl" "rs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700084061004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourbitsRegister entrada:inst\|fourbitsRegister:fbr1 " "Elaborating entity \"fourbitsRegister\" for hierarchy \"entrada:inst\|fourbitsRegister:fbr1\"" {  } { { "entrada.vhdl" "fbr1" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700084061004 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data fourBitsRegister.vhdl(16) " "VHDL Signal Declaration warning at fourBitsRegister.vhdl(16): used explicit default value for signal \"data\" because signal was never assigned a value" {  } { { "fourBitsRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700084061006 "|testEntrada|entrada:inst|fourbitsRegister:fbr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitConcat entrada:inst\|bitConcat:bcA " "Elaborating entity \"bitConcat\" for hierarchy \"entrada:inst\|bitConcat:bcA\"" {  } { { "entrada.vhdl" "bcA" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700084061011 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q2\[3\] entrada:inst\|bitConcat:bcA\|Add0 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q2\[3\]\" to the node \"entrada:inst\|bitConcat:bcA\|Add0\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q2\[2\] entrada:inst\|bitConcat:bcA\|Add0 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q2\[2\]\" to the node \"entrada:inst\|bitConcat:bcA\|Add0\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q2\[0\] entrada:inst\|bitConcat:bcA\|Add0 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q2\[0\]\" to the node \"entrada:inst\|bitConcat:bcA\|Add0\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q2\[1\] entrada:inst\|bitConcat:bcA\|Add0 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q2\[1\]\" to the node \"entrada:inst\|bitConcat:bcA\|Add0\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q1\[0\] entrada:inst\|bitConcat:bcA\|Add1 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q1\[0\]\" to the node \"entrada:inst\|bitConcat:bcA\|Add1\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q3\[3\] entrada:inst\|bitConcat:bcA\|Add2 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q3\[3\]\" to the node \"entrada:inst\|bitConcat:bcA\|Add2\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q3\[2\] entrada:inst\|bitConcat:bcA\|Add2 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q3\[2\]\" to the node \"entrada:inst\|bitConcat:bcA\|Add2\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q3\[1\] entrada:inst\|bitConcat:bcA\|Add2 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q3\[1\]\" to the node \"entrada:inst\|bitConcat:bcA\|Add2\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q5\[3\] entrada:inst\|bitConcat:bcB\|Add0 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q5\[3\]\" to the node \"entrada:inst\|bitConcat:bcB\|Add0\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q5\[2\] entrada:inst\|bitConcat:bcB\|Add0 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q5\[2\]\" to the node \"entrada:inst\|bitConcat:bcB\|Add0\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q5\[1\] entrada:inst\|bitConcat:bcB\|Add0 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q5\[1\]\" to the node \"entrada:inst\|bitConcat:bcB\|Add0\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q5\[0\] entrada:inst\|bitConcat:bcB\|Add0 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q5\[0\]\" to the node \"entrada:inst\|bitConcat:bcB\|Add0\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q4\[0\] entrada:inst\|bitConcat:bcB\|Add1 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q4\[0\]\" to the node \"entrada:inst\|bitConcat:bcB\|Add1\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q6\[3\] entrada:inst\|bitConcat:bcB\|Add2 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q6\[3\]\" to the node \"entrada:inst\|bitConcat:bcB\|Add2\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q6\[2\] entrada:inst\|bitConcat:bcB\|Add2 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q6\[2\]\" to the node \"entrada:inst\|bitConcat:bcB\|Add2\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "entrada:inst\|Q6\[1\] entrada:inst\|bitConcat:bcB\|Add2 " "Converted the fanout from the open-drain buffer \"entrada:inst\|Q6\[1\]\" to the node \"entrada:inst\|bitConcat:bcB\|Add2\" into a wire" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1700084061328 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1700084061328 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[6\] GND " "Pin \"A\[6\]\" is stuck at GND" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 368 728 904 384 "A\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[5\] GND " "Pin \"A\[5\]\" is stuck at GND" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 368 728 904 384 "A\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[4\] GND " "Pin \"A\[4\]\" is stuck at GND" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 368 728 904 384 "A\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[3\] VCC " "Pin \"A\[3\]\" is stuck at VCC" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 368 728 904 384 "A\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[2\] GND " "Pin \"A\[2\]\" is stuck at GND" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 368 728 904 384 "A\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[1\] GND " "Pin \"A\[1\]\" is stuck at GND" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 368 728 904 384 "A\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[6\] GND " "Pin \"B\[6\]\" is stuck at GND" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 384 728 904 400 "B\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] GND " "Pin \"B\[5\]\" is stuck at GND" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 384 728 904 400 "B\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[4\] GND " "Pin \"B\[4\]\" is stuck at GND" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 384 728 904 400 "B\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] VCC " "Pin \"B\[3\]\" is stuck at VCC" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 384 728 904 400 "B\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 384 728 904 400 "B\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 384 728 904 400 "B\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700084061335 "|testEntrada|B[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700084061335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700084061393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700084061804 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700084061804 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Enable " "No output dependent on input pin \"Enable\"" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 288 392 560 304 "Enable" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700084061824 "|testEntrada|Enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "strobe " "No output dependent on input pin \"strobe\"" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { { 304 392 560 320 "strobe" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700084061824 "|testEntrada|strobe"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700084061824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700084061824 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700084061824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700084061824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700084061824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700084061840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 18:34:21 2023 " "Processing ended: Wed Nov 15 18:34:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700084061840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700084061840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700084061840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700084061840 ""}
