
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117132                       # Number of seconds simulated
sim_ticks                                117131718564                       # Number of ticks simulated
final_tick                               1169800736629                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  33830                       # Simulator instruction rate (inst/s)
host_op_rate                                    42642                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3602358                       # Simulator tick rate (ticks/s)
host_mem_usage                               16879756                       # Number of bytes of host memory used
host_seconds                                 32515.30                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1386509642                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      2019968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2021632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       419584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            419584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        15781                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15794                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3278                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3278                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        14206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     17245269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17259475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        14206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              14206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3582155                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3582155                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3582155                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        14206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     17245269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               20841631                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                140614309                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         23432357                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     18990181                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2033260                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9384769                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          8994690                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2505644                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        89859                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    102196905                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              128977197                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            23432357                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11500334                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              28182590                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6605907                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        2972204                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          11928269                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1642336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    137879227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.142435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.556523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        109696637     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2648905      1.92%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2018687      1.46%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4962807      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1121037      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1603024      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1209222      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           762454      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13856454     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    137879227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.166643                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.917241                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        101008625                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4526274                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          27747543                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        111020                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4485763                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      4043404                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         41772                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      155626780                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         76545                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4485763                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        101863532                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1263217                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1821057                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          26994379                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1451277                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      154023978                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         19147                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         268002                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        600689                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents       152924                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    216376282                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     717385658                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    717385658                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170695504                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         45680772                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        37548                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        21014                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4962443                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     14882243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7248588                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       120927                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1610106                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          151284390                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        37535                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         140477166                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       189610                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     27694365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     60051553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    137879227                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.018842                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.565610                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     79062070     57.34%     57.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     24706648     17.92%     75.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11541992      8.37%     83.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8471650      6.14%     89.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7536837      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2992107      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2960560      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       458563      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       148800      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    137879227                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          564439     68.56%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         116490     14.15%     82.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        142364     17.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     117909445     83.93%     83.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2111227      1.50%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13260606      9.44%     94.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7179354      5.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      140477166                       # Type of FU issued
system.switch_cpus.iq.rate                   0.999025                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              823293                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005861                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    419846462                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    179016702                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    136940688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      141300459                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       342293                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      3648275                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1013                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       222815                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4485763                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          787303                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         91229                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    151321925                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        51421                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      14882243                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7248588                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21001                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          79725                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1104802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1161435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2266237                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     137944183                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12742467                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2532983                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19920096                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19590630                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7177629                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.981011                       # Inst execution rate
system.switch_cpus.iew.wb_sent              137120766                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             136940688                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          82134731                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         227596778                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.973874                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.360878                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     28513783                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2036352                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    133393464                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.920656                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.693629                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     83025204     62.24%     62.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     23565940     17.67%     79.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     10383854      7.78%     87.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5441677      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4337583      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1558396      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1324582      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       988872      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2767356      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    133393464                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122809435                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18259741                       # Number of memory references committed
system.switch_cpus.commit.loads              11233968                       # Number of loads committed
system.switch_cpus.commit.membars               16534                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17645481                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110655596                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2767356                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            281949326                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           307132439                       # The number of ROB writes
system.switch_cpus.timesIdled                   68976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2735082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.406143                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.406143                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.711165                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.711165                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        622002996                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       190748918                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       145548922                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33068                       # number of misc regfile writes
system.l2.replacements                          15794                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           815492                       # Total number of references to valid blocks.
system.l2.sampled_refs                          32178                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.343154                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           867.987244                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      10.250212                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    4213.656867                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.305199                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           11291.800478                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052978                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000626                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.257181                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000019                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.689197                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        57281                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   57281                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            21438                       # number of Writeback hits
system.l2.Writeback_hits::total                 21438                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         57281                       # number of demand (read+write) hits
system.l2.demand_hits::total                    57281                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        57281                       # number of overall hits
system.l2.overall_hits::total                   57281                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        15781                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15794                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15781                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15794                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15781                       # number of overall misses
system.l2.overall_misses::total                 15794                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2512191                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   3121648138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3124160329                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2512191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   3121648138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3124160329                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2512191                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   3121648138                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3124160329                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        73062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               73075                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        21438                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             21438                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        73062                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                73075                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        73062                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               73075                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.215995                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.216134                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.215995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216134                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.215995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216134                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 193245.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 197810.540397                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197806.782892                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 193245.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 197810.540397                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 197806.782892                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 193245.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 197810.540397                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 197806.782892                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3278                       # number of writebacks
system.l2.writebacks::total                      3278                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        15781                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15794                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15794                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15794                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1754568                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   2200017272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2201771840                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1754568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   2200017272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2201771840                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1754568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   2200017272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2201771840                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.215995                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.216134                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.215995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.216134                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.215995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.216134                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 134966.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 139409.243521                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 139405.586932                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 134966.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 139409.243521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 139405.586932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 134966.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 139409.243521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 139405.586932                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                495.996531                       # Cycle average of tags in use
system.cpu.icache.total_refs               1011935870                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    496                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2040193.286290                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    12.996531                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.020828                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.794866                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     11928253                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11928253                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     11928253                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11928253                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     11928253                       # number of overall hits
system.cpu.icache.overall_hits::total        11928253                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3336207                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3336207                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3336207                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3336207                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3336207                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3336207                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     11928269                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11928269                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     11928269                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11928269                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     11928269                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11928269                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 208512.937500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 208512.937500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 208512.937500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 208512.937500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 208512.937500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 208512.937500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2620091                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2620091                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2620091                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2620091                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2620091                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2620091                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 201545.461538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 201545.461538                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 201545.461538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 201545.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 201545.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 201545.461538                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  73062                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                179587422                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  73318                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                2449.431545                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   230.514265                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      25.485735                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.900446                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.099554                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9596921                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9596921                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      6992705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6992705                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        20778                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        20778                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16534                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16589626                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16589626                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16589626                       # number of overall hits
system.cpu.dcache.overall_hits::total        16589626                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       175362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        175362                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       175362                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         175362                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       175362                       # number of overall misses
system.cpu.dcache.overall_misses::total        175362                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  19291911288                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19291911288                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  19291911288                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19291911288                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  19291911288                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19291911288                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      9772283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9772283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        20778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        20778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     16764988                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16764988                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     16764988                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16764988                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.017945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017945                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.010460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.010460                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010460                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 110011.925548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 110011.925548                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 110011.925548                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 110011.925548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 110011.925548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 110011.925548                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        21438                       # number of writebacks
system.cpu.dcache.writebacks::total             21438                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       102300                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       102300                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       102300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       102300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       102300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       102300                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        73062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        73062                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        73062                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        73062                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        73062                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        73062                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   7002428233                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7002428233                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   7002428233                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7002428233                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   7002428233                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7002428233                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004358                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004358                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 95842.274137                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95842.274137                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 95842.274137                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95842.274137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 95842.274137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95842.274137                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
