{
  "module_name": "kgd_pp_interface.h",
  "hash_id": "bf6ddefeba8832cc8cfbf055d471c456f7e462b4240da100c96b292cd77145cc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/kgd_pp_interface.h",
  "human_readable_source": " \n\n#ifndef __KGD_PP_INTERFACE_H__\n#define __KGD_PP_INTERFACE_H__\n\nextern const struct amdgpu_ip_block_version pp_smu_ip_block;\nextern const struct amdgpu_ip_block_version smu_v11_0_ip_block;\nextern const struct amdgpu_ip_block_version smu_v12_0_ip_block;\nextern const struct amdgpu_ip_block_version smu_v13_0_ip_block;\n\nenum smu_event_type {\n\tSMU_EVENT_RESET_COMPLETE = 0,\n};\n\nstruct amd_vce_state {\n\t \n\tu32 evclk;\n\tu32 ecclk;\n\t \n\tu32 sclk;\n\tu32 mclk;\n\tu8 clk_idx;\n\tu8 pstate;\n};\n\n\nenum amd_dpm_forced_level {\n\tAMD_DPM_FORCED_LEVEL_AUTO = 0x1,\n\tAMD_DPM_FORCED_LEVEL_MANUAL = 0x2,\n\tAMD_DPM_FORCED_LEVEL_LOW = 0x4,\n\tAMD_DPM_FORCED_LEVEL_HIGH = 0x8,\n\tAMD_DPM_FORCED_LEVEL_PROFILE_STANDARD = 0x10,\n\tAMD_DPM_FORCED_LEVEL_PROFILE_MIN_SCLK = 0x20,\n\tAMD_DPM_FORCED_LEVEL_PROFILE_MIN_MCLK = 0x40,\n\tAMD_DPM_FORCED_LEVEL_PROFILE_PEAK = 0x80,\n\tAMD_DPM_FORCED_LEVEL_PROFILE_EXIT = 0x100,\n\tAMD_DPM_FORCED_LEVEL_PERF_DETERMINISM = 0x200,\n};\n\nenum amd_pm_state_type {\n\t \n\tPOWER_STATE_TYPE_DEFAULT,\n\tPOWER_STATE_TYPE_POWERSAVE,\n\t \n\tPOWER_STATE_TYPE_BATTERY,\n\tPOWER_STATE_TYPE_BALANCED,\n\tPOWER_STATE_TYPE_PERFORMANCE,\n\t \n\tPOWER_STATE_TYPE_INTERNAL_UVD,\n\tPOWER_STATE_TYPE_INTERNAL_UVD_SD,\n\tPOWER_STATE_TYPE_INTERNAL_UVD_HD,\n\tPOWER_STATE_TYPE_INTERNAL_UVD_HD2,\n\tPOWER_STATE_TYPE_INTERNAL_UVD_MVC,\n\tPOWER_STATE_TYPE_INTERNAL_BOOT,\n\tPOWER_STATE_TYPE_INTERNAL_THERMAL,\n\tPOWER_STATE_TYPE_INTERNAL_ACPI,\n\tPOWER_STATE_TYPE_INTERNAL_ULV,\n\tPOWER_STATE_TYPE_INTERNAL_3DPERF,\n};\n\n#define AMD_MAX_VCE_LEVELS 6\n\nenum amd_vce_level {\n\tAMD_VCE_LEVEL_AC_ALL = 0,      \n\tAMD_VCE_LEVEL_DC_EE = 1,       \n\tAMD_VCE_LEVEL_DC_LL_LOW = 2,   \n\tAMD_VCE_LEVEL_DC_LL_HIGH = 3,  \n\tAMD_VCE_LEVEL_DC_GP_LOW = 4,   \n\tAMD_VCE_LEVEL_DC_GP_HIGH = 5,  \n};\n\nenum amd_fan_ctrl_mode {\n\tAMD_FAN_CTRL_NONE = 0,\n\tAMD_FAN_CTRL_MANUAL = 1,\n\tAMD_FAN_CTRL_AUTO = 2,\n};\n\nenum pp_clock_type {\n\tPP_SCLK,\n\tPP_MCLK,\n\tPP_PCIE,\n\tPP_SOCCLK,\n\tPP_FCLK,\n\tPP_DCEFCLK,\n\tPP_VCLK,\n\tPP_VCLK1,\n\tPP_DCLK,\n\tPP_DCLK1,\n\tOD_SCLK,\n\tOD_MCLK,\n\tOD_VDDC_CURVE,\n\tOD_RANGE,\n\tOD_VDDGFX_OFFSET,\n\tOD_CCLK,\n};\n\nenum amd_pp_sensors {\n\tAMDGPU_PP_SENSOR_GFX_SCLK = 0,\n\tAMDGPU_PP_SENSOR_CPU_CLK,\n\tAMDGPU_PP_SENSOR_VDDNB,\n\tAMDGPU_PP_SENSOR_VDDGFX,\n\tAMDGPU_PP_SENSOR_UVD_VCLK,\n\tAMDGPU_PP_SENSOR_UVD_DCLK,\n\tAMDGPU_PP_SENSOR_VCE_ECCLK,\n\tAMDGPU_PP_SENSOR_GPU_LOAD,\n\tAMDGPU_PP_SENSOR_MEM_LOAD,\n\tAMDGPU_PP_SENSOR_GFX_MCLK,\n\tAMDGPU_PP_SENSOR_GPU_TEMP,\n\tAMDGPU_PP_SENSOR_EDGE_TEMP = AMDGPU_PP_SENSOR_GPU_TEMP,\n\tAMDGPU_PP_SENSOR_HOTSPOT_TEMP,\n\tAMDGPU_PP_SENSOR_MEM_TEMP,\n\tAMDGPU_PP_SENSOR_VCE_POWER,\n\tAMDGPU_PP_SENSOR_UVD_POWER,\n\tAMDGPU_PP_SENSOR_GPU_AVG_POWER,\n\tAMDGPU_PP_SENSOR_GPU_INPUT_POWER,\n\tAMDGPU_PP_SENSOR_SS_APU_SHARE,\n\tAMDGPU_PP_SENSOR_SS_DGPU_SHARE,\n\tAMDGPU_PP_SENSOR_STABLE_PSTATE_SCLK,\n\tAMDGPU_PP_SENSOR_STABLE_PSTATE_MCLK,\n\tAMDGPU_PP_SENSOR_ENABLED_SMC_FEATURES_MASK,\n\tAMDGPU_PP_SENSOR_MIN_FAN_RPM,\n\tAMDGPU_PP_SENSOR_MAX_FAN_RPM,\n\tAMDGPU_PP_SENSOR_VCN_POWER_STATE,\n\tAMDGPU_PP_SENSOR_PEAK_PSTATE_SCLK,\n\tAMDGPU_PP_SENSOR_PEAK_PSTATE_MCLK,\n};\n\nenum amd_pp_task {\n\tAMD_PP_TASK_DISPLAY_CONFIG_CHANGE,\n\tAMD_PP_TASK_ENABLE_USER_STATE,\n\tAMD_PP_TASK_READJUST_POWER_STATE,\n\tAMD_PP_TASK_COMPLETE_INIT,\n\tAMD_PP_TASK_MAX\n};\n\nenum PP_SMC_POWER_PROFILE {\n\tPP_SMC_POWER_PROFILE_BOOTUP_DEFAULT = 0x0,\n\tPP_SMC_POWER_PROFILE_FULLSCREEN3D = 0x1,\n\tPP_SMC_POWER_PROFILE_POWERSAVING  = 0x2,\n\tPP_SMC_POWER_PROFILE_VIDEO        = 0x3,\n\tPP_SMC_POWER_PROFILE_VR           = 0x4,\n\tPP_SMC_POWER_PROFILE_COMPUTE      = 0x5,\n\tPP_SMC_POWER_PROFILE_CUSTOM       = 0x6,\n\tPP_SMC_POWER_PROFILE_WINDOW3D     = 0x7,\n\tPP_SMC_POWER_PROFILE_CAPPED\t  = 0x8,\n\tPP_SMC_POWER_PROFILE_UNCAPPED\t  = 0x9,\n\tPP_SMC_POWER_PROFILE_COUNT,\n};\n\nextern const char * const amdgpu_pp_profile_name[PP_SMC_POWER_PROFILE_COUNT];\n\n\n\nenum {\n\tPP_GROUP_UNKNOWN = 0,\n\tPP_GROUP_GFX = 1,\n\tPP_GROUP_SYS,\n\tPP_GROUP_MAX\n};\n\nenum PP_OD_DPM_TABLE_COMMAND {\n\tPP_OD_EDIT_SCLK_VDDC_TABLE,\n\tPP_OD_EDIT_MCLK_VDDC_TABLE,\n\tPP_OD_EDIT_CCLK_VDDC_TABLE,\n\tPP_OD_EDIT_VDDC_CURVE,\n\tPP_OD_RESTORE_DEFAULT_TABLE,\n\tPP_OD_COMMIT_DPM_TABLE,\n\tPP_OD_EDIT_VDDGFX_OFFSET\n};\n\nstruct pp_states_info {\n\tuint32_t nums;\n\tuint32_t states[16];\n};\n\nenum PP_HWMON_TEMP {\n\tPP_TEMP_EDGE = 0,\n\tPP_TEMP_JUNCTION,\n\tPP_TEMP_MEM,\n\tPP_TEMP_MAX\n};\n\nenum pp_mp1_state {\n\tPP_MP1_STATE_NONE,\n\tPP_MP1_STATE_SHUTDOWN,\n\tPP_MP1_STATE_UNLOAD,\n\tPP_MP1_STATE_RESET,\n};\n\nenum pp_df_cstate {\n\tDF_CSTATE_DISALLOW = 0,\n\tDF_CSTATE_ALLOW,\n};\n\n \n\n \nenum pp_power_limit_level\n{\n\tPP_PWR_LIMIT_MIN = -1,\n\tPP_PWR_LIMIT_CURRENT,\n\tPP_PWR_LIMIT_DEFAULT,\n\tPP_PWR_LIMIT_MAX,\n};\n\n \nenum pp_power_type\n{\n\tPP_PWR_TYPE_SUSTAINED,\n\tPP_PWR_TYPE_FAST,\n};\n\n#define PP_GROUP_MASK        0xF0000000\n#define PP_GROUP_SHIFT       28\n\n#define PP_BLOCK_MASK        0x0FFFFF00\n#define PP_BLOCK_SHIFT       8\n\n#define PP_BLOCK_GFX_CG         0x01\n#define PP_BLOCK_GFX_MG         0x02\n#define PP_BLOCK_GFX_3D         0x04\n#define PP_BLOCK_GFX_RLC        0x08\n#define PP_BLOCK_GFX_CP         0x10\n#define PP_BLOCK_SYS_BIF        0x01\n#define PP_BLOCK_SYS_MC         0x02\n#define PP_BLOCK_SYS_ROM        0x04\n#define PP_BLOCK_SYS_DRM        0x08\n#define PP_BLOCK_SYS_HDP        0x10\n#define PP_BLOCK_SYS_SDMA       0x20\n\n#define PP_STATE_MASK           0x0000000F\n#define PP_STATE_SHIFT          0\n#define PP_STATE_SUPPORT_MASK   0x000000F0\n#define PP_STATE_SUPPORT_SHIFT  0\n\n#define PP_STATE_CG             0x01\n#define PP_STATE_LS             0x02\n#define PP_STATE_DS             0x04\n#define PP_STATE_SD             0x08\n#define PP_STATE_SUPPORT_CG     0x10\n#define PP_STATE_SUPPORT_LS     0x20\n#define PP_STATE_SUPPORT_DS     0x40\n#define PP_STATE_SUPPORT_SD     0x80\n\n#define PP_CG_MSG_ID(group, block, support, state) \\\n\t\t((group) << PP_GROUP_SHIFT | (block) << PP_BLOCK_SHIFT | \\\n\t\t(support) << PP_STATE_SUPPORT_SHIFT | (state) << PP_STATE_SHIFT)\n\n#define XGMI_MODE_PSTATE_D3 0\n#define XGMI_MODE_PSTATE_D0 1\n\n#define NUM_HBM_INSTANCES 4\n\nstruct seq_file;\nenum amd_pp_clock_type;\nstruct amd_pp_simple_clock_info;\nstruct amd_pp_display_configuration;\nstruct amd_pp_clock_info;\nstruct pp_display_clock_request;\nstruct pp_clock_levels_with_voltage;\nstruct pp_clock_levels_with_latency;\nstruct amd_pp_clocks;\nstruct pp_smu_wm_range_sets;\nstruct pp_smu_nv_clock_table;\nstruct dpm_clocks;\n\nstruct amd_pm_funcs {\n \n\tint (*pre_set_power_state)(void *handle);\n\tint (*set_power_state)(void *handle);\n\tvoid (*post_set_power_state)(void *handle);\n\tvoid (*display_configuration_changed)(void *handle);\n\tvoid (*print_power_state)(void *handle, void *ps);\n\tbool (*vblank_too_short)(void *handle);\n\tvoid (*enable_bapm)(void *handle, bool enable);\n\tint (*check_state_equal)(void *handle,\n\t\t\t\tvoid  *cps,\n\t\t\t\tvoid  *rps,\n\t\t\t\tbool  *equal);\n \n\tint (*set_fan_control_mode)(void *handle, u32 mode);\n\tint (*get_fan_control_mode)(void *handle, u32 *fan_mode);\n\tint (*set_fan_speed_pwm)(void *handle, u32 speed);\n\tint (*get_fan_speed_pwm)(void *handle, u32 *speed);\n\tint (*force_clock_level)(void *handle, enum pp_clock_type type, uint32_t mask);\n\tint (*print_clock_levels)(void *handle, enum pp_clock_type type, char *buf);\n\tint (*emit_clock_levels)(void *handle, enum pp_clock_type type, char *buf, int *offset);\n\tint (*force_performance_level)(void *handle, enum amd_dpm_forced_level level);\n\tint (*get_sclk_od)(void *handle);\n\tint (*set_sclk_od)(void *handle, uint32_t value);\n\tint (*get_mclk_od)(void *handle);\n\tint (*set_mclk_od)(void *handle, uint32_t value);\n\tint (*read_sensor)(void *handle, int idx, void *value, int *size);\n\tint (*get_apu_thermal_limit)(void *handle, uint32_t *limit);\n\tint (*set_apu_thermal_limit)(void *handle, uint32_t limit);\n\tenum amd_dpm_forced_level (*get_performance_level)(void *handle);\n\tenum amd_pm_state_type (*get_current_power_state)(void *handle);\n\tint (*get_fan_speed_rpm)(void *handle, uint32_t *rpm);\n\tint (*set_fan_speed_rpm)(void *handle, uint32_t rpm);\n\tint (*get_pp_num_states)(void *handle, struct pp_states_info *data);\n\tint (*get_pp_table)(void *handle, char **table);\n\tint (*set_pp_table)(void *handle, const char *buf, size_t size);\n\tvoid (*debugfs_print_current_performance_level)(void *handle, struct seq_file *m);\n\tint (*switch_power_profile)(void *handle, enum PP_SMC_POWER_PROFILE type, bool en);\n \n\tstruct amd_vce_state *(*get_vce_clock_state)(void *handle, u32 idx);\n\tint (*dispatch_tasks)(void *handle, enum amd_pp_task task_id,\n\t\t\tenum amd_pm_state_type *user_state);\n\tint (*load_firmware)(void *handle);\n\tint (*wait_for_fw_loading_complete)(void *handle);\n\tint (*set_powergating_by_smu)(void *handle,\n\t\t\t\tuint32_t block_type, bool gate);\n\tint (*set_clockgating_by_smu)(void *handle, uint32_t msg_id);\n\tint (*set_power_limit)(void *handle, uint32_t n);\n\tint (*get_power_limit)(void *handle, uint32_t *limit,\n\t\t\tenum pp_power_limit_level pp_limit_level,\n\t\t\tenum pp_power_type power_type);\n\tint (*get_power_profile_mode)(void *handle, char *buf);\n\tint (*set_power_profile_mode)(void *handle, long *input, uint32_t size);\n\tint (*set_fine_grain_clk_vol)(void *handle, uint32_t type, long *input, uint32_t size);\n\tint (*odn_edit_dpm_table)(void *handle, enum PP_OD_DPM_TABLE_COMMAND type,\n\t\t\t\t  long *input, uint32_t size);\n\tint (*set_mp1_state)(void *handle, enum pp_mp1_state mp1_state);\n\tint (*smu_i2c_bus_access)(void *handle, bool acquire);\n\tint (*gfx_state_change_set)(void *handle, uint32_t state);\n \n\tu32 (*get_sclk)(void *handle, bool low);\n\tu32 (*get_mclk)(void *handle, bool low);\n\tint (*display_configuration_change)(void *handle,\n\t\tconst struct amd_pp_display_configuration *input);\n\tint (*get_display_power_level)(void *handle,\n\t\tstruct amd_pp_simple_clock_info *output);\n\tint (*get_current_clocks)(void *handle,\n\t\tstruct amd_pp_clock_info *clocks);\n\tint (*get_clock_by_type)(void *handle,\n\t\tenum amd_pp_clock_type type,\n\t\tstruct amd_pp_clocks *clocks);\n\tint (*get_clock_by_type_with_latency)(void *handle,\n\t\tenum amd_pp_clock_type type,\n\t\tstruct pp_clock_levels_with_latency *clocks);\n\tint (*get_clock_by_type_with_voltage)(void *handle,\n\t\tenum amd_pp_clock_type type,\n\t\tstruct pp_clock_levels_with_voltage *clocks);\n\tint (*set_watermarks_for_clocks_ranges)(void *handle,\n\t\t\t\t\t\tvoid *clock_ranges);\n\tint (*display_clock_voltage_request)(void *handle,\n\t\t\t\tstruct pp_display_clock_request *clock);\n\tint (*get_display_mode_validation_clocks)(void *handle,\n\t\tstruct amd_pp_simple_clock_info *clocks);\n\tint (*notify_smu_enable_pwe)(void *handle);\n\tint (*enable_mgpu_fan_boost)(void *handle);\n\tint (*set_active_display_count)(void *handle, uint32_t count);\n\tint (*set_hard_min_dcefclk_by_freq)(void *handle, uint32_t clock);\n\tint (*set_hard_min_fclk_by_freq)(void *handle, uint32_t clock);\n\tint (*set_min_deep_sleep_dcefclk)(void *handle, uint32_t clock);\n\tint (*get_asic_baco_capability)(void *handle, bool *cap);\n\tint (*get_asic_baco_state)(void *handle, int *state);\n\tint (*set_asic_baco_state)(void *handle, int state);\n\tint (*get_ppfeature_status)(void *handle, char *buf);\n\tint (*set_ppfeature_status)(void *handle, uint64_t ppfeature_masks);\n\tint (*asic_reset_mode_2)(void *handle);\n\tint (*asic_reset_enable_gfx_features)(void *handle);\n\tint (*set_df_cstate)(void *handle, enum pp_df_cstate state);\n\tint (*set_xgmi_pstate)(void *handle, uint32_t pstate);\n\tssize_t (*get_gpu_metrics)(void *handle, void **table);\n\tint (*set_watermarks_for_clock_ranges)(void *handle,\n\t\t\t\t\t       struct pp_smu_wm_range_sets *ranges);\n\tint (*display_disable_memory_clock_switch)(void *handle,\n\t\t\t\t\t\t   bool disable_memory_clock_switch);\n\tint (*get_max_sustainable_clocks_by_dc)(void *handle,\n\t\t\t\t\t\tstruct pp_smu_nv_clock_table *max_clocks);\n\tint (*get_uclk_dpm_states)(void *handle,\n\t\t\t\t   unsigned int *clock_values_in_khz,\n\t\t\t\t   unsigned int *num_states);\n\tint (*get_dpm_clock_table)(void *handle,\n\t\t\t\t   struct dpm_clocks *clock_table);\n\tint (*get_smu_prv_buf_details)(void *handle, void **addr, size_t *size);\n\tvoid (*pm_compute_clocks)(void *handle);\n};\n\nstruct metrics_table_header {\n\tuint16_t\t\t\tstructure_size;\n\tuint8_t\t\t\t\tformat_revision;\n\tuint8_t\t\t\t\tcontent_revision;\n};\n\n \nstruct gpu_metrics_v1_0 {\n\tstruct metrics_table_header\tcommon_header;\n\n\t \n\tuint64_t\t\t\tsystem_clock_counter;\n\n\t \n\tuint16_t\t\t\ttemperature_edge;\n\tuint16_t\t\t\ttemperature_hotspot;\n\tuint16_t\t\t\ttemperature_mem;\n\tuint16_t\t\t\ttemperature_vrgfx;\n\tuint16_t\t\t\ttemperature_vrsoc;\n\tuint16_t\t\t\ttemperature_vrmem;\n\n\t \n\tuint16_t\t\t\taverage_gfx_activity;\n\tuint16_t\t\t\taverage_umc_activity;  \n\tuint16_t\t\t\taverage_mm_activity;  \n\n\t \n\tuint16_t\t\t\taverage_socket_power;\n\tuint32_t\t\t\tenergy_accumulator;\n\n\t \n\tuint16_t\t\t\taverage_gfxclk_frequency;\n\tuint16_t\t\t\taverage_socclk_frequency;\n\tuint16_t\t\t\taverage_uclk_frequency;\n\tuint16_t\t\t\taverage_vclk0_frequency;\n\tuint16_t\t\t\taverage_dclk0_frequency;\n\tuint16_t\t\t\taverage_vclk1_frequency;\n\tuint16_t\t\t\taverage_dclk1_frequency;\n\n\t \n\tuint16_t\t\t\tcurrent_gfxclk;\n\tuint16_t\t\t\tcurrent_socclk;\n\tuint16_t\t\t\tcurrent_uclk;\n\tuint16_t\t\t\tcurrent_vclk0;\n\tuint16_t\t\t\tcurrent_dclk0;\n\tuint16_t\t\t\tcurrent_vclk1;\n\tuint16_t\t\t\tcurrent_dclk1;\n\n\t \n\tuint32_t\t\t\tthrottle_status;\n\n\t \n\tuint16_t\t\t\tcurrent_fan_speed;\n\n\t \n\tuint8_t\t\t\t\tpcie_link_width;\n\tuint8_t\t\t\t\tpcie_link_speed;  \n};\n\nstruct gpu_metrics_v1_1 {\n\tstruct metrics_table_header\tcommon_header;\n\n\t \n\tuint16_t\t\t\ttemperature_edge;\n\tuint16_t\t\t\ttemperature_hotspot;\n\tuint16_t\t\t\ttemperature_mem;\n\tuint16_t\t\t\ttemperature_vrgfx;\n\tuint16_t\t\t\ttemperature_vrsoc;\n\tuint16_t\t\t\ttemperature_vrmem;\n\n\t \n\tuint16_t\t\t\taverage_gfx_activity;\n\tuint16_t\t\t\taverage_umc_activity;  \n\tuint16_t\t\t\taverage_mm_activity;  \n\n\t \n\tuint16_t\t\t\taverage_socket_power;\n\tuint64_t\t\t\tenergy_accumulator;\n\n\t \n\tuint64_t\t\t\tsystem_clock_counter;\n\n\t \n\tuint16_t\t\t\taverage_gfxclk_frequency;\n\tuint16_t\t\t\taverage_socclk_frequency;\n\tuint16_t\t\t\taverage_uclk_frequency;\n\tuint16_t\t\t\taverage_vclk0_frequency;\n\tuint16_t\t\t\taverage_dclk0_frequency;\n\tuint16_t\t\t\taverage_vclk1_frequency;\n\tuint16_t\t\t\taverage_dclk1_frequency;\n\n\t \n\tuint16_t\t\t\tcurrent_gfxclk;\n\tuint16_t\t\t\tcurrent_socclk;\n\tuint16_t\t\t\tcurrent_uclk;\n\tuint16_t\t\t\tcurrent_vclk0;\n\tuint16_t\t\t\tcurrent_dclk0;\n\tuint16_t\t\t\tcurrent_vclk1;\n\tuint16_t\t\t\tcurrent_dclk1;\n\n\t \n\tuint32_t\t\t\tthrottle_status;\n\n\t \n\tuint16_t\t\t\tcurrent_fan_speed;\n\n\t \n\tuint16_t\t\t\tpcie_link_width;\n\tuint16_t\t\t\tpcie_link_speed;  \n\n\tuint16_t\t\t\tpadding;\n\n\tuint32_t\t\t\tgfx_activity_acc;\n\tuint32_t\t\t\tmem_activity_acc;\n\n\tuint16_t\t\t\ttemperature_hbm[NUM_HBM_INSTANCES];\n};\n\nstruct gpu_metrics_v1_2 {\n\tstruct metrics_table_header\tcommon_header;\n\n\t \n\tuint16_t\t\t\ttemperature_edge;\n\tuint16_t\t\t\ttemperature_hotspot;\n\tuint16_t\t\t\ttemperature_mem;\n\tuint16_t\t\t\ttemperature_vrgfx;\n\tuint16_t\t\t\ttemperature_vrsoc;\n\tuint16_t\t\t\ttemperature_vrmem;\n\n\t \n\tuint16_t\t\t\taverage_gfx_activity;\n\tuint16_t\t\t\taverage_umc_activity;  \n\tuint16_t\t\t\taverage_mm_activity;  \n\n\t \n\tuint16_t\t\t\taverage_socket_power;\n\tuint64_t\t\t\tenergy_accumulator;\n\n\t \n\tuint64_t\t\t\tsystem_clock_counter;\n\n\t \n\tuint16_t\t\t\taverage_gfxclk_frequency;\n\tuint16_t\t\t\taverage_socclk_frequency;\n\tuint16_t\t\t\taverage_uclk_frequency;\n\tuint16_t\t\t\taverage_vclk0_frequency;\n\tuint16_t\t\t\taverage_dclk0_frequency;\n\tuint16_t\t\t\taverage_vclk1_frequency;\n\tuint16_t\t\t\taverage_dclk1_frequency;\n\n\t \n\tuint16_t\t\t\tcurrent_gfxclk;\n\tuint16_t\t\t\tcurrent_socclk;\n\tuint16_t\t\t\tcurrent_uclk;\n\tuint16_t\t\t\tcurrent_vclk0;\n\tuint16_t\t\t\tcurrent_dclk0;\n\tuint16_t\t\t\tcurrent_vclk1;\n\tuint16_t\t\t\tcurrent_dclk1;\n\n\t \n\tuint32_t\t\t\tthrottle_status;\n\n\t \n\tuint16_t\t\t\tcurrent_fan_speed;\n\n\t \n\tuint16_t\t\t\tpcie_link_width;\n\tuint16_t\t\t\tpcie_link_speed;  \n\n\tuint16_t\t\t\tpadding;\n\n\tuint32_t\t\t\tgfx_activity_acc;\n\tuint32_t\t\t\tmem_activity_acc;\n\n\tuint16_t\t\t\ttemperature_hbm[NUM_HBM_INSTANCES];\n\n\t \n\tuint64_t\t\t\tfirmware_timestamp;\n};\n\nstruct gpu_metrics_v1_3 {\n\tstruct metrics_table_header\tcommon_header;\n\n\t \n\tuint16_t\t\t\ttemperature_edge;\n\tuint16_t\t\t\ttemperature_hotspot;\n\tuint16_t\t\t\ttemperature_mem;\n\tuint16_t\t\t\ttemperature_vrgfx;\n\tuint16_t\t\t\ttemperature_vrsoc;\n\tuint16_t\t\t\ttemperature_vrmem;\n\n\t \n\tuint16_t\t\t\taverage_gfx_activity;\n\tuint16_t\t\t\taverage_umc_activity;  \n\tuint16_t\t\t\taverage_mm_activity;  \n\n\t \n\tuint16_t\t\t\taverage_socket_power;\n\tuint64_t\t\t\tenergy_accumulator;\n\n\t \n\tuint64_t\t\t\tsystem_clock_counter;\n\n\t \n\tuint16_t\t\t\taverage_gfxclk_frequency;\n\tuint16_t\t\t\taverage_socclk_frequency;\n\tuint16_t\t\t\taverage_uclk_frequency;\n\tuint16_t\t\t\taverage_vclk0_frequency;\n\tuint16_t\t\t\taverage_dclk0_frequency;\n\tuint16_t\t\t\taverage_vclk1_frequency;\n\tuint16_t\t\t\taverage_dclk1_frequency;\n\n\t \n\tuint16_t\t\t\tcurrent_gfxclk;\n\tuint16_t\t\t\tcurrent_socclk;\n\tuint16_t\t\t\tcurrent_uclk;\n\tuint16_t\t\t\tcurrent_vclk0;\n\tuint16_t\t\t\tcurrent_dclk0;\n\tuint16_t\t\t\tcurrent_vclk1;\n\tuint16_t\t\t\tcurrent_dclk1;\n\n\t \n\tuint32_t\t\t\tthrottle_status;\n\n\t \n\tuint16_t\t\t\tcurrent_fan_speed;\n\n\t \n\tuint16_t\t\t\tpcie_link_width;\n\tuint16_t\t\t\tpcie_link_speed;  \n\n\tuint16_t\t\t\tpadding;\n\n\tuint32_t\t\t\tgfx_activity_acc;\n\tuint32_t\t\t\tmem_activity_acc;\n\n\tuint16_t\t\t\ttemperature_hbm[NUM_HBM_INSTANCES];\n\n\t \n\tuint64_t\t\t\tfirmware_timestamp;\n\n\t \n\tuint16_t\t\t\tvoltage_soc;\n\tuint16_t\t\t\tvoltage_gfx;\n\tuint16_t\t\t\tvoltage_mem;\n\n\tuint16_t\t\t\tpadding1;\n\n\t \n\tuint64_t\t\t\tindep_throttle_status;\n};\n\n \nstruct gpu_metrics_v2_0 {\n\tstruct metrics_table_header\tcommon_header;\n\n\t \n\tuint64_t\t\t\tsystem_clock_counter;\n\n\t \n\tuint16_t\t\t\ttemperature_gfx; \n\tuint16_t\t\t\ttemperature_soc; \n\tuint16_t\t\t\ttemperature_core[8]; \n\tuint16_t\t\t\ttemperature_l3[2];\n\n\t \n\tuint16_t\t\t\taverage_gfx_activity;\n\tuint16_t\t\t\taverage_mm_activity; \n\n\t \n\tuint16_t\t\t\taverage_socket_power; \n\tuint16_t\t\t\taverage_cpu_power;\n\tuint16_t\t\t\taverage_soc_power;\n\tuint16_t\t\t\taverage_gfx_power;\n\tuint16_t\t\t\taverage_core_power[8]; \n\n\t \n\tuint16_t\t\t\taverage_gfxclk_frequency;\n\tuint16_t\t\t\taverage_socclk_frequency;\n\tuint16_t\t\t\taverage_uclk_frequency;\n\tuint16_t\t\t\taverage_fclk_frequency;\n\tuint16_t\t\t\taverage_vclk_frequency;\n\tuint16_t\t\t\taverage_dclk_frequency;\n\n\t \n\tuint16_t\t\t\tcurrent_gfxclk;\n\tuint16_t\t\t\tcurrent_socclk;\n\tuint16_t\t\t\tcurrent_uclk;\n\tuint16_t\t\t\tcurrent_fclk;\n\tuint16_t\t\t\tcurrent_vclk;\n\tuint16_t\t\t\tcurrent_dclk;\n\tuint16_t\t\t\tcurrent_coreclk[8]; \n\tuint16_t\t\t\tcurrent_l3clk[2];\n\n\t \n\tuint32_t\t\t\tthrottle_status;\n\n\t \n\tuint16_t\t\t\tfan_pwm;\n\n\tuint16_t\t\t\tpadding;\n};\n\nstruct gpu_metrics_v2_1 {\n\tstruct metrics_table_header\tcommon_header;\n\n\t \n\tuint16_t\t\t\ttemperature_gfx; \n\tuint16_t\t\t\ttemperature_soc; \n\tuint16_t\t\t\ttemperature_core[8]; \n\tuint16_t\t\t\ttemperature_l3[2];\n\n\t \n\tuint16_t\t\t\taverage_gfx_activity;\n\tuint16_t\t\t\taverage_mm_activity; \n\n\t \n\tuint64_t\t\t\tsystem_clock_counter;\n\n\t \n\tuint16_t\t\t\taverage_socket_power; \n\tuint16_t\t\t\taverage_cpu_power;\n\tuint16_t\t\t\taverage_soc_power;\n\tuint16_t\t\t\taverage_gfx_power;\n\tuint16_t\t\t\taverage_core_power[8]; \n\n\t \n\tuint16_t\t\t\taverage_gfxclk_frequency;\n\tuint16_t\t\t\taverage_socclk_frequency;\n\tuint16_t\t\t\taverage_uclk_frequency;\n\tuint16_t\t\t\taverage_fclk_frequency;\n\tuint16_t\t\t\taverage_vclk_frequency;\n\tuint16_t\t\t\taverage_dclk_frequency;\n\n\t \n\tuint16_t\t\t\tcurrent_gfxclk;\n\tuint16_t\t\t\tcurrent_socclk;\n\tuint16_t\t\t\tcurrent_uclk;\n\tuint16_t\t\t\tcurrent_fclk;\n\tuint16_t\t\t\tcurrent_vclk;\n\tuint16_t\t\t\tcurrent_dclk;\n\tuint16_t\t\t\tcurrent_coreclk[8]; \n\tuint16_t\t\t\tcurrent_l3clk[2];\n\n\t \n\tuint32_t\t\t\tthrottle_status;\n\n\t \n\tuint16_t\t\t\tfan_pwm;\n\n\tuint16_t\t\t\tpadding[3];\n};\n\nstruct gpu_metrics_v2_2 {\n\tstruct metrics_table_header\tcommon_header;\n\n\t \n\tuint16_t\t\t\ttemperature_gfx; \n\tuint16_t\t\t\ttemperature_soc; \n\tuint16_t\t\t\ttemperature_core[8]; \n\tuint16_t\t\t\ttemperature_l3[2];\n\n\t \n\tuint16_t\t\t\taverage_gfx_activity;\n\tuint16_t\t\t\taverage_mm_activity; \n\n\t \n\tuint64_t\t\t\tsystem_clock_counter;\n\n\t \n\tuint16_t\t\t\taverage_socket_power; \n\tuint16_t\t\t\taverage_cpu_power;\n\tuint16_t\t\t\taverage_soc_power;\n\tuint16_t\t\t\taverage_gfx_power;\n\tuint16_t\t\t\taverage_core_power[8]; \n\n\t \n\tuint16_t\t\t\taverage_gfxclk_frequency;\n\tuint16_t\t\t\taverage_socclk_frequency;\n\tuint16_t\t\t\taverage_uclk_frequency;\n\tuint16_t\t\t\taverage_fclk_frequency;\n\tuint16_t\t\t\taverage_vclk_frequency;\n\tuint16_t\t\t\taverage_dclk_frequency;\n\n\t \n\tuint16_t\t\t\tcurrent_gfxclk;\n\tuint16_t\t\t\tcurrent_socclk;\n\tuint16_t\t\t\tcurrent_uclk;\n\tuint16_t\t\t\tcurrent_fclk;\n\tuint16_t\t\t\tcurrent_vclk;\n\tuint16_t\t\t\tcurrent_dclk;\n\tuint16_t\t\t\tcurrent_coreclk[8]; \n\tuint16_t\t\t\tcurrent_l3clk[2];\n\n\t \n\tuint32_t\t\t\tthrottle_status;\n\n\t \n\tuint16_t\t\t\tfan_pwm;\n\n\tuint16_t\t\t\tpadding[3];\n\n\t \n\tuint64_t\t\t\tindep_throttle_status;\n};\n\nstruct gpu_metrics_v2_3 {\n\tstruct metrics_table_header\tcommon_header;\n\n\t \n\tuint16_t\t\t\ttemperature_gfx; \n\tuint16_t\t\t\ttemperature_soc; \n\tuint16_t\t\t\ttemperature_core[8]; \n\tuint16_t\t\t\ttemperature_l3[2];\n\n\t \n\tuint16_t\t\t\taverage_gfx_activity;\n\tuint16_t\t\t\taverage_mm_activity; \n\n\t \n\tuint64_t\t\t\tsystem_clock_counter;\n\n\t \n\tuint16_t\t\t\taverage_socket_power; \n\tuint16_t\t\t\taverage_cpu_power;\n\tuint16_t\t\t\taverage_soc_power;\n\tuint16_t\t\t\taverage_gfx_power;\n\tuint16_t\t\t\taverage_core_power[8]; \n\n\t \n\tuint16_t\t\t\taverage_gfxclk_frequency;\n\tuint16_t\t\t\taverage_socclk_frequency;\n\tuint16_t\t\t\taverage_uclk_frequency;\n\tuint16_t\t\t\taverage_fclk_frequency;\n\tuint16_t\t\t\taverage_vclk_frequency;\n\tuint16_t\t\t\taverage_dclk_frequency;\n\n\t \n\tuint16_t\t\t\tcurrent_gfxclk;\n\tuint16_t\t\t\tcurrent_socclk;\n\tuint16_t\t\t\tcurrent_uclk;\n\tuint16_t\t\t\tcurrent_fclk;\n\tuint16_t\t\t\tcurrent_vclk;\n\tuint16_t\t\t\tcurrent_dclk;\n\tuint16_t\t\t\tcurrent_coreclk[8]; \n\tuint16_t\t\t\tcurrent_l3clk[2];\n\n\t \n\tuint32_t\t\t\tthrottle_status;\n\n\t \n\tuint16_t\t\t\tfan_pwm;\n\n\tuint16_t\t\t\tpadding[3];\n\n\t \n\tuint64_t\t\t\tindep_throttle_status;\n\n\t \n\tuint16_t\t\t\taverage_temperature_gfx; \n\tuint16_t\t\t\taverage_temperature_soc; \n\tuint16_t\t\t\taverage_temperature_core[8]; \n\tuint16_t\t\t\taverage_temperature_l3[2];\n};\n\nstruct gpu_metrics_v2_4 {\n\tstruct metrics_table_header\tcommon_header;\n\n\t \n\tuint16_t\t\t\ttemperature_gfx;\n\tuint16_t\t\t\ttemperature_soc;\n\tuint16_t\t\t\ttemperature_core[8];\n\tuint16_t\t\t\ttemperature_l3[2];\n\n\t \n\tuint16_t\t\t\taverage_gfx_activity;\n\tuint16_t\t\t\taverage_mm_activity;\n\n\t \n\tuint64_t\t\t\tsystem_clock_counter;\n\n\t \n\tuint16_t\t\t\taverage_socket_power;\n\tuint16_t\t\t\taverage_cpu_power;\n\tuint16_t\t\t\taverage_soc_power;\n\tuint16_t\t\t\taverage_gfx_power;\n\tuint16_t\t\t\taverage_core_power[8];\n\n\t \n\tuint16_t\t\t\taverage_gfxclk_frequency;\n\tuint16_t\t\t\taverage_socclk_frequency;\n\tuint16_t\t\t\taverage_uclk_frequency;\n\tuint16_t\t\t\taverage_fclk_frequency;\n\tuint16_t\t\t\taverage_vclk_frequency;\n\tuint16_t\t\t\taverage_dclk_frequency;\n\n\t \n\tuint16_t\t\t\tcurrent_gfxclk;\n\tuint16_t\t\t\tcurrent_socclk;\n\tuint16_t\t\t\tcurrent_uclk;\n\tuint16_t\t\t\tcurrent_fclk;\n\tuint16_t\t\t\tcurrent_vclk;\n\tuint16_t\t\t\tcurrent_dclk;\n\tuint16_t\t\t\tcurrent_coreclk[8];\n\tuint16_t\t\t\tcurrent_l3clk[2];\n\n\t \n\tuint32_t\t\t\tthrottle_status;\n\n\t \n\tuint16_t\t\t\tfan_pwm;\n\n\tuint16_t\t\t\tpadding[3];\n\n\t \n\tuint64_t\t\t\tindep_throttle_status;\n\n\t \n\tuint16_t\t\t\taverage_temperature_gfx;\n\tuint16_t\t\t\taverage_temperature_soc;\n\tuint16_t\t\t\taverage_temperature_core[8];\n\tuint16_t\t\t\taverage_temperature_l3[2];\n\n\t \n\tuint16_t\t\t\taverage_cpu_voltage;\n\tuint16_t\t\t\taverage_soc_voltage;\n\tuint16_t\t\t\taverage_gfx_voltage;\n\n\t \n\tuint16_t\t\t\taverage_cpu_current;\n\tuint16_t\t\t\taverage_soc_current;\n\tuint16_t\t\t\taverage_gfx_current;\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}