# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../karatsuba.gen/sources_1/ip/dsp_macro/sim/dsp_macro.vhd" \

# Do not sort compile order
nosort
