{"vcs1":{"timestamp_begin":1684262648.108277137, "rt":1.28, "ut":0.36, "st":0.22}}
{"vcselab":{"timestamp_begin":1684262649.475026452, "rt":1.25, "ut":0.45, "st":0.19}}
{"link":{"timestamp_begin":1684262650.824698830, "rt":0.49, "ut":0.25, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262647.465288420}
{"VCS_COMP_START_TIME": 1684262647.465288420}
{"VCS_COMP_END_TIME": 1684262652.884300627}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211888}}
