{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770828205563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770828205564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 17:43:25 2026 " "Processing started: Wed Feb 11 17:43:25 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770828205564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828205564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Replica1 -c DE10_Replica1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Replica1 -c DE10_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828205564 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1770828206662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_sdram_bridge-rtl " "Found design unit 1: sram_sdram_bridge-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211305 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_sdram_bridge " "Found entity 1: sram_sdram_bridge" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/mx65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/mx65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mx65-rtl " "Found design unit 1: mx65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211321 ""} { "Info" "ISGN_ENTITY_NAME" "1 mx65 " "Found entity 1: mx65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211353 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211368 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211383 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_T65-T65_impl " "Found design unit 1: CPU_T65-T65_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211398 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_T65 " "Found entity 1: CPU_T65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu65xx-fast " "Found design unit 1: cpu65xx-fast" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211415 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu65xx " "Found entity 1: cpu65xx" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_65XX-CPU65XX_impl " "Found design unit 1: CPU_65XX-CPU65XX_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211429 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_65XX " "Found entity 1: CPU_65XX" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_mx65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_mx65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_MX65-MX65_impl " "Found design unit 1: CPU_MX65-MX65_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211442 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_MX65 " "Found entity 1: CPU_MX65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexto7seg-rtl " "Found design unit 1: hexto7seg-rtl" {  } { { "hexto7seg.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211457 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "hexto7seg.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211480 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pia_uart-rtl " "Found design unit 1: pia_uart-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211493 ""} { "Info" "ISGN_ENTITY_NAME" "1 pia_uart " "Found entity 1: pia_uart" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/aci/aci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aci-rtl " "Found design unit 1: aci-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211507 ""} { "Info" "ISGN_ENTITY_NAME" "1 aci " "Found entity 1: aci" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_8k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_8k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_8k-SYN " "Found design unit 1: ram_8k-SYN" {  } { { "ram_8k.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211520 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_8k " "Found entity 1: ram_8k" {  } { { "ram_8k.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6800-MC6800_impl " "Found design unit 1: CPU_6800-MC6800_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211533 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6800 " "Found entity 1: CPU_6800" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_de10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_de10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_DE10-rtl " "Found design unit 1: RAM_DE10-rtl" {  } { { "RAM_DE10.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211548 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_DE10 " "Found entity 1: RAM_DE10" {  } { { "RAM_DE10.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON68-rtl " "Found design unit 1: WOZMON68-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211563 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON68 " "Found entity 1: WOZMON68" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON65-rtl " "Found design unit 1: WOZMON65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211577 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON65 " "Found entity 1: WOZMON65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozaci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozaci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZACI-rtl " "Found design unit 1: WOZACI-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211591 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZACI " "Found entity 1: WOZACI" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/basic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BASIC-rtl " "Found design unit 1: BASIC-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211609 ""} { "Info" "ISGN_ENTITY_NAME" "1 BASIC " "Found entity 1: BASIC" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/core/replica1_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/core/replica1_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Replica1_CORE-rtl " "Found design unit 1: Replica1_CORE-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211624 ""} { "Info" "ISGN_ENTITY_NAME" "1 Replica1_CORE " "Found entity 1: Replica1_CORE" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fractional_clock_divider-rtl " "Found design unit 1: fractional_clock_divider-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211639 ""} { "Info" "ISGN_ENTITY_NAME" "1 fractional_clock_divider " "Found entity 1: fractional_clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211653 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_clock_divider-Behavioral " "Found design unit 1: prog_clock_divider-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211667 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_clock_divider " "Found entity 1: prog_clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/nor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/nor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_gate-Behavioral " "Found design unit 1: nor_gate-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211681 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/spi-master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/spi-master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-behavioral " "Found design unit 1: spi_master-behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211695 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/debug_clock_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug_clock_button-Behavioral " "Found design unit 1: debug_clock_button-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211709 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug_clock_button " "Found entity 1: debug_clock_button" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_clock_switch-Behavioral " "Found design unit 1: simple_clock_switch-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211722 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_clock_switch " "Found entity 1: simple_clock_switch" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mspi_iface-rtl " "Found design unit 1: mspi_iface-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211735 ""} { "Info" "ISGN_ENTITY_NAME" "1 mspi_iface " "Found entity 1: mspi_iface" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_timer-rtl " "Found design unit 1: simple_timer-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211749 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_timer " "Found entity 1: simple_timer" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_send-rtl " "Found design unit 1: uart_send-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211762 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receive-rtl " "Found design unit 1: uart_receive-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211776 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_replica1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_replica1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Replica1-top " "Found design unit 1: DE10_Replica1-top" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211792 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Replica1 " "Found entity 1: DE10_Replica1" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_clock-SYN " "Found design unit 1: main_clock-SYN" {  } { { "main_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211808 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_clock " "Found entity 1: main_clock" {  } { { "main_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon69.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon69.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON69-rtl " "Found design unit 1: WOZMON69-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211822 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON69 " "Found entity 1: WOZMON69" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu09.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu09.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211847 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6809-MC6809_impl " "Found design unit 1: CPU_6809-MC6809_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211862 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6809 " "Found entity 1: CPU_6809" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/mon6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/mon6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MON6809-rtl " "Found design unit 1: MON6809-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211877 ""} { "Info" "ISGN_ENTITY_NAME" "1 MON6809 " "Found entity 1: MON6809" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/r65c02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/r65c02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R65C02-Behavioral " "Found design unit 1: R65C02-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211894 ""} { "Info" "ISGN_ENTITY_NAME" "1 R65C02 " "Found entity 1: R65C02" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_r65c02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_r65c02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_R65C02-CPU_R65C02_impl " "Found design unit 1: CPU_R65C02-CPU_R65C02_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211909 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_R65C02 " "Found entity 1: CPU_R65C02" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_gen-Behavioral " "Found design unit 1: cpu_clock_gen-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211924 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_clock_gen " "Found entity 1: cpu_clock_gen" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl " "Found design unit 1: sdram_controller-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211940 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828211940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828211940 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Replica1 " "Elaborating entity \"DE10_Replica1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770828213623 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR DE10_Replica1.vhd(39) " "VHDL Signal Declaration warning at DE10_Replica1.vhd(39): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770828213624 "|DE10_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phi1 DE10_Replica1.vhd(327) " "Verilog HDL or VHDL warning at DE10_Replica1.vhd(327): object \"phi1\" assigned a value but never read" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770828213624 "|DE10_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "strch DE10_Replica1.vhd(348) " "Verilog HDL or VHDL warning at DE10_Replica1.vhd(348): object \"strch\" assigned a value but never read" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770828213625 "|DE10_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bshit DE10_Replica1.vhd(349) " "Verilog HDL or VHDL warning at DE10_Replica1.vhd(349): object \"bshit\" assigned a value but never read" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770828213625 "|DE10_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "refresh_reg DE10_Replica1.vhd(351) " "Verilog HDL or VHDL warning at DE10_Replica1.vhd(351): object \"refresh_reg\" assigned a value but never read" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770828213625 "|DE10_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_reg DE10_Replica1.vhd(352) " "Verilog HDL or VHDL warning at DE10_Replica1.vhd(352): object \"ready_reg\" assigned a value but never read" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770828213625 "|DE10_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_reg DE10_Replica1.vhd(353) " "Verilog HDL or VHDL warning at DE10_Replica1.vhd(353): object \"ack_reg\" assigned a value but never read" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770828213625 "|DE10_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "req_reg DE10_Replica1.vhd(354) " "Verilog HDL or VHDL warning at DE10_Replica1.vhd(354): object \"req_reg\" assigned a value but never read" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770828213625 "|DE10_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_reg DE10_Replica1.vhd(355) " "Verilog HDL or VHDL warning at DE10_Replica1.vhd(355): object \"wr_reg\" assigned a value but never read" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 355 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770828213625 "|DE10_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "la_state DE10_Replica1.vhd(356) " "Verilog HDL or VHDL warning at DE10_Replica1.vhd(356): object \"la_state\" assigned a value but never read" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770828213625 "|DE10_Replica1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug DE10_Replica1.vhd(369) " "Verilog HDL or VHDL warning at DE10_Replica1.vhd(369): object \"debug\" assigned a value but never read" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770828213625 "|DE10_Replica1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7seg hexto7seg:h0 " "Elaborating entity \"hexto7seg\" for hierarchy \"hexto7seg:h0\"" {  } { { "DE10_Replica1.vhd" "h0" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_clock main_clock:mclk " "Elaborating entity \"main_clock\" for hierarchy \"main_clock:mclk\"" {  } { { "DE10_Replica1.vhd" "mclk" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll main_clock:mclk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"main_clock:mclk\|altpll:altpll_component\"" {  } { { "main_clock.vhd" "altpll_component" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_clock:mclk\|altpll:altpll_component " "Elaborated megafunction instantiation \"main_clock:mclk\|altpll:altpll_component\"" {  } { { "main_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_clock:mclk\|altpll:altpll_component " "Instantiated megafunction \"main_clock:mclk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=main_clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=main_clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828213768 ""}  } { { "main_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1770828213768 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/main_clock_altpll.v 1 1 " "Using design file db/main_clock_altpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main_clock_altpll " "Found entity 1: main_clock_altpll" {  } { { "main_clock_altpll.v" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828213821 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1770828213821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_clock_altpll main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated " "Elaborating entity \"main_clock_altpll\" for hierarchy \"main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk1mhz " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk1mhz\"" {  } { { "DE10_Replica1.vhd" "clk1mhz" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk2mhz " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk2mhz\"" {  } { { "DE10_Replica1.vhd" "clk2mhz" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk5mhz " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk5mhz\"" {  } { { "DE10_Replica1.vhd" "clk5mhz" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk10mhz " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk10mhz\"" {  } { { "DE10_Replica1.vhd" "clk10mhz" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk15mhz " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk15mhz\"" {  } { { "DE10_Replica1.vhd" "clk15mhz" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_clock_switch simple_clock_switch:csw " "Elaborating entity \"simple_clock_switch\" for hierarchy \"simple_clock_switch:csw\"" {  } { { "DE10_Replica1.vhd" "csw" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fractional_clock_divider fractional_clock_divider:uclk " "Elaborating entity \"fractional_clock_divider\" for hierarchy \"fractional_clock_divider:uclk\"" {  } { { "DE10_Replica1.vhd" "uclk" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213922 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "accumulator fractional_clock_divider.vhd(35) " "VHDL Process Statement warning at fractional_clock_divider.vhd(35): inferring latch(es) for signal or variable \"accumulator\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1770828213923 "|DE10_Replica1|fractional_clock_divider:uclk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Replica1_CORE Replica1_CORE:ap1 " "Elaborating entity \"Replica1_CORE\" for hierarchy \"Replica1_CORE:ap1\"" {  } { { "DE10_Replica1.vhd" "ap1" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213939 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tape_out Replica1_CORE.vhd(41) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(41): used implicit default value for signal \"tape_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770828213940 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mspi_data Replica1_CORE.vhd(383) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(383): used implicit default value for signal \"mspi_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 383 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770828213940 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aci_data Replica1_CORE.vhd(384) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(384): used implicit default value for signal \"aci_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 384 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770828213940 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "timer_data Replica1_CORE.vhd(385) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(385): used implicit default value for signal \"timer_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 385 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770828213941 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nmi_n Replica1_CORE.vhd(389) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(389): used explicit default value for signal \"nmi_n\" because signal was never assigned a value" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 389 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1770828213941 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "irq_n Replica1_CORE.vhd(390) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(390): used explicit default value for signal \"irq_n\" because signal was never assigned a value" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 390 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1770828213941 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "so_n Replica1_CORE.vhd(391) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(391): used explicit default value for signal \"so_n\" because signal was never assigned a value" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 391 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1770828213941 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "phi1 Replica1_CORE.vhd(403) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(403): used implicit default value for signal \"phi1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 403 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770828213941 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync Replica1_CORE.vhd(404) " "Verilog HDL or VHDL warning at Replica1_CORE.vhd(404): object \"sync\" assigned a value but never read" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770828213941 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bshit Replica1_CORE.vhd(409) " "VHDL Signal Declaration warning at Replica1_CORE.vhd(409): used implicit default value for signal \"bshit\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 409 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770828213941 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "spi_cs Replica1_CORE.vhd(37) " "Using initial value X (don't care) for net \"spi_cs\" at Replica1_CORE.vhd(37)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 37 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828213942 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "spi_sck Replica1_CORE.vhd(38) " "Using initial value X (don't care) for net \"spi_sck\" at Replica1_CORE.vhd(38)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828213942 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "spi_mosi Replica1_CORE.vhd(39) " "Using initial value X (don't care) for net \"spi_mosi\" at Replica1_CORE.vhd(39)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 39 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828213942 "|DE10_Replica1|Replica1_CORE:ap1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_MX65 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu " "Elaborating entity \"CPU_MX65\" for hierarchy \"Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "\\gen_cpu0:c2:cpu" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_clock_gen Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk " "Elaborating entity \"cpu_clock_gen\" for hierarchy \"Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" "clk" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx65 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst " "Elaborating entity \"mx65\" for hierarchy \"Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" "mx65_inst" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828213987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WOZMON65 Replica1_CORE:ap1\|WOZMON65:\\woz65:rom " "Elaborating entity \"WOZMON65\" for hierarchy \"Replica1_CORE:ap1\|WOZMON65:\\woz65:rom\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "\\woz65:rom" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828214029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pia_uart Replica1_CORE:ap1\|pia_uart:pia " "Elaborating entity \"pia_uart\" for hierarchy \"Replica1_CORE:ap1\|pia_uart:pia\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" "pia" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828214049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_send Replica1_CORE:ap1\|pia_uart:pia\|uart_send:send " "Elaborating entity \"uart_send\" for hierarchy \"Replica1_CORE:ap1\|pia_uart:pia\|uart_send:send\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" "send" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828214066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv " "Elaborating entity \"uart_receive\" for hierarchy \"Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\"" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" "recv" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828214085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_DE10 RAM_DE10:\\de10_gen_ram:ram " "Elaborating entity \"RAM_DE10\" for hierarchy \"RAM_DE10:\\de10_gen_ram:ram\"" {  } { { "DE10_Replica1.vhd" "\\de10_gen_ram:ram" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828214148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_8k RAM_DE10:\\de10_gen_ram:ram\|ram_8k:\\gen_ram_blocks:0:ram_block " "Elaborating entity \"ram_8k\" for hierarchy \"RAM_DE10:\\de10_gen_ram:ram\|ram_8k:\\gen_ram_blocks:0:ram_block\"" {  } { { "RAM_DE10.vhd" "\\gen_ram_blocks:0:ram_block" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828214207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_DE10:\\de10_gen_ram:ram\|ram_8k:\\gen_ram_blocks:0:ram_block\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_DE10:\\de10_gen_ram:ram\|ram_8k:\\gen_ram_blocks:0:ram_block\|altsyncram:altsyncram_component\"" {  } { { "ram_8k.vhd" "altsyncram_component" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828214278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_DE10:\\de10_gen_ram:ram\|ram_8k:\\gen_ram_blocks:0:ram_block\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_DE10:\\de10_gen_ram:ram\|ram_8k:\\gen_ram_blocks:0:ram_block\|altsyncram:altsyncram_component\"" {  } { { "ram_8k.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828214362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_DE10:\\de10_gen_ram:ram\|ram_8k:\\gen_ram_blocks:0:ram_block\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_DE10:\\de10_gen_ram:ram\|ram_8k:\\gen_ram_blocks:0:ram_block\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770828214363 ""}  } { { "ram_8k.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1770828214363 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_pcp3.tdf 1 1 " "Using design file db/altsyncram_pcp3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pcp3 " "Found entity 1: altsyncram_pcp3" {  } { { "altsyncram_pcp3.tdf" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/altsyncram_pcp3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770828214418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1770828214418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pcp3 RAM_DE10:\\de10_gen_ram:ram\|ram_8k:\\gen_ram_blocks:0:ram_block\|altsyncram:altsyncram_component\|altsyncram_pcp3:auto_generated " "Elaborating entity \"altsyncram_pcp3\" for hierarchy \"RAM_DE10:\\de10_gen_ram:ram\|ram_8k:\\gen_ram_blocks:0:ram_block\|altsyncram:altsyncram_component\|altsyncram_pcp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828214422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_sdram_bridge sram_sdram_bridge:bridge_inst " "Elaborating entity \"sram_sdram_bridge\" for hierarchy \"sram_sdram_bridge:bridge_inst\"" {  } { { "DE10_Replica1.vhd" "bridge_inst" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828214539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:sdram_inst " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:sdram_inst\"" {  } { { "DE10_Replica1.vhd" "sdram_inst" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828214558 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "refresh_active sdram_controller.vhd(187) " "VHDL Signal Declaration warning at sdram_controller.vhd(187): used implicit default value for signal \"refresh_active\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 187 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770828214559 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "refresh_postponed_next sdram_controller.vhd(427) " "VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable \"refresh_postponed_next\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1770828214561 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_bank_latched sdram_controller.vhd(427) " "VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable \"addr_bank_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1770828214562 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_row_latched sdram_controller.vhd(427) " "VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable \"addr_row_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1770828214562 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_col_latched sdram_controller.vhd(427) " "VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable \"addr_col_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1770828214562 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_en_latched sdram_controller.vhd(427) " "VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable \"byte_en_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1770828214562 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_n_latched sdram_controller.vhd(427) " "VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable \"wr_n_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1770828214562 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "din_latched sdram_controller.vhd(427) " "VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable \"din_latched\", which holds its previous value in one or more paths through the process" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1770828214562 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[0\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[0\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214564 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[1\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[1\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214564 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[2\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[2\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214564 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[3\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[3\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214564 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[4\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[4\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214564 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[5\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[5\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214564 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[6\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[6\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[7\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[7\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[8\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[8\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[9\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[9\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[10\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[10\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[11\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[11\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[12\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[12\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[13\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[13\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[14\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[14\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_latched\[15\] sdram_controller.vhd(427) " "Inferred latch for \"din_latched\[15\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_n_latched sdram_controller.vhd(427) " "Inferred latch for \"wr_n_latched\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_en_latched\[0\] sdram_controller.vhd(427) " "Inferred latch for \"byte_en_latched\[0\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_en_latched\[1\] sdram_controller.vhd(427) " "Inferred latch for \"byte_en_latched\[1\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[0\] sdram_controller.vhd(427) " "Inferred latch for \"addr_col_latched\[0\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[1\] sdram_controller.vhd(427) " "Inferred latch for \"addr_col_latched\[1\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214565 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[2\] sdram_controller.vhd(427) " "Inferred latch for \"addr_col_latched\[2\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[3\] sdram_controller.vhd(427) " "Inferred latch for \"addr_col_latched\[3\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[4\] sdram_controller.vhd(427) " "Inferred latch for \"addr_col_latched\[4\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[5\] sdram_controller.vhd(427) " "Inferred latch for \"addr_col_latched\[5\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[6\] sdram_controller.vhd(427) " "Inferred latch for \"addr_col_latched\[6\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[7\] sdram_controller.vhd(427) " "Inferred latch for \"addr_col_latched\[7\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[8\] sdram_controller.vhd(427) " "Inferred latch for \"addr_col_latched\[8\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_col_latched\[9\] sdram_controller.vhd(427) " "Inferred latch for \"addr_col_latched\[9\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[0\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[0\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[1\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[1\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[2\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[2\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[3\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[3\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[4\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[4\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[5\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[5\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[6\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[6\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[7\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[7\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[8\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[8\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214566 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[9\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[9\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214567 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[10\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[10\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214567 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[11\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[11\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214567 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_row_latched\[12\] sdram_controller.vhd(427) " "Inferred latch for \"addr_row_latched\[12\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214567 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bank_latched\[0\] sdram_controller.vhd(427) " "Inferred latch for \"addr_bank_latched\[0\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214567 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_bank_latched\[1\] sdram_controller.vhd(427) " "Inferred latch for \"addr_bank_latched\[1\]\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214567 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refresh_postponed_next sdram_controller.vhd(427) " "Inferred latch for \"refresh_postponed_next\" at sdram_controller.vhd(427)" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 427 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828214567 "|DE10_Replica1|sdram_controller:sdram_inst"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "simple_clock_switch:csw\|Mux0 " "Found clock multiplexer simple_clock_switch:csw\|Mux0" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd" 32 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1770828214766 "|DE10_Replica1|simple_clock_switch:csw|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1770828214766 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Replica1_CORE:ap1\|WOZMON65:\\woz65:rom\|rom " "RAM logic \"Replica1_CORE:ap1\|WOZMON65:\\woz65:rom\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" "rom" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1770828214892 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1770828214892 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1770828215656 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[1\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[1\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO\[14\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO\[15\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO\[16\]\" and its non-tri-state driver." {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770828215702 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1770828215702 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770828215703 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1770828215703 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[3\] GND pin " "The pin \"ARDUINO_IO\[3\]\" is fed by GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[4\] GND pin " "The pin \"ARDUINO_IO\[4\]\" is fed by GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[11\] GND pin " "The pin \"ARDUINO_IO\[11\]\" is fed by GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[13\] GND pin " "The pin \"ARDUINO_IO\[13\]\" is fed by GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1770828215703 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[9\] GND pin " "The pin \"GPIO\[9\]\" is fed by GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1770828215703 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1770828215703 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sdram_controller:sdram_inst\|sdram_dq_next\[0\] sdram_controller:sdram_inst\|debug_dq_0 " "Converted the fan-out from the tri-state buffer \"sdram_controller:sdram_inst\|sdram_dq_next\[0\]\" to the node \"sdram_controller:sdram_inst\|debug_dq_0\" into an OR gate" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 337 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1770828215705 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1770828215705 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 684 -1 0 } } { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 87 -1 0 } } { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 45 -1 0 } } { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 105 -1 0 } } { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 74 -1 0 } } { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1770828215707 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1770828215707 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[1\]~synth " "Node \"ARDUINO_IO\[1\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[12\]~synth " "Node \"GPIO\[12\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[14\]~synth " "Node \"GPIO\[14\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[15\]~synth " "Node \"GPIO\[15\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[16\]~synth " "Node \"GPIO\[16\]~synth\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828216035 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1770828216035 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770828216037 "|DE10_Replica1|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1770828216037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770828216096 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Replica1_CORE:ap1\|pia_uart:pia\|tx_strobe_n High " "Register Replica1_CORE:ap1\|pia_uart:pia\|tx_strobe_n will power up to High" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1770828216165 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1770828216165 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770828217546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770828217895 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770828217895 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "main_clock_altpll.v" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "main_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 157 0 0 } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 412 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1770828218008 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770828218082 "|DE10_Replica1|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1770828218082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1597 " "Implemented 1597 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770828218083 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770828218083 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1770828218083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1363 " "Implemented 1363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770828218083 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1770828218083 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1770828218083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770828218083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770828218120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 17:43:38 2026 " "Processing ended: Wed Feb 11 17:43:38 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770828218120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770828218120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770828218120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770828218120 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1770828219761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770828219761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 17:43:39 2026 " "Processing started: Wed Feb 11 17:43:39 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770828219761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770828219761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Replica1 -c DE10_Replica1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Replica1 -c DE10_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770828219761 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770828219859 ""}
{ "Info" "0" "" "Project  = DE10_Replica1" {  } {  } 0 0 "Project  = DE10_Replica1" 0 0 "Fitter" 0 0 1770828219859 ""}
{ "Info" "0" "" "Revision = DE10_Replica1" {  } {  } 0 0 "Revision = DE10_Replica1" 0 0 "Fitter" 0 0 1770828219859 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1770828220175 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Replica1 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"DE10_Replica1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770828220198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770828220222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770828220222 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|wire_pll1_clk\[0\] 12 5 0 0 " "Implementing clock multiplication of 12, clock division of 5, and phase shift of 0 degrees (0 ps) for main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "main_clock_altpll.v" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v" 51 -1 0 } } { "" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1770828220259 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|wire_pll1_clk\[2\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "main_clock_altpll.v" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v" 51 -1 0 } } { "" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1770828220259 ""}  } { { "main_clock_altpll.v" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v" 51 -1 0 } } { "" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1770828220259 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1770828220359 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1770828220365 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770828220541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770828220541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770828220541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1770828220541 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1770828220541 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 3601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770828220544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 3603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770828220544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 3605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770828220544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 3607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770828220544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 3609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770828220544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 3611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770828220544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 3613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770828220544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 3615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1770828220544 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1770828220544 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1770828220545 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1770828220545 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1770828220545 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1770828220545 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770828220546 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1770828220606 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1770828221232 ""}
{ "Info" "ISTA_SDC_FOUND" "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.sdc " "Reading SDC File: '//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1770828221234 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_controller:sdram_inst\|state\[0\] " "Node: sdram_controller:sdram_inst\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_controller:sdram_inst\|din_latched\[0\] sdram_controller:sdram_inst\|state\[0\] " "Latch sdram_controller:sdram_inst\|din_latched\[0\] is being clocked by sdram_controller:sdram_inst\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828221242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1770828221242 "|DE10_Replica1|sdram_controller:sdram_inst|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PLP3 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PLP3 is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828221242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1770828221242 "|DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|pia_uart:pia\|data_out\[4\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Register Replica1_CORE:ap1\|pia_uart:pia\|data_out\[4\] is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828221242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1770828221242 "|DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fractional_clock_divider:uclk\|clk_i " "Node: fractional_clock_divider:uclk\|clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n fractional_clock_divider:uclk\|clk_i " "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n is being clocked by fractional_clock_divider:uclk\|clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828221242 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1770828221242 "|DE10_Replica1|fractional_clock_divider:uclk|clk_i"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1770828221248 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1770828221248 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1770828221248 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50 (Rise) clk_50 (Rise) setup and hold " "From clk_50 (Rise) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1770828221248 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1770828221248 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1770828221248 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1770828221248 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1770828221248 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1770828221248 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1770828221248 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770828221301 ""}  } { { "main_clock_altpll.v" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770828221301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770828221301 ""}  } { { "main_clock_altpll.v" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770828221301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fractional_clock_divider:uclk\|clk_i " "Destination node fractional_clock_divider:uclk\|clk_i" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1770828221302 ""}  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 3587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770828221302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]  " "Automatically promoted node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]~0 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]~0" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 1901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]~1 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]~1" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 1902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1770828221302 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770828221302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]  " "Automatically promoted node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|c " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|c" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|z " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|z" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|d " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|d" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.JSR2 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.JSR2" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.RTS4_RTI5 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.RTS4_RTI5" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PHA2 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PHA2" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.BRK2_JSR3 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.BRK2_JSR3" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PHP2_BRK4 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.PHP2_BRK4" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.BRK3_JSR4 " "Destination node Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.BRK3_JSR4" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221302 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1770828221302 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1770828221302 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770828221302 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fractional_clock_divider:uclk\|clk_i  " "Automatically promoted node fractional_clock_divider:uclk\|clk_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770828221303 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fractional_clock_divider:uclk\|clk_i~0 " "Destination node fractional_clock_divider:uclk\|clk_i~0" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 2508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1770828221303 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1770828221303 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770828221303 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_controller:sdram_inst\|Mux2~4  " "Automatically promoted node sdram_controller:sdram_inst\|Mux2~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770828221303 ""}  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd" 477 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 2472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770828221303 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_reset_n~0  " "Automatically promoted node cpu_reset_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1770828221303 ""}  } { { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 311 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 1473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1770828221303 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1770828221674 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770828221675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1770828221675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770828221676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770828221678 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1770828221680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1770828221680 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1770828221680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1770828221701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1770828221702 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1770828221702 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|pll1 clk\[2\] GPIO\[16\]~output " "PLL \"main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"GPIO\[16\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "main_clock_altpll.v" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "main_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 157 0 0 } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 412 0 0 } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1770828221780 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|pll1 clk\[2\] DRAM_CLK~output " "PLL \"main_clock:mclk\|altpll:altpll_component\|main_clock_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "main_clock_altpll.v" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "main_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd" 157 0 0 } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 412 0 0 } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1770828221784 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770828221846 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1770828221853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1770828222793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770828222907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1770828222924 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1770828223500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770828223500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1770828224165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1770828225006 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1770828225006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1770828225110 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1770828225110 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1770828225110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770828225112 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1770828225248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770828225265 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1770828225265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770828225651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770828225651 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1770828225651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770828226027 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770828226641 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1770828226882 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1770828226882 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "55 " "Following 55 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently enabled " "Pin ARDUINO_IO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently enabled " "Pin ARDUINO_IO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently enabled " "Pin GPIO\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently enabled " "Pin GPIO\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently enabled " "Pin GPIO\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently enabled " "Pin GPIO\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd" 58 0 0 } } { "temporary_test_loc" "" { Generic "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770828226886 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1770828226886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/output_files/DE10_Replica1.fit.smsg " "Generated suppressed messages file //wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/output_files/DE10_Replica1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1770828226979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6721 " "Peak virtual memory: 6721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770828227426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 17:43:47 2026 " "Processing ended: Wed Feb 11 17:43:47 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770828227426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770828227426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770828227426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770828227426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770828228696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770828228706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 17:43:48 2026 " "Processing started: Wed Feb 11 17:43:48 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770828228706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1770828228706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Replica1 -c DE10_Replica1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Replica1 -c DE10_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1770828228707 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1770828230075 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1770828230142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770828230699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 17:43:50 2026 " "Processing ended: Wed Feb 11 17:43:50 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770828230699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770828230699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770828230699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1770828230699 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1770828231310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1770828232111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770828232111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 17:43:51 2026 " "Processing started: Wed Feb 11 17:43:51 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770828232111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1770828232111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Replica1 -c DE10_Replica1 " "Command: quartus_sta DE10_Replica1 -c DE10_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1770828232111 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1770828232217 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1770828232779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770828232805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770828232805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1770828232982 ""}
{ "Info" "ISTA_SDC_FOUND" "//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.sdc " "Reading SDC File: '//wsl\$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1770828233020 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_controller:sdram_inst\|state\[0\] " "Node: sdram_controller:sdram_inst\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_controller:sdram_inst\|addr_col_latched\[6\] sdram_controller:sdram_inst\|state\[0\] " "Latch sdram_controller:sdram_inst\|addr_col_latched\[6\] is being clocked by sdram_controller:sdram_inst\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233031 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233031 "|DE10_Replica1|sdram_controller:sdram_inst|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.JMPIND4 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.JMPIND4 is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233031 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233031 "|DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|pia_uart:pia\|data_out\[5\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Register Replica1_CORE:ap1\|pia_uart:pia\|data_out\[5\] is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233031 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233031 "|DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fractional_clock_divider:uclk\|clk_i " "Node: fractional_clock_divider:uclk\|clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n fractional_clock_divider:uclk\|clk_i " "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n is being clocked by fractional_clock_divider:uclk\|clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233031 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233031 "|DE10_Replica1|fractional_clock_divider:uclk|clk_i"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1770828233034 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1770828233034 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770828233034 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50 (Rise) clk_50 (Rise) setup and hold " "From clk_50 (Rise) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1770828233034 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1770828233034 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1770828233035 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770828233052 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1770828233058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.455 " "Worst-case setup slack is 14.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.455               0.000 clk_50  " "   14.455               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770828233062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clk_50  " "    0.336               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770828233066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770828233070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770828233073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.500 " "Worst-case minimum pulse width slack is 9.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.500               0.000 clk_50  " "    9.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770828233077 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770828233088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1770828233105 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1770828233105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1770828233500 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_controller:sdram_inst\|state\[0\] " "Node: sdram_controller:sdram_inst\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_controller:sdram_inst\|addr_col_latched\[6\] sdram_controller:sdram_inst\|state\[0\] " "Latch sdram_controller:sdram_inst\|addr_col_latched\[6\] is being clocked by sdram_controller:sdram_inst\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233562 "|DE10_Replica1|sdram_controller:sdram_inst|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.JMPIND4 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.JMPIND4 is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233562 "|DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|pia_uart:pia\|data_out\[5\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Register Replica1_CORE:ap1\|pia_uart:pia\|data_out\[5\] is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233562 "|DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fractional_clock_divider:uclk\|clk_i " "Node: fractional_clock_divider:uclk\|clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n fractional_clock_divider:uclk\|clk_i " "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n is being clocked by fractional_clock_divider:uclk\|clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233562 "|DE10_Replica1|fractional_clock_divider:uclk|clk_i"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1770828233563 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1770828233563 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770828233563 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50 (Rise) clk_50 (Rise) setup and hold " "From clk_50 (Rise) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1770828233563 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1770828233563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.900 " "Worst-case setup slack is 14.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.900               0.000 clk_50  " "   14.900               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770828233572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 clk_50  " "    0.307               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770828233576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770828233580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770828233583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.554 " "Worst-case minimum pulse width slack is 9.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.554               0.000 clk_50  " "    9.554               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770828233586 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770828233596 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_controller:sdram_inst\|state\[0\] " "Node: sdram_controller:sdram_inst\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_controller:sdram_inst\|addr_col_latched\[6\] sdram_controller:sdram_inst\|state\[0\] " "Latch sdram_controller:sdram_inst\|addr_col_latched\[6\] is being clocked by sdram_controller:sdram_inst\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233694 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233694 "|DE10_Replica1|sdram_controller:sdram_inst|state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.JMPIND4 Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\] " "Register Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|mx65:mx65_inst\|state.JMPIND4 is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233694 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233694 "|DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Node: Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|pia_uart:pia\|data_out\[5\] Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\] " "Register Replica1_CORE:ap1\|pia_uart:pia\|data_out\[5\] is being clocked by Replica1_CORE:ap1\|CPU_MX65:\\gen_cpu0:c2:cpu\|cpu_clock_gen:clk\|count\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233694 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233694 "|DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:gen_cpu0:c2:cpu|cpu_clock_gen:clk|count[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fractional_clock_divider:uclk\|clk_i " "Node: fractional_clock_divider:uclk\|clk_i was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n fractional_clock_divider:uclk\|clk_i " "Register Replica1_CORE:ap1\|pia_uart:pia\|uart_receive:recv\|strobe_n is being clocked by fractional_clock_divider:uclk\|clk_i" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1770828233694 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1770828233694 "|DE10_Replica1|fractional_clock_divider:uclk|clk_i"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1770828233695 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mclk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1770828233695 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770828233695 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50 (Rise) clk_50 (Rise) setup and hold " "From clk_50 (Rise) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1770828233695 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1770828233695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.211 " "Worst-case setup slack is 17.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.211               0.000 clk_50  " "   17.211               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770828233710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk_50  " "    0.152               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770828233714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770828233717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770828233721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.245 " "Worst-case minimum pulse width slack is 9.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.245               0.000 clk_50  " "    9.245               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770828233725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770828233725 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770828234484 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770828234485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 29 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5029 " "Peak virtual memory: 5029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770828234558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 17:43:54 2026 " "Processing ended: Wed Feb 11 17:43:54 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770828234558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770828234558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770828234558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770828234558 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 213 s " "Quartus Prime Full Compilation was successful. 0 errors, 213 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770828235370 ""}
