
INA_GainDrainTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ff0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  08007190  08007190  00017190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007518  08007518  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08007518  08007518  00017518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007520  08007520  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007520  08007520  00017520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007524  08007524  00017524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007528  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  200001e0  08007708  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  08007708  00020348  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e9e  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000269a  00000000  00000000  000320ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000dd8  00000000  00000000  00034748  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c90  00000000  00000000  00035520  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000244c4  00000000  00000000  000361b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c7b5  00000000  00000000  0005a674  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3666  00000000  00000000  00066e29  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013a48f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045f4  00000000  00000000  0013a50c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007178 	.word	0x08007178

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08007178 	.word	0x08007178

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b972 	b.w	8000f54 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4688      	mov	r8, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14b      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4615      	mov	r5, r2
 8000c9a:	d967      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0720 	rsb	r7, r2, #32
 8000ca6:	fa01 f302 	lsl.w	r3, r1, r2
 8000caa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cae:	4095      	lsls	r5, r2
 8000cb0:	ea47 0803 	orr.w	r8, r7, r3
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cc0:	fa1f fc85 	uxth.w	ip, r5
 8000cc4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cc8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ccc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18eb      	adds	r3, r5, r3
 8000cd6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cda:	f080 811b 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8118 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000ce4:	3f02      	subs	r7, #2
 8000ce6:	442b      	add	r3, r5
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cf0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	192c      	adds	r4, r5, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000d10:	3802      	subs	r0, #2
 8000d12:	442c      	add	r4, r5
 8000d14:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d18:	eba4 040c 	sub.w	r4, r4, ip
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	4639      	mov	r1, r7
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0xbe>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80eb 	beq.w	8000f0e <__udivmoddi4+0x286>
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d3e:	4638      	mov	r0, r7
 8000d40:	4639      	mov	r1, r7
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f783 	clz	r7, r3
 8000d4a:	2f00      	cmp	r7, #0
 8000d4c:	d147      	bne.n	8000dde <__udivmoddi4+0x156>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xd0>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80fa 	bhi.w	8000f4c <__udivmoddi4+0x2c4>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	4698      	mov	r8, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d0e0      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000d66:	e9c6 4800 	strd	r4, r8, [r6]
 8000d6a:	e7dd      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000d6c:	b902      	cbnz	r2, 8000d70 <__udivmoddi4+0xe8>
 8000d6e:	deff      	udf	#255	; 0xff
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f040 808f 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d7a:	1b49      	subs	r1, r1, r5
 8000d7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d80:	fa1f f885 	uxth.w	r8, r5
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb08 f10c 	mul.w	r1, r8, ip
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9c:	18eb      	adds	r3, r5, r3
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4299      	cmp	r1, r3
 8000da6:	f200 80cd 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1a59      	subs	r1, r3, r1
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000db8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x14c>
 8000dc4:	192c      	adds	r4, r5, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x14a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80b6 	bhi.w	8000f3e <__udivmoddi4+0x2b6>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e79f      	b.n	8000d1e <__udivmoddi4+0x96>
 8000dde:	f1c7 0c20 	rsb	ip, r7, #32
 8000de2:	40bb      	lsls	r3, r7
 8000de4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000de8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dec:	fa01 f407 	lsl.w	r4, r1, r7
 8000df0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000df4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000df8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dfc:	4325      	orrs	r5, r4
 8000dfe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e02:	0c2c      	lsrs	r4, r5, #16
 8000e04:	fb08 3319 	mls	r3, r8, r9, r3
 8000e08:	fa1f fa8e 	uxth.w	sl, lr
 8000e0c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e10:	fb09 f40a 	mul.w	r4, r9, sl
 8000e14:	429c      	cmp	r4, r3
 8000e16:	fa02 f207 	lsl.w	r2, r2, r7
 8000e1a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1e 0303 	adds.w	r3, lr, r3
 8000e24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e28:	f080 8087 	bcs.w	8000f3a <__udivmoddi4+0x2b2>
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	f240 8084 	bls.w	8000f3a <__udivmoddi4+0x2b2>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4473      	add	r3, lr
 8000e38:	1b1b      	subs	r3, r3, r4
 8000e3a:	b2ad      	uxth	r5, r5
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3310 	mls	r3, r8, r0, r3
 8000e44:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e48:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e4c:	45a2      	cmp	sl, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1e 0404 	adds.w	r4, lr, r4
 8000e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e58:	d26b      	bcs.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5a:	45a2      	cmp	sl, r4
 8000e5c:	d969      	bls.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4474      	add	r4, lr
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6a:	eba4 040a 	sub.w	r4, r4, sl
 8000e6e:	454c      	cmp	r4, r9
 8000e70:	46c2      	mov	sl, r8
 8000e72:	464b      	mov	r3, r9
 8000e74:	d354      	bcc.n	8000f20 <__udivmoddi4+0x298>
 8000e76:	d051      	beq.n	8000f1c <__udivmoddi4+0x294>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d069      	beq.n	8000f50 <__udivmoddi4+0x2c8>
 8000e7c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e80:	eb64 0403 	sbc.w	r4, r4, r3
 8000e84:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e88:	40fd      	lsrs	r5, r7
 8000e8a:	40fc      	lsrs	r4, r7
 8000e8c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e90:	e9c6 5400 	strd	r5, r4, [r6]
 8000e94:	2700      	movs	r7, #0
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f703 	lsr.w	r7, r0, r3
 8000ea0:	4095      	lsls	r5, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eaa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eae:	4338      	orrs	r0, r7
 8000eb0:	0c01      	lsrs	r1, r0, #16
 8000eb2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eb6:	fa1f f885 	uxth.w	r8, r5
 8000eba:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb07 f308 	mul.w	r3, r7, r8
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x256>
 8000ece:	1869      	adds	r1, r5, r1
 8000ed0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ed4:	d22f      	bcs.n	8000f36 <__udivmoddi4+0x2ae>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d92d      	bls.n	8000f36 <__udivmoddi4+0x2ae>
 8000eda:	3f02      	subs	r7, #2
 8000edc:	4429      	add	r1, r5
 8000ede:	1acb      	subs	r3, r1, r3
 8000ee0:	b281      	uxth	r1, r0
 8000ee2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eee:	fb00 f308 	mul.w	r3, r0, r8
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x27e>
 8000ef6:	1869      	adds	r1, r5, r1
 8000ef8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efc:	d217      	bcs.n	8000f2e <__udivmoddi4+0x2a6>
 8000efe:	428b      	cmp	r3, r1
 8000f00:	d915      	bls.n	8000f2e <__udivmoddi4+0x2a6>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4429      	add	r1, r5
 8000f06:	1ac9      	subs	r1, r1, r3
 8000f08:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f0c:	e73b      	b.n	8000d86 <__udivmoddi4+0xfe>
 8000f0e:	4637      	mov	r7, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e709      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f14:	4607      	mov	r7, r0
 8000f16:	e6e7      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f18:	4618      	mov	r0, r3
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f1c:	4541      	cmp	r1, r8
 8000f1e:	d2ab      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f20:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f24:	eb69 020e 	sbc.w	r2, r9, lr
 8000f28:	3801      	subs	r0, #1
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	e7a4      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f2e:	4660      	mov	r0, ip
 8000f30:	e7e9      	b.n	8000f06 <__udivmoddi4+0x27e>
 8000f32:	4618      	mov	r0, r3
 8000f34:	e795      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f36:	4667      	mov	r7, ip
 8000f38:	e7d1      	b.n	8000ede <__udivmoddi4+0x256>
 8000f3a:	4681      	mov	r9, r0
 8000f3c:	e77c      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	442c      	add	r4, r5
 8000f42:	e747      	b.n	8000dd4 <__udivmoddi4+0x14c>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	442b      	add	r3, r5
 8000f4a:	e72f      	b.n	8000dac <__udivmoddi4+0x124>
 8000f4c:	4638      	mov	r0, r7
 8000f4e:	e708      	b.n	8000d62 <__udivmoddi4+0xda>
 8000f50:	4637      	mov	r7, r6
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0xa0>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <_write>:
				 printf("string\r\n");
				 or
				 printf("Variable 1: %d\r\n, var1); to get the variable printed
--------------------------------------------------------------------------------------------------*/
int _write(int file, char *data, int len)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
	if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d00a      	beq.n	8000f80 <_write+0x28>
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d007      	beq.n	8000f80 <_write+0x28>
	{
		errno = EBADF;
 8000f70:	f003 fd04 	bl	800497c <__errno>
 8000f74:	4602      	mov	r2, r0
 8000f76:	2309      	movs	r3, #9
 8000f78:	6013      	str	r3, [r2, #0]
		return -1;
 8000f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7e:	e010      	b.n	8000fa2 <_write+0x4a>
	}
	// arbitrary timeout 1000
	HAL_StatusTypeDef status = HAL_UART_Transmit(huart_Generic, (uint8_t*) data, len, 1000);
 8000f80:	4b0a      	ldr	r3, [pc, #40]	; (8000fac <_write+0x54>)
 8000f82:	6818      	ldr	r0, [r3, #0]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f8c:	68b9      	ldr	r1, [r7, #8]
 8000f8e:	f003 f8a1 	bl	80040d4 <HAL_UART_Transmit>
 8000f92:	4603      	mov	r3, r0
 8000f94:	75fb      	strb	r3, [r7, #23]

	// return # of bytes written - as best we can tell
	return (status == HAL_OK ? len : 0);
 8000f96:	7dfb      	ldrb	r3, [r7, #23]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d101      	bne.n	8000fa0 <_write+0x48>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	e000      	b.n	8000fa2 <_write+0x4a>
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3718      	adds	r7, #24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20000000 	.word	0x20000000

08000fb0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb6:	f107 030c 	add.w	r3, r7, #12
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
 8000fc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc6:	4b1d      	ldr	r3, [pc, #116]	; (800103c <MX_GPIO_Init+0x8c>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fca:	4a1c      	ldr	r2, [pc, #112]	; (800103c <MX_GPIO_Init+0x8c>)
 8000fcc:	f043 0304 	orr.w	r3, r3, #4
 8000fd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fd2:	4b1a      	ldr	r3, [pc, #104]	; (800103c <MX_GPIO_Init+0x8c>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd6:	f003 0304 	and.w	r3, r3, #4
 8000fda:	60bb      	str	r3, [r7, #8]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fde:	4b17      	ldr	r3, [pc, #92]	; (800103c <MX_GPIO_Init+0x8c>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe2:	4a16      	ldr	r2, [pc, #88]	; (800103c <MX_GPIO_Init+0x8c>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fea:	4b14      	ldr	r3, [pc, #80]	; (800103c <MX_GPIO_Init+0x8c>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff6:	4b11      	ldr	r3, [pc, #68]	; (800103c <MX_GPIO_Init+0x8c>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffa:	4a10      	ldr	r2, [pc, #64]	; (800103c <MX_GPIO_Init+0x8c>)
 8000ffc:	f043 0302 	orr.w	r3, r3, #2
 8001000:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001002:	4b0e      	ldr	r3, [pc, #56]	; (800103c <MX_GPIO_Init+0x8c>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001006:	f003 0302 	and.w	r3, r3, #2
 800100a:	603b      	str	r3, [r7, #0]
 800100c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ChannelSelect_GPIO_Port, ChannelSelect_Pin, GPIO_PIN_RESET);
 800100e:	2200      	movs	r2, #0
 8001010:	2120      	movs	r1, #32
 8001012:	480b      	ldr	r0, [pc, #44]	; (8001040 <MX_GPIO_Init+0x90>)
 8001014:	f001 f90a 	bl	800222c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ChannelSelect_Pin;
 8001018:	2320      	movs	r3, #32
 800101a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800101c:	2301      	movs	r3, #1
 800101e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001024:	2300      	movs	r3, #0
 8001026:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ChannelSelect_GPIO_Port, &GPIO_InitStruct);
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	4619      	mov	r1, r3
 800102e:	4804      	ldr	r0, [pc, #16]	; (8001040 <MX_GPIO_Init+0x90>)
 8001030:	f000 ff6a 	bl	8001f08 <HAL_GPIO_Init>

}
 8001034:	bf00      	nop
 8001036:	3720      	adds	r7, #32
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40021000 	.word	0x40021000
 8001040:	48000400 	.word	0x48000400

08001044 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001048:	4b1b      	ldr	r3, [pc, #108]	; (80010b8 <MX_I2C1_Init+0x74>)
 800104a:	4a1c      	ldr	r2, [pc, #112]	; (80010bc <MX_I2C1_Init+0x78>)
 800104c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 800104e:	4b1a      	ldr	r3, [pc, #104]	; (80010b8 <MX_I2C1_Init+0x74>)
 8001050:	4a1b      	ldr	r2, [pc, #108]	; (80010c0 <MX_I2C1_Init+0x7c>)
 8001052:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001054:	4b18      	ldr	r3, [pc, #96]	; (80010b8 <MX_I2C1_Init+0x74>)
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800105a:	4b17      	ldr	r3, [pc, #92]	; (80010b8 <MX_I2C1_Init+0x74>)
 800105c:	2201      	movs	r2, #1
 800105e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001060:	4b15      	ldr	r3, [pc, #84]	; (80010b8 <MX_I2C1_Init+0x74>)
 8001062:	2200      	movs	r2, #0
 8001064:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001066:	4b14      	ldr	r3, [pc, #80]	; (80010b8 <MX_I2C1_Init+0x74>)
 8001068:	2200      	movs	r2, #0
 800106a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800106c:	4b12      	ldr	r3, [pc, #72]	; (80010b8 <MX_I2C1_Init+0x74>)
 800106e:	2200      	movs	r2, #0
 8001070:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001072:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <MX_I2C1_Init+0x74>)
 8001074:	2200      	movs	r2, #0
 8001076:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001078:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <MX_I2C1_Init+0x74>)
 800107a:	2200      	movs	r2, #0
 800107c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800107e:	480e      	ldr	r0, [pc, #56]	; (80010b8 <MX_I2C1_Init+0x74>)
 8001080:	f001 f906 	bl	8002290 <HAL_I2C_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800108a:	f000 fc15 	bl	80018b8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800108e:	2100      	movs	r1, #0
 8001090:	4809      	ldr	r0, [pc, #36]	; (80010b8 <MX_I2C1_Init+0x74>)
 8001092:	f001 fd57 	bl	8002b44 <HAL_I2CEx_ConfigAnalogFilter>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800109c:	f000 fc0c 	bl	80018b8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010a0:	2100      	movs	r1, #0
 80010a2:	4805      	ldr	r0, [pc, #20]	; (80010b8 <MX_I2C1_Init+0x74>)
 80010a4:	f001 fd99 	bl	8002bda <HAL_I2CEx_ConfigDigitalFilter>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010ae:	f000 fc03 	bl	80018b8 <Error_Handler>
  }

}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000254 	.word	0x20000254
 80010bc:	40005400 	.word	0x40005400
 80010c0:	00303d5b 	.word	0x00303d5b

080010c4 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 80010c8:	4b1b      	ldr	r3, [pc, #108]	; (8001138 <MX_I2C3_Init+0x74>)
 80010ca:	4a1c      	ldr	r2, [pc, #112]	; (800113c <MX_I2C3_Init+0x78>)
 80010cc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00303D5B;
 80010ce:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <MX_I2C3_Init+0x74>)
 80010d0:	4a1b      	ldr	r2, [pc, #108]	; (8001140 <MX_I2C3_Init+0x7c>)
 80010d2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80010d4:	4b18      	ldr	r3, [pc, #96]	; (8001138 <MX_I2C3_Init+0x74>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010da:	4b17      	ldr	r3, [pc, #92]	; (8001138 <MX_I2C3_Init+0x74>)
 80010dc:	2201      	movs	r2, #1
 80010de:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010e0:	4b15      	ldr	r3, [pc, #84]	; (8001138 <MX_I2C3_Init+0x74>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80010e6:	4b14      	ldr	r3, [pc, #80]	; (8001138 <MX_I2C3_Init+0x74>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010ec:	4b12      	ldr	r3, [pc, #72]	; (8001138 <MX_I2C3_Init+0x74>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010f2:	4b11      	ldr	r3, [pc, #68]	; (8001138 <MX_I2C3_Init+0x74>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010f8:	4b0f      	ldr	r3, [pc, #60]	; (8001138 <MX_I2C3_Init+0x74>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80010fe:	480e      	ldr	r0, [pc, #56]	; (8001138 <MX_I2C3_Init+0x74>)
 8001100:	f001 f8c6 	bl	8002290 <HAL_I2C_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800110a:	f000 fbd5 	bl	80018b8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800110e:	2100      	movs	r1, #0
 8001110:	4809      	ldr	r0, [pc, #36]	; (8001138 <MX_I2C3_Init+0x74>)
 8001112:	f001 fd17 	bl	8002b44 <HAL_I2CEx_ConfigAnalogFilter>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800111c:	f000 fbcc 	bl	80018b8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001120:	2100      	movs	r1, #0
 8001122:	4805      	ldr	r0, [pc, #20]	; (8001138 <MX_I2C3_Init+0x74>)
 8001124:	f001 fd59 	bl	8002bda <HAL_I2CEx_ConfigDigitalFilter>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800112e:	f000 fbc3 	bl	80018b8 <Error_Handler>
  }

}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000208 	.word	0x20000208
 800113c:	40005c00 	.word	0x40005c00
 8001140:	00303d5b 	.word	0x00303d5b

08001144 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08c      	sub	sp, #48	; 0x30
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 031c 	add.w	r3, r7, #28
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a2e      	ldr	r2, [pc, #184]	; (800121c <HAL_I2C_MspInit+0xd8>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d128      	bne.n	80011b8 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001166:	4b2e      	ldr	r3, [pc, #184]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 8001168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800116a:	4a2d      	ldr	r2, [pc, #180]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 800116c:	f043 0302 	orr.w	r3, r3, #2
 8001170:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001172:	4b2b      	ldr	r3, [pc, #172]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 8001174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	61bb      	str	r3, [r7, #24]
 800117c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800117e:	23c0      	movs	r3, #192	; 0xc0
 8001180:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001182:	2312      	movs	r3, #18
 8001184:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001186:	2301      	movs	r3, #1
 8001188:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800118a:	2303      	movs	r3, #3
 800118c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800118e:	2304      	movs	r3, #4
 8001190:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001192:	f107 031c 	add.w	r3, r7, #28
 8001196:	4619      	mov	r1, r3
 8001198:	4822      	ldr	r0, [pc, #136]	; (8001224 <HAL_I2C_MspInit+0xe0>)
 800119a:	f000 feb5 	bl	8001f08 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800119e:	4b20      	ldr	r3, [pc, #128]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 80011a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011a2:	4a1f      	ldr	r2, [pc, #124]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 80011a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80011a8:	6593      	str	r3, [r2, #88]	; 0x58
 80011aa:	4b1d      	ldr	r3, [pc, #116]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 80011ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011b2:	617b      	str	r3, [r7, #20]
 80011b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80011b6:	e02c      	b.n	8001212 <HAL_I2C_MspInit+0xce>
  else if(i2cHandle->Instance==I2C3)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a1a      	ldr	r2, [pc, #104]	; (8001228 <HAL_I2C_MspInit+0xe4>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d127      	bne.n	8001212 <HAL_I2C_MspInit+0xce>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c2:	4b17      	ldr	r3, [pc, #92]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 80011c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c6:	4a16      	ldr	r2, [pc, #88]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 80011c8:	f043 0304 	orr.w	r3, r3, #4
 80011cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ce:	4b14      	ldr	r3, [pc, #80]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 80011d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011d2:	f003 0304 	and.w	r3, r3, #4
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011da:	2303      	movs	r3, #3
 80011dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011de:	2312      	movs	r3, #18
 80011e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011e2:	2301      	movs	r3, #1
 80011e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e6:	2303      	movs	r3, #3
 80011e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80011ea:	2304      	movs	r3, #4
 80011ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ee:	f107 031c 	add.w	r3, r7, #28
 80011f2:	4619      	mov	r1, r3
 80011f4:	480d      	ldr	r0, [pc, #52]	; (800122c <HAL_I2C_MspInit+0xe8>)
 80011f6:	f000 fe87 	bl	8001f08 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80011fa:	4b09      	ldr	r3, [pc, #36]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 80011fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011fe:	4a08      	ldr	r2, [pc, #32]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 8001200:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001204:	6593      	str	r3, [r2, #88]	; 0x58
 8001206:	4b06      	ldr	r3, [pc, #24]	; (8001220 <HAL_I2C_MspInit+0xdc>)
 8001208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800120a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
}
 8001212:	bf00      	nop
 8001214:	3730      	adds	r7, #48	; 0x30
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40005400 	.word	0x40005400
 8001220:	40021000 	.word	0x40021000
 8001224:	48000400 	.word	0x48000400
 8001228:	40005c00 	.word	0x40005c00
 800122c:	48000800 	.word	0x48000800

08001230 <INA226_ReadReg>:
ina226 ina_battery;
ina226 ina_cell;


static uint16_t INA226_ReadReg(ina226 *device, uint8_t regaddr)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af02      	add	r7, sp, #8
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	70fb      	strb	r3, [r7, #3]
	uint8_t pData[3] = {0};
 800123c:	f107 0308 	add.w	r3, r7, #8
 8001240:	2100      	movs	r1, #0
 8001242:	460a      	mov	r2, r1
 8001244:	801a      	strh	r2, [r3, #0]
 8001246:	460a      	mov	r2, r1
 8001248:	709a      	strb	r2, [r3, #2]

	/* Select configuration register */
	pData[0] = regaddr;
 800124a:	78fb      	ldrb	r3, [r7, #3]
 800124c:	723b      	strb	r3, [r7, #8]

	uint32_t timeOutCounter = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
	while(HAL_I2C_Master_Transmit(device->hi2c, device->i2c_address << 1, pData, 1, 1000) != HAL_OK)
 8001252:	e007      	b.n	8001264 <INA226_ReadReg+0x34>
	{
		if (timeOutCounter > 100)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	2b64      	cmp	r3, #100	; 0x64
 8001258:	d901      	bls.n	800125e <INA226_ReadReg+0x2e>
		{
			return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e03c      	b.n	80012d8 <INA226_ReadReg+0xa8>
		}
		timeOutCounter++;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	3301      	adds	r3, #1
 8001262:	60fb      	str	r3, [r7, #12]
	while(HAL_I2C_Master_Transmit(device->hi2c, device->i2c_address << 1, pData, 1, 1000) != HAL_OK)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	68d8      	ldr	r0, [r3, #12]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	b29b      	uxth	r3, r3
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	b299      	uxth	r1, r3
 8001272:	f107 0208 	add.w	r2, r7, #8
 8001276:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800127a:	9300      	str	r3, [sp, #0]
 800127c:	2301      	movs	r3, #1
 800127e:	f001 f897 	bl	80023b0 <HAL_I2C_Master_Transmit>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d1e5      	bne.n	8001254 <INA226_ReadReg+0x24>
	}
	timeOutCounter = 0;
 8001288:	2300      	movs	r3, #0
 800128a:	60fb      	str	r3, [r7, #12]
	/* Read register */
	while(HAL_I2C_Master_Receive(device->hi2c, device->i2c_address << 1 | 0x01, pData, 2, 1000) != HAL_OK)
 800128c:	e007      	b.n	800129e <INA226_ReadReg+0x6e>
	{
		if (timeOutCounter > 100)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2b64      	cmp	r3, #100	; 0x64
 8001292:	d901      	bls.n	8001298 <INA226_ReadReg+0x68>
		{
			return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e01f      	b.n	80012d8 <INA226_ReadReg+0xa8>
		}
		timeOutCounter++;
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	3301      	adds	r3, #1
 800129c:	60fb      	str	r3, [r7, #12]
	while(HAL_I2C_Master_Receive(device->hi2c, device->i2c_address << 1 | 0x01, pData, 2, 1000) != HAL_OK)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	68d8      	ldr	r0, [r3, #12]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	b21b      	sxth	r3, r3
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	b21b      	sxth	r3, r3
 80012b0:	b299      	uxth	r1, r3
 80012b2:	f107 0208 	add.w	r2, r7, #8
 80012b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	2302      	movs	r3, #2
 80012be:	f001 f96b 	bl	8002598 <HAL_I2C_Master_Receive>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1e2      	bne.n	800128e <INA226_ReadReg+0x5e>
	}

	return (pData[0] << 8) + pData[1];
 80012c8:	7a3b      	ldrb	r3, [r7, #8]
 80012ca:	b29b      	uxth	r3, r3
 80012cc:	021b      	lsls	r3, r3, #8
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	7a7b      	ldrb	r3, [r7, #9]
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	4413      	add	r3, r2
 80012d6:	b29b      	uxth	r3, r3
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3710      	adds	r7, #16
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <INA226_WriteReg>:

static uint8_t INA226_WriteReg(ina226 *device, uint8_t regaddr, uint16_t value)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af02      	add	r7, sp, #8
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	460b      	mov	r3, r1
 80012ea:	70fb      	strb	r3, [r7, #3]
 80012ec:	4613      	mov	r3, r2
 80012ee:	803b      	strh	r3, [r7, #0]
    /* Prepare the 3 byte buffer */
    uint8_t buf[3];
    buf[0] = regaddr;
 80012f0:	78fb      	ldrb	r3, [r7, #3]
 80012f2:	723b      	strb	r3, [r7, #8]
    buf[1] = value >> 8;
 80012f4:	883b      	ldrh	r3, [r7, #0]
 80012f6:	0a1b      	lsrs	r3, r3, #8
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	727b      	strb	r3, [r7, #9]
    buf[2] = value & 0xFF;
 80012fe:	883b      	ldrh	r3, [r7, #0]
 8001300:	b2db      	uxtb	r3, r3
 8001302:	72bb      	strb	r3, [r7, #10]

    uint32_t timeOutCounter = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
	/* Write register */
    while(HAL_I2C_Master_Transmit(device->hi2c, device->i2c_address << 1, buf, 3, 1000) != HAL_OK)
 8001308:	e007      	b.n	800131a <INA226_WriteReg+0x3a>
    {
    	if (timeOutCounter > 100) //todo 100 timeout too long?
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2b64      	cmp	r3, #100	; 0x64
 800130e:	d901      	bls.n	8001314 <INA226_WriteReg+0x34>
		{
			return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e015      	b.n	8001340 <INA226_WriteReg+0x60>
		}

		timeOutCounter++;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	3301      	adds	r3, #1
 8001318:	60fb      	str	r3, [r7, #12]
    while(HAL_I2C_Master_Transmit(device->hi2c, device->i2c_address << 1, buf, 3, 1000) != HAL_OK)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	68d8      	ldr	r0, [r3, #12]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	b29b      	uxth	r3, r3
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	b299      	uxth	r1, r3
 8001328:	f107 0208 	add.w	r2, r7, #8
 800132c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	2303      	movs	r3, #3
 8001334:	f001 f83c 	bl	80023b0 <HAL_I2C_Master_Transmit>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1e5      	bne.n	800130a <INA226_WriteReg+0x2a>
    }
    return HAL_OK;
 800133e:	2300      	movs	r3, #0
//	twi_master_transfer(device->i2c_address << 1, buf, 3, TWI_ISSUE_STOP);
}
 8001340:	4618      	mov	r0, r3
 8001342:	3710      	adds	r7, #16
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <INA226_InitDevice>:

void INA226_InitDevice(ina226 *device, I2C_HandleTypeDef *hi2c, uint8_t address, int alertpin)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	603b      	str	r3, [r7, #0]
 8001354:	4613      	mov	r3, r2
 8001356:	71fb      	strb	r3, [r7, #7]
    /* Store the parameters */
	device->hi2c = hi2c;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	68ba      	ldr	r2, [r7, #8]
 800135c:	60da      	str	r2, [r3, #12]
	device->i2c_address = address;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	79fa      	ldrb	r2, [r7, #7]
 8001362:	701a      	strb	r2, [r3, #0]
	device->alert_pin = alertpin;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	683a      	ldr	r2, [r7, #0]
 8001368:	605a      	str	r2, [r3, #4]

	/* Input no Pull-up */
    //nrf_gpio_cfg_input(device->alert_pin, NRF_GPIO_PIN_NOPULL);

    /* Reset the chip */
	INA226_WriteReg(device, INA226_REG_CONFIGURATION, INA226_CONFIGURATION__RST);
 800136a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800136e:	2100      	movs	r1, #0
 8001370:	68f8      	ldr	r0, [r7, #12]
 8001372:	f7ff ffb5 	bl	80012e0 <INA226_WriteReg>
}
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <INA226_Enable>:
    /* Write the configuration value */
    INA226_WriteReg(device, INA226_REG_CONFIGURATION, reg);
}

void INA226_Enable(ina226 *device)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	b084      	sub	sp, #16
 8001382:	af00      	add	r7, sp, #0
 8001384:	6078      	str	r0, [r7, #4]
    /* Set the MODE bits of the configuration registerv */
    uint16_t reg;
    reg = INA226_ReadReg(device, INA226_REG_CONFIGURATION);
 8001386:	2100      	movs	r1, #0
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7ff ff51 	bl	8001230 <INA226_ReadReg>
 800138e:	4603      	mov	r3, r0
 8001390:	81fb      	strh	r3, [r7, #14]
    reg |= INA226_CONFIGURATION__MODE_MASK;
 8001392:	89fb      	ldrh	r3, [r7, #14]
 8001394:	f043 0307 	orr.w	r3, r3, #7
 8001398:	81fb      	strh	r3, [r7, #14]

    /* Write the configuration value */
    INA226_WriteReg(device, INA226_REG_CONFIGURATION, reg);
 800139a:	89fb      	ldrh	r3, [r7, #14]
 800139c:	461a      	mov	r2, r3
 800139e:	2100      	movs	r1, #0
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff ff9d 	bl	80012e0 <INA226_WriteReg>
}
 80013a6:	bf00      	nop
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <INA226_Calibrate>:

void INA226_Calibrate(ina226 *device, float r_shunt, float max_current)
{
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b089      	sub	sp, #36	; 0x24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	ed87 0a02 	vstr	s0, [r7, #8]
 80013bc:	edc7 0a01 	vstr	s1, [r7, #4]
    /* Compute the current LSB as max_expected_current/2**15 */
    float current_lsb = max_current / (1 << 15); // Max current / 32768
 80013c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80013c4:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8001478 <INA226_Calibrate+0xc8>
 80013c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013cc:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Compute calibration register as 0.00512 / (current_lsb * r_shunt) */
    float calib = 0.00512 / (current_lsb * r_shunt);
 80013d0:	ed97 7a07 	vldr	s14, [r7, #28]
 80013d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80013d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013dc:	ee17 0a90 	vmov	r0, s15
 80013e0:	f7ff f8ba 	bl	8000558 <__aeabi_f2d>
 80013e4:	4603      	mov	r3, r0
 80013e6:	460c      	mov	r4, r1
 80013e8:	461a      	mov	r2, r3
 80013ea:	4623      	mov	r3, r4
 80013ec:	a120      	add	r1, pc, #128	; (adr r1, 8001470 <INA226_Calibrate+0xc0>)
 80013ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013f2:	f7ff fa33 	bl	800085c <__aeabi_ddiv>
 80013f6:	4603      	mov	r3, r0
 80013f8:	460c      	mov	r4, r1
 80013fa:	4618      	mov	r0, r3
 80013fc:	4621      	mov	r1, r4
 80013fe:	f7ff fbdb 	bl	8000bb8 <__aeabi_d2f>
 8001402:	4603      	mov	r3, r0
 8001404:	61bb      	str	r3, [r7, #24]

    /* Register is a 16bit unsigned integer, thus convert and round above */
    uint16_t calib_reg = (uint16_t) floorf(calib);
 8001406:	ed97 0a06 	vldr	s0, [r7, #24]
 800140a:	f005 fe73 	bl	80070f4 <floorf>
 800140e:	eef0 7a40 	vmov.f32	s15, s0
 8001412:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001416:	ee17 3a90 	vmov	r3, s15
 800141a:	82fb      	strh	r3, [r7, #22]

    /* Re-compute and store real current LSB */
    device->current_lsb = 0.00512 / (r_shunt * calib_reg);
 800141c:	8afb      	ldrh	r3, [r7, #22]
 800141e:	ee07 3a90 	vmov	s15, r3
 8001422:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001426:	edd7 7a02 	vldr	s15, [r7, #8]
 800142a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800142e:	ee17 0a90 	vmov	r0, s15
 8001432:	f7ff f891 	bl	8000558 <__aeabi_f2d>
 8001436:	4603      	mov	r3, r0
 8001438:	460c      	mov	r4, r1
 800143a:	461a      	mov	r2, r3
 800143c:	4623      	mov	r3, r4
 800143e:	a10c      	add	r1, pc, #48	; (adr r1, 8001470 <INA226_Calibrate+0xc0>)
 8001440:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001444:	f7ff fa0a 	bl	800085c <__aeabi_ddiv>
 8001448:	4603      	mov	r3, r0
 800144a:	460c      	mov	r4, r1
 800144c:	4618      	mov	r0, r3
 800144e:	4621      	mov	r1, r4
 8001450:	f7ff fbb2 	bl	8000bb8 <__aeabi_d2f>
 8001454:	4602      	mov	r2, r0
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	609a      	str	r2, [r3, #8]

    /* Write calibration */
    INA226_WriteReg(device, INA226_REG_CALIBRATION, calib_reg);
 800145a:	8afb      	ldrh	r3, [r7, #22]
 800145c:	461a      	mov	r2, r3
 800145e:	2105      	movs	r1, #5
 8001460:	68f8      	ldr	r0, [r7, #12]
 8001462:	f7ff ff3d 	bl	80012e0 <INA226_WriteReg>
}
 8001466:	bf00      	nop
 8001468:	3724      	adds	r7, #36	; 0x24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd90      	pop	{r4, r7, pc}
 800146e:	bf00      	nop
 8001470:	88e368f1 	.word	0x88e368f1
 8001474:	3f74f8b5 	.word	0x3f74f8b5
 8001478:	47000000 	.word	0x47000000

0800147c <INA226_Configure>:

void INA226_Configure(ina226 *device, ina226_sampling_period_t period, ina226_averaging_factor_t average)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	460b      	mov	r3, r1
 8001486:	70fb      	strb	r3, [r7, #3]
 8001488:	4613      	mov	r3, r2
 800148a:	70bb      	strb	r3, [r7, #2]
	// |     |   |   |   |      |      |      |       |       |       |      |      |      |     |     |     |
	// | RST | - | - | - | AVG2 | AVG1 | AVG0 |VBUSCT2|VBUSCT1|VBUSCT0|VSHCT2|VSHCT1|VSHCT0|MODE3|MODE2|MODE1|
	// |_____|__ |___|___|______|______|______|_______|_______|_______|______|______|______|_____|_____|_____|

    /* Prepare register value; */
    uint16_t reg = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	81fb      	strh	r3, [r7, #14]

    /* Bus Voltage Conversion Time = Sets the conversion time for the bus voltage measurement */
    reg = (period << INA226_CONFIGURATION__BUS_CONV_TIME_SHIFT) & INA226_CONFIGURATION__BUS_CONV_TIME_MASK;
 8001490:	78fb      	ldrb	r3, [r7, #3]
 8001492:	019b      	lsls	r3, r3, #6
 8001494:	b29b      	uxth	r3, r3
 8001496:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800149a:	81fb      	strh	r3, [r7, #14]

    /* Shunt Voltage Conversion Time = Sets the conversion time for the shunt voltage measurement */
    reg |= (period << INA226_CONFIGURATION__SHUNT_CONV_TIME_SHIFT) & INA226_CONFIGURATION__SHUNT_CONV_TIME_MASK;
 800149c:	78fb      	ldrb	r3, [r7, #3]
 800149e:	00db      	lsls	r3, r3, #3
 80014a0:	b21b      	sxth	r3, r3
 80014a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80014a6:	b21a      	sxth	r2, r3
 80014a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	81fb      	strh	r3, [r7, #14]

    /* Averaging Mode = Determines the number of samples that are collected and averaged */
    reg |= (average << INA226_CONFIGURATION__AVG_SHIFT) & INA226_CONFIGURATION__AVG_MASK;
 80014b2:	78bb      	ldrb	r3, [r7, #2]
 80014b4:	025b      	lsls	r3, r3, #9
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 80014bc:	b21a      	sxth	r2, r3
 80014be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	b21b      	sxth	r3, r3
 80014c6:	81fb      	strh	r3, [r7, #14]

    /* Operating Mode  = 0b0000000000000111 = Shunt and Bus, Continuous */
    reg |= INA226_CONFIGURATION__MODE_MASK;
 80014c8:	89fb      	ldrh	r3, [r7, #14]
 80014ca:	f043 0307 	orr.w	r3, r3, #7
 80014ce:	81fb      	strh	r3, [r7, #14]

    /* Write the configuration value */
    INA226_WriteReg(device, INA226_REG_CONFIGURATION, reg);
 80014d0:	89fb      	ldrh	r3, [r7, #14]
 80014d2:	461a      	mov	r2, r3
 80014d4:	2100      	movs	r1, #0
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f7ff ff02 	bl	80012e0 <INA226_WriteReg>
}
 80014dc:	bf00      	nop
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <INA226_ConversionReady>:

int INA226_ConversionReady(ina226 *device)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	operations are complete.
	The Conversion Ready flag (CVRF) bit clears under these conditions:
	 Writing to the Configuration Register (00h), except when configuring the MODE bits for power-down mode; or
	 Reading the Mask/Enable Register (06h)
	*/
    return (INA226_ReadReg(device, INA226_REG_MASK_ENABLE) & INA226_MASK_ENABLE__CVRF) != 0;
 80014ec:	2106      	movs	r1, #6
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff fe9e 	bl	8001230 <INA226_ReadReg>
 80014f4:	4603      	mov	r3, r0
 80014f6:	f003 0308 	and.w	r3, r3, #8
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	bf14      	ite	ne
 80014fe:	2301      	movne	r3, #1
 8001500:	2300      	moveq	r3, #0
 8001502:	b2db      	uxtb	r3, r3
}
 8001504:	4618      	mov	r0, r3
 8001506:	3708      	adds	r7, #8
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <INA226_ReadRaw>:

void INA226_ReadRaw(ina226 *device, float *voltage, float *current, float *power, float* shunt_voltage)
{
 800150c:	b5b0      	push	{r4, r5, r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
 8001518:	603b      	str	r3, [r7, #0]
    int16_t current_reg;
    int16_t shunt_voltage_reg;
    int16_t power_reg;

    /* Read BUS voltage register */
    voltage_reg = INA226_ReadReg(device, INA226_REG_BUS_VOLTAGE);
 800151a:	2102      	movs	r1, #2
 800151c:	68f8      	ldr	r0, [r7, #12]
 800151e:	f7ff fe87 	bl	8001230 <INA226_ReadReg>
 8001522:	4603      	mov	r3, r0
 8001524:	82fb      	strh	r3, [r7, #22]

    /* Read current register */
    current_reg = (int16_t) INA226_ReadReg(device, INA226_REG_CURRENT);
 8001526:	2104      	movs	r1, #4
 8001528:	68f8      	ldr	r0, [r7, #12]
 800152a:	f7ff fe81 	bl	8001230 <INA226_ReadReg>
 800152e:	4603      	mov	r3, r0
 8001530:	82bb      	strh	r3, [r7, #20]

    /* Read POWER register */
    power_reg = (int16_t) INA226_ReadReg(device, INA226_REG_POWER);
 8001532:	2103      	movs	r1, #3
 8001534:	68f8      	ldr	r0, [r7, #12]
 8001536:	f7ff fe7b 	bl	8001230 <INA226_ReadReg>
 800153a:	4603      	mov	r3, r0
 800153c:	827b      	strh	r3, [r7, #18]

    /* Read POWER register */
    shunt_voltage_reg = (int16_t) INA226_ReadReg(device, INA226_REG_SHUNT_VOLTAGE);
 800153e:	2101      	movs	r1, #1
 8001540:	68f8      	ldr	r0, [r7, #12]
 8001542:	f7ff fe75 	bl	8001230 <INA226_ReadReg>
 8001546:	4603      	mov	r3, r0
 8001548:	823b      	strh	r3, [r7, #16]

    /* Read the mask/enable register to clear it */
    (void) INA226_ReadReg(device, INA226_REG_MASK_ENABLE);
 800154a:	2106      	movs	r1, #6
 800154c:	68f8      	ldr	r0, [r7, #12]
 800154e:	f7ff fe6f 	bl	8001230 <INA226_ReadReg>
//			current_reg,
//			power_reg,
//			shunt_voltage_reg);

    /* Check for the requested measures and compute their values */
    if (voltage)
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d00b      	beq.n	8001570 <INA226_ReadRaw+0x64>
    {
        /* Convert to Volts voltage_reg */
        //*voltage = (float) voltage_reg * 1.25e-3; //in volts
        *voltage = (float) voltage_reg * 1.25; 		//in mV
 8001558:	8afb      	ldrh	r3, [r7, #22]
 800155a:	ee07 3a90 	vmov	s15, r3
 800155e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001562:	eeb7 7a04 	vmov.f32	s14, #116	; 0x3fa00000  1.250
 8001566:	ee67 7a87 	vmul.f32	s15, s15, s14
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	edc3 7a00 	vstr	s15, [r3]
    }

    if (current)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d011      	beq.n	800159a <INA226_ReadRaw+0x8e>
    {
        /* Convert to Amperes
         * The value of the Current Register is calculated by multiplying the decimal value
         * in the Shunt Voltage Register with the decimal value of the Calibration Register
         */
        *current = (float) current_reg * device->current_lsb * 1000000; // in uA
 8001576:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800157a:	ee07 3a90 	vmov	s15, r3
 800157e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	edd3 7a02 	vldr	s15, [r3, #8]
 8001588:	ee67 7a27 	vmul.f32	s15, s14, s15
 800158c:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001618 <INA226_ReadRaw+0x10c>
 8001590:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	edc3 7a00 	vstr	s15, [r3]
    }

    if (power)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d026      	beq.n	80015ee <INA226_ReadRaw+0xe2>
    {
        /* Convert to Watts
    	 * The Power Register LSB is internally programmed to equal 25 times the programmed value of the Current_LSB
    	 */
        *power = (float) power_reg * 25.0 * device->current_lsb; //in Watts
 80015a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80015a4:	ee07 3a90 	vmov	s15, r3
 80015a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ac:	ee17 0a90 	vmov	r0, s15
 80015b0:	f7fe ffd2 	bl	8000558 <__aeabi_f2d>
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	4b18      	ldr	r3, [pc, #96]	; (800161c <INA226_ReadRaw+0x110>)
 80015ba:	f7ff f825 	bl	8000608 <__aeabi_dmul>
 80015be:	4603      	mov	r3, r0
 80015c0:	460c      	mov	r4, r1
 80015c2:	4625      	mov	r5, r4
 80015c4:	461c      	mov	r4, r3
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe ffc4 	bl	8000558 <__aeabi_f2d>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4620      	mov	r0, r4
 80015d6:	4629      	mov	r1, r5
 80015d8:	f7ff f816 	bl	8000608 <__aeabi_dmul>
 80015dc:	4603      	mov	r3, r0
 80015de:	460c      	mov	r4, r1
 80015e0:	4618      	mov	r0, r3
 80015e2:	4621      	mov	r1, r4
 80015e4:	f7ff fae8 	bl	8000bb8 <__aeabi_d2f>
 80015e8:	4602      	mov	r2, r0
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	601a      	str	r2, [r3, #0]
    }

    if (shunt_voltage)
 80015ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d00c      	beq.n	800160e <INA226_ReadRaw+0x102>
    {
        /* Convert to Volts */
        //*shunt_voltage = (float) shunt_voltage_reg * 2.5e-6;  //in volts
    	//*shunt_voltage = (float) shunt_voltage_reg * 2.5e-3;  //in mV
        *shunt_voltage = (float) shunt_voltage_reg * 2.5; 		//in uV
 80015f4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80015f8:	ee07 3a90 	vmov	s15, r3
 80015fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001600:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 8001604:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800160a:	edc3 7a00 	vstr	s15, [r3]
    }
}
 800160e:	bf00      	nop
 8001610:	3718      	adds	r7, #24
 8001612:	46bd      	mov	sp, r7
 8001614:	bdb0      	pop	{r4, r5, r7, pc}
 8001616:	bf00      	nop
 8001618:	49742400 	.word	0x49742400
 800161c:	40390000 	.word	0x40390000

08001620 <INA226_Read>:

void INA226_Read(ina226 *device)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af02      	add	r7, sp, #8
 8001626:	6078      	str	r0, [r7, #4]
	/* Check that conversion is ready before reading the value */
	if(INA226_ConversionReady(device))
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7ff ff5b 	bl	80014e4 <INA226_ConversionReady>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d00f      	beq.n	8001654 <INA226_Read+0x34>
	{
//		printf("Device Conversion Done \n");
		INA226_ReadRaw(device, &device->voltage, &device->current, &device->power, &device->shunt_voltage);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f103 0110 	add.w	r1, r3, #16
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	f103 0214 	add.w	r2, r3, #20
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f103 0018 	add.w	r0, r3, #24
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	331c      	adds	r3, #28
 800164a:	9300      	str	r3, [sp, #0]
 800164c:	4603      	mov	r3, r0
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff ff5c 	bl	800150c <INA226_ReadRaw>
	}
	else
	{
//		printf("Device Conversion NOT ready\n");
	}
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <INA226_ResetReadData>:
//				device->power * 1000.0, 	//power in W, convert to mW
//				device->shunt_voltage);
}

void INA226_ResetReadData(ina226 *res)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
	res->current = 0;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f04f 0200 	mov.w	r2, #0
 800166a:	615a      	str	r2, [r3, #20]
	res->power = 0;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
	res->shunt_voltage = 0;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	61da      	str	r2, [r3, #28]
	res->voltage = 0;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f04f 0200 	mov.w	r2, #0
 8001682:	611a      	str	r2, [r3, #16]
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <INA226_Init>:

void INA226_Init(ina226 *device, I2C_HandleTypeDef *hi2c, uint8_t deviceAddr, int alertPin, float r_shunt, float max_current, ina226_sampling_period_t period, ina226_averaging_factor_t average)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b088      	sub	sp, #32
 8001694:	af00      	add	r7, sp, #0
 8001696:	6178      	str	r0, [r7, #20]
 8001698:	6139      	str	r1, [r7, #16]
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	ed87 0a01 	vstr	s0, [r7, #4]
 80016a0:	edc7 0a00 	vstr	s1, [r7]
 80016a4:	4613      	mov	r3, r2
 80016a6:	73fb      	strb	r3, [r7, #15]
	uint16_t die_id = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	83fb      	strh	r3, [r7, #30]

	/* Set device information */
	INA226_InitDevice(device, hi2c, deviceAddr, alertPin);
 80016ac:	7bfa      	ldrb	r2, [r7, #15]
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	6939      	ldr	r1, [r7, #16]
 80016b2:	6978      	ldr	r0, [r7, #20]
 80016b4:	f7ff fe48 	bl	8001348 <INA226_InitDevice>

	/* Verify that the device is connected by reading the die id 0x2260 (fixed value) */
	die_id = INA226_ReadReg(device, INA226_REG_DIE_ID);
 80016b8:	21ff      	movs	r1, #255	; 0xff
 80016ba:	6978      	ldr	r0, [r7, #20]
 80016bc:	f7ff fdb8 	bl	8001230 <INA226_ReadReg>
 80016c0:	4603      	mov	r3, r0
 80016c2:	83fb      	strh	r3, [r7, #30]

	if(die_id == 0x2260)
 80016c4:	8bfb      	ldrh	r3, [r7, #30]
 80016c6:	f242 2260 	movw	r2, #8800	; 0x2260
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d112      	bne.n	80016f4 <INA226_Init+0x64>
//		printf("Invalid INA226 (address 0x%X) Die ID = 0x%X! Expected 0x2260", device->i2c_address, die_id);
		return;
	}

	/* Set up the device */
	INA226_Calibrate(device, r_shunt, max_current);
 80016ce:	edd7 0a00 	vldr	s1, [r7]
 80016d2:	ed97 0a01 	vldr	s0, [r7, #4]
 80016d6:	6978      	ldr	r0, [r7, #20]
 80016d8:	f7ff fe6a 	bl	80013b0 <INA226_Calibrate>
	INA226_Configure(device, period, average);
 80016dc:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80016e0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80016e4:	4619      	mov	r1, r3
 80016e6:	6978      	ldr	r0, [r7, #20]
 80016e8:	f7ff fec8 	bl	800147c <INA226_Configure>

	/* Clear variables */
	INA226_ResetReadData(device);
 80016ec:	6978      	ldr	r0, [r7, #20]
 80016ee:	f7ff ffb5 	bl	800165c <INA226_ResetReadData>
 80016f2:	e000      	b.n	80016f6 <INA226_Init+0x66>
		return;
 80016f4:	bf00      	nop
}
 80016f6:	3720      	adds	r7, #32
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016fc:	b590      	push	{r4, r7, lr}
 80016fe:	b083      	sub	sp, #12
 8001700:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001702:	f000 fa84 	bl	8001c0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001706:	f000 f875 	bl	80017f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800170a:	f7ff fc51 	bl	8000fb0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800170e:	f7ff fc99 	bl	8001044 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001712:	f7ff fcd7 	bl	80010c4 <MX_I2C3_Init>
  MX_USART2_UART_Init();
 8001716:	f000 f9df 	bl	8001ad8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  INA226_Init(&inaGainDrain, &hi2c3, 0x40, 0, 2, 0.8, INA226_PERIOD_1100us, INA226_AVERAGE_128);
 800171a:	2304      	movs	r3, #4
 800171c:	9301      	str	r3, [sp, #4]
 800171e:	2304      	movs	r3, #4
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	eddf 0a2b 	vldr	s1, [pc, #172]	; 80017d0 <main+0xd4>
 8001726:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800172a:	2300      	movs	r3, #0
 800172c:	2240      	movs	r2, #64	; 0x40
 800172e:	4929      	ldr	r1, [pc, #164]	; (80017d4 <main+0xd8>)
 8001730:	4829      	ldr	r0, [pc, #164]	; (80017d8 <main+0xdc>)
 8001732:	f7ff ffad 	bl	8001690 <INA226_Init>
  INA226_Enable(&inaGainDrain);
 8001736:	4828      	ldr	r0, [pc, #160]	; (80017d8 <main+0xdc>)
 8001738:	f7ff fe21 	bl	800137e <INA226_Enable>
  HAL_Delay(10);
 800173c:	200a      	movs	r0, #10
 800173e:	f000 fadb 	bl	8001cf8 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  INA226_Read(&inaGainDrain);
 8001742:	4825      	ldr	r0, [pc, #148]	; (80017d8 <main+0xdc>)
 8001744:	f7ff ff6c 	bl	8001620 <INA226_Read>

	  if(HAL_GPIO_ReadPin(ChannelSelect_GPIO_Port, ChannelSelect_Pin) == GPIO_PIN_SET)
 8001748:	2120      	movs	r1, #32
 800174a:	4824      	ldr	r0, [pc, #144]	; (80017dc <main+0xe0>)
 800174c:	f000 fd56 	bl	80021fc <HAL_GPIO_ReadPin>
 8001750:	4603      	mov	r3, r0
 8001752:	2b01      	cmp	r3, #1
 8001754:	d118      	bne.n	8001788 <main+0x8c>
	  {
		  printf("Voltage gain: %lf\r\n", inaGainDrain.voltage);
 8001756:	4b20      	ldr	r3, [pc, #128]	; (80017d8 <main+0xdc>)
 8001758:	691b      	ldr	r3, [r3, #16]
 800175a:	4618      	mov	r0, r3
 800175c:	f7fe fefc 	bl	8000558 <__aeabi_f2d>
 8001760:	4603      	mov	r3, r0
 8001762:	460c      	mov	r4, r1
 8001764:	461a      	mov	r2, r3
 8001766:	4623      	mov	r3, r4
 8001768:	481d      	ldr	r0, [pc, #116]	; (80017e0 <main+0xe4>)
 800176a:	f003 fd95 	bl	8005298 <iprintf>
		  printf("Current gain: %lf\r\n", inaGainDrain.current);
 800176e:	4b1a      	ldr	r3, [pc, #104]	; (80017d8 <main+0xdc>)
 8001770:	695b      	ldr	r3, [r3, #20]
 8001772:	4618      	mov	r0, r3
 8001774:	f7fe fef0 	bl	8000558 <__aeabi_f2d>
 8001778:	4603      	mov	r3, r0
 800177a:	460c      	mov	r4, r1
 800177c:	461a      	mov	r2, r3
 800177e:	4623      	mov	r3, r4
 8001780:	4818      	ldr	r0, [pc, #96]	; (80017e4 <main+0xe8>)
 8001782:	f003 fd89 	bl	8005298 <iprintf>
 8001786:	e017      	b.n	80017b8 <main+0xbc>
	  }
	  else
	  {
		  printf("Voltage drain: %lf\r\n", inaGainDrain.voltage);
 8001788:	4b13      	ldr	r3, [pc, #76]	; (80017d8 <main+0xdc>)
 800178a:	691b      	ldr	r3, [r3, #16]
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe fee3 	bl	8000558 <__aeabi_f2d>
 8001792:	4603      	mov	r3, r0
 8001794:	460c      	mov	r4, r1
 8001796:	461a      	mov	r2, r3
 8001798:	4623      	mov	r3, r4
 800179a:	4813      	ldr	r0, [pc, #76]	; (80017e8 <main+0xec>)
 800179c:	f003 fd7c 	bl	8005298 <iprintf>
		  printf("Current drain: %lf\r\n", inaGainDrain.current);
 80017a0:	4b0d      	ldr	r3, [pc, #52]	; (80017d8 <main+0xdc>)
 80017a2:	695b      	ldr	r3, [r3, #20]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe fed7 	bl	8000558 <__aeabi_f2d>
 80017aa:	4603      	mov	r3, r0
 80017ac:	460c      	mov	r4, r1
 80017ae:	461a      	mov	r2, r3
 80017b0:	4623      	mov	r3, r4
 80017b2:	480e      	ldr	r0, [pc, #56]	; (80017ec <main+0xf0>)
 80017b4:	f003 fd70 	bl	8005298 <iprintf>
	  }

	  printf("____________________________________\r\n");
 80017b8:	480d      	ldr	r0, [pc, #52]	; (80017f0 <main+0xf4>)
 80017ba:	f003 fde1 	bl	8005380 <puts>


	  HAL_GPIO_TogglePin(ChannelSelect_GPIO_Port, ChannelSelect_Pin);
 80017be:	2120      	movs	r1, #32
 80017c0:	4806      	ldr	r0, [pc, #24]	; (80017dc <main+0xe0>)
 80017c2:	f000 fd4b 	bl	800225c <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 80017c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017ca:	f000 fa95 	bl	8001cf8 <HAL_Delay>
	  INA226_Read(&inaGainDrain);
 80017ce:	e7b8      	b.n	8001742 <main+0x46>
 80017d0:	3f4ccccd 	.word	0x3f4ccccd
 80017d4:	20000208 	.word	0x20000208
 80017d8:	200002a0 	.word	0x200002a0
 80017dc:	48000400 	.word	0x48000400
 80017e0:	08007190 	.word	0x08007190
 80017e4:	080071a4 	.word	0x080071a4
 80017e8:	080071b8 	.word	0x080071b8
 80017ec:	080071d0 	.word	0x080071d0
 80017f0:	080071e8 	.word	0x080071e8

080017f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b0b0      	sub	sp, #192	; 0xc0
 80017f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017fa:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80017fe:	2244      	movs	r2, #68	; 0x44
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f003 f8e4 	bl	80049d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001808:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001818:	463b      	mov	r3, r7
 800181a:	2268      	movs	r2, #104	; 0x68
 800181c:	2100      	movs	r1, #0
 800181e:	4618      	mov	r0, r3
 8001820:	f003 f8d6 	bl	80049d0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001824:	2302      	movs	r3, #2
 8001826:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001828:	f44f 7380 	mov.w	r3, #256	; 0x100
 800182c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001830:	2340      	movs	r3, #64	; 0x40
 8001832:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001836:	2300      	movs	r3, #0
 8001838:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800183c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001840:	4618      	mov	r0, r3
 8001842:	f001 fa7b 	bl	8002d3c <HAL_RCC_OscConfig>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800184c:	f000 f834 	bl	80018b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001850:	230f      	movs	r3, #15
 8001852:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001854:	2301      	movs	r3, #1
 8001856:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001858:	2300      	movs	r3, #0
 800185a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800185c:	2300      	movs	r3, #0
 800185e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001860:	2300      	movs	r3, #0
 8001862:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001864:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001868:	2100      	movs	r1, #0
 800186a:	4618      	mov	r0, r3
 800186c:	f001 fe86 	bl	800357c <HAL_RCC_ClockConfig>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001876:	f000 f81f 	bl	80018b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 800187a:	f44f 73a1 	mov.w	r3, #322	; 0x142
 800187e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C3;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001880:	2300      	movs	r3, #0
 8001882:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001884:	2300      	movs	r3, #0
 8001886:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001888:	2300      	movs	r3, #0
 800188a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800188c:	463b      	mov	r3, r7
 800188e:	4618      	mov	r0, r3
 8001890:	f002 f878 	bl	8003984 <HAL_RCCEx_PeriphCLKConfig>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800189a:	f000 f80d 	bl	80018b8 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800189e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80018a2:	f001 f9f5 	bl	8002c90 <HAL_PWREx_ControlVoltageScaling>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80018ac:	f000 f804 	bl	80018b8 <Error_Handler>
  }
}
 80018b0:	bf00      	nop
 80018b2:	37c0      	adds	r7, #192	; 0xc0
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018bc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018be:	e7fe      	b.n	80018be <Error_Handler+0x6>

080018c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018c6:	4b0f      	ldr	r3, [pc, #60]	; (8001904 <HAL_MspInit+0x44>)
 80018c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018ca:	4a0e      	ldr	r2, [pc, #56]	; (8001904 <HAL_MspInit+0x44>)
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	6613      	str	r3, [r2, #96]	; 0x60
 80018d2:	4b0c      	ldr	r3, [pc, #48]	; (8001904 <HAL_MspInit+0x44>)
 80018d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018de:	4b09      	ldr	r3, [pc, #36]	; (8001904 <HAL_MspInit+0x44>)
 80018e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e2:	4a08      	ldr	r2, [pc, #32]	; (8001904 <HAL_MspInit+0x44>)
 80018e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018e8:	6593      	str	r3, [r2, #88]	; 0x58
 80018ea:	4b06      	ldr	r3, [pc, #24]	; (8001904 <HAL_MspInit+0x44>)
 80018ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f2:	603b      	str	r3, [r7, #0]
 80018f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018f6:	bf00      	nop
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	40021000 	.word	0x40021000

08001908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800190c:	e7fe      	b.n	800190c <NMI_Handler+0x4>

0800190e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800190e:	b480      	push	{r7}
 8001910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001912:	e7fe      	b.n	8001912 <HardFault_Handler+0x4>

08001914 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001918:	e7fe      	b.n	8001918 <MemManage_Handler+0x4>

0800191a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800191a:	b480      	push	{r7}
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800191e:	e7fe      	b.n	800191e <BusFault_Handler+0x4>

08001920 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001924:	e7fe      	b.n	8001924 <UsageFault_Handler+0x4>

08001926 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001942:	b480      	push	{r7}
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001954:	f000 f9b0 	bl	8001cb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}

0800195c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
 800196c:	e00a      	b.n	8001984 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800196e:	f3af 8000 	nop.w
 8001972:	4601      	mov	r1, r0
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	1c5a      	adds	r2, r3, #1
 8001978:	60ba      	str	r2, [r7, #8]
 800197a:	b2ca      	uxtb	r2, r1
 800197c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	3301      	adds	r3, #1
 8001982:	617b      	str	r3, [r7, #20]
 8001984:	697a      	ldr	r2, [r7, #20]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	429a      	cmp	r2, r3
 800198a:	dbf0      	blt.n	800196e <_read+0x12>
	}

return len;
 800198c:	687b      	ldr	r3, [r7, #4]
}
 800198e:	4618      	mov	r0, r3
 8001990:	3718      	adds	r7, #24
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001996:	b480      	push	{r7}
 8001998:	b083      	sub	sp, #12
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
	return -1;
 800199e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ae:	b480      	push	{r7}
 80019b0:	b083      	sub	sp, #12
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
 80019b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019be:	605a      	str	r2, [r3, #4]
	return 0;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <_isatty>:

int _isatty(int file)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b083      	sub	sp, #12
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
	return 1;
 80019d6:	2301      	movs	r3, #1
}
 80019d8:	4618      	mov	r0, r3
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
	return 0;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
	...

08001a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a08:	4a14      	ldr	r2, [pc, #80]	; (8001a5c <_sbrk+0x5c>)
 8001a0a:	4b15      	ldr	r3, [pc, #84]	; (8001a60 <_sbrk+0x60>)
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a14:	4b13      	ldr	r3, [pc, #76]	; (8001a64 <_sbrk+0x64>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d102      	bne.n	8001a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a1c:	4b11      	ldr	r3, [pc, #68]	; (8001a64 <_sbrk+0x64>)
 8001a1e:	4a12      	ldr	r2, [pc, #72]	; (8001a68 <_sbrk+0x68>)
 8001a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a22:	4b10      	ldr	r3, [pc, #64]	; (8001a64 <_sbrk+0x64>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d207      	bcs.n	8001a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a30:	f002 ffa4 	bl	800497c <__errno>
 8001a34:	4602      	mov	r2, r0
 8001a36:	230c      	movs	r3, #12
 8001a38:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3e:	e009      	b.n	8001a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a40:	4b08      	ldr	r3, [pc, #32]	; (8001a64 <_sbrk+0x64>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a46:	4b07      	ldr	r3, [pc, #28]	; (8001a64 <_sbrk+0x64>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	4a05      	ldr	r2, [pc, #20]	; (8001a64 <_sbrk+0x64>)
 8001a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a52:	68fb      	ldr	r3, [r7, #12]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20028000 	.word	0x20028000
 8001a60:	00000400 	.word	0x00000400
 8001a64:	200001fc 	.word	0x200001fc
 8001a68:	20000348 	.word	0x20000348

08001a6c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a70:	4b17      	ldr	r3, [pc, #92]	; (8001ad0 <SystemInit+0x64>)
 8001a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a76:	4a16      	ldr	r2, [pc, #88]	; (8001ad0 <SystemInit+0x64>)
 8001a78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a80:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <SystemInit+0x68>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a13      	ldr	r2, [pc, #76]	; (8001ad4 <SystemInit+0x68>)
 8001a86:	f043 0301 	orr.w	r3, r3, #1
 8001a8a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001a8c:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <SystemInit+0x68>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001a92:	4b10      	ldr	r3, [pc, #64]	; (8001ad4 <SystemInit+0x68>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a0f      	ldr	r2, [pc, #60]	; (8001ad4 <SystemInit+0x68>)
 8001a98:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001a9c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001aa0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001aa2:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <SystemInit+0x68>)
 8001aa4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001aa8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001aaa:	4b0a      	ldr	r3, [pc, #40]	; (8001ad4 <SystemInit+0x68>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a09      	ldr	r2, [pc, #36]	; (8001ad4 <SystemInit+0x68>)
 8001ab0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ab4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001ab6:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <SystemInit+0x68>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001abc:	4b04      	ldr	r3, [pc, #16]	; (8001ad0 <SystemInit+0x64>)
 8001abe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ac2:	609a      	str	r2, [r3, #8]
#endif
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	e000ed00 	.word	0xe000ed00
 8001ad4:	40021000 	.word	0x40021000

08001ad8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001adc:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <MX_USART2_UART_Init+0x58>)
 8001ade:	4a15      	ldr	r2, [pc, #84]	; (8001b34 <MX_USART2_UART_Init+0x5c>)
 8001ae0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ae2:	4b13      	ldr	r3, [pc, #76]	; (8001b30 <MX_USART2_UART_Init+0x58>)
 8001ae4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ae8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001aea:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <MX_USART2_UART_Init+0x58>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001af0:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <MX_USART2_UART_Init+0x58>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001af6:	4b0e      	ldr	r3, [pc, #56]	; (8001b30 <MX_USART2_UART_Init+0x58>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001afc:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <MX_USART2_UART_Init+0x58>)
 8001afe:	220c      	movs	r2, #12
 8001b00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b02:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <MX_USART2_UART_Init+0x58>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b08:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <MX_USART2_UART_Init+0x58>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b0e:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <MX_USART2_UART_Init+0x58>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b14:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <MX_USART2_UART_Init+0x58>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b1a:	4805      	ldr	r0, [pc, #20]	; (8001b30 <MX_USART2_UART_Init+0x58>)
 8001b1c:	f002 fa8c 	bl	8004038 <HAL_UART_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b26:	f7ff fec7 	bl	80018b8 <Error_Handler>
  }

}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200002c0 	.word	0x200002c0
 8001b34:	40004400 	.word	0x40004400

08001b38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08a      	sub	sp, #40	; 0x28
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	60da      	str	r2, [r3, #12]
 8001b4e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a17      	ldr	r2, [pc, #92]	; (8001bb4 <HAL_UART_MspInit+0x7c>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d128      	bne.n	8001bac <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b5a:	4b17      	ldr	r3, [pc, #92]	; (8001bb8 <HAL_UART_MspInit+0x80>)
 8001b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b5e:	4a16      	ldr	r2, [pc, #88]	; (8001bb8 <HAL_UART_MspInit+0x80>)
 8001b60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b64:	6593      	str	r3, [r2, #88]	; 0x58
 8001b66:	4b14      	ldr	r3, [pc, #80]	; (8001bb8 <HAL_UART_MspInit+0x80>)
 8001b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b6e:	613b      	str	r3, [r7, #16]
 8001b70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b72:	4b11      	ldr	r3, [pc, #68]	; (8001bb8 <HAL_UART_MspInit+0x80>)
 8001b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b76:	4a10      	ldr	r2, [pc, #64]	; (8001bb8 <HAL_UART_MspInit+0x80>)
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b7e:	4b0e      	ldr	r3, [pc, #56]	; (8001bb8 <HAL_UART_MspInit+0x80>)
 8001b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b8a:	230c      	movs	r3, #12
 8001b8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b92:	2300      	movs	r3, #0
 8001b94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b96:	2303      	movs	r3, #3
 8001b98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b9a:	2307      	movs	r3, #7
 8001b9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b9e:	f107 0314 	add.w	r3, r7, #20
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ba8:	f000 f9ae 	bl	8001f08 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001bac:	bf00      	nop
 8001bae:	3728      	adds	r7, #40	; 0x28
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40004400 	.word	0x40004400
 8001bb8:	40021000 	.word	0x40021000

08001bbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001bbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bf4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bc0:	f7ff ff54 	bl	8001a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001bc4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001bc6:	e003      	b.n	8001bd0 <LoopCopyDataInit>

08001bc8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001bc8:	4b0b      	ldr	r3, [pc, #44]	; (8001bf8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001bca:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001bcc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001bce:	3104      	adds	r1, #4

08001bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001bd0:	480a      	ldr	r0, [pc, #40]	; (8001bfc <LoopForever+0xa>)
	ldr	r3, =_edata
 8001bd2:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001bd4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001bd6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001bd8:	d3f6      	bcc.n	8001bc8 <CopyDataInit>
	ldr	r2, =_sbss
 8001bda:	4a0a      	ldr	r2, [pc, #40]	; (8001c04 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001bdc:	e002      	b.n	8001be4 <LoopFillZerobss>

08001bde <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001bde:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001be0:	f842 3b04 	str.w	r3, [r2], #4

08001be4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001be4:	4b08      	ldr	r3, [pc, #32]	; (8001c08 <LoopForever+0x16>)
	cmp	r2, r3
 8001be6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001be8:	d3f9      	bcc.n	8001bde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bea:	f002 fecd 	bl	8004988 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bee:	f7ff fd85 	bl	80016fc <main>

08001bf2 <LoopForever>:

LoopForever:
    b LoopForever
 8001bf2:	e7fe      	b.n	8001bf2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001bf4:	20028000 	.word	0x20028000
	ldr	r3, =_sidata
 8001bf8:	08007528 	.word	0x08007528
	ldr	r0, =_sdata
 8001bfc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001c00:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8001c04:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8001c08:	20000348 	.word	0x20000348

08001c0c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c0c:	e7fe      	b.n	8001c0c <ADC1_IRQHandler>

08001c0e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b082      	sub	sp, #8
 8001c12:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c14:	2300      	movs	r3, #0
 8001c16:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c18:	2003      	movs	r0, #3
 8001c1a:	f000 f941 	bl	8001ea0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f000 f80e 	bl	8001c40 <HAL_InitTick>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d002      	beq.n	8001c30 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	71fb      	strb	r3, [r7, #7]
 8001c2e:	e001      	b.n	8001c34 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c30:	f7ff fe46 	bl	80018c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c34:	79fb      	ldrb	r3, [r7, #7]
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c4c:	4b17      	ldr	r3, [pc, #92]	; (8001cac <HAL_InitTick+0x6c>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d023      	beq.n	8001c9c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c54:	4b16      	ldr	r3, [pc, #88]	; (8001cb0 <HAL_InitTick+0x70>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4b14      	ldr	r3, [pc, #80]	; (8001cac <HAL_InitTick+0x6c>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f000 f93f 	bl	8001eee <HAL_SYSTICK_Config>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d10f      	bne.n	8001c96 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2b0f      	cmp	r3, #15
 8001c7a:	d809      	bhi.n	8001c90 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	6879      	ldr	r1, [r7, #4]
 8001c80:	f04f 30ff 	mov.w	r0, #4294967295
 8001c84:	f000 f917 	bl	8001eb6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c88:	4a0a      	ldr	r2, [pc, #40]	; (8001cb4 <HAL_InitTick+0x74>)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6013      	str	r3, [r2, #0]
 8001c8e:	e007      	b.n	8001ca0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	73fb      	strb	r3, [r7, #15]
 8001c94:	e004      	b.n	8001ca0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	73fb      	strb	r3, [r7, #15]
 8001c9a:	e001      	b.n	8001ca0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3710      	adds	r7, #16
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	2000000c 	.word	0x2000000c
 8001cb0:	20000004 	.word	0x20000004
 8001cb4:	20000008 	.word	0x20000008

08001cb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001cbc:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <HAL_IncTick+0x20>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <HAL_IncTick+0x24>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	4a04      	ldr	r2, [pc, #16]	; (8001cdc <HAL_IncTick+0x24>)
 8001cca:	6013      	str	r3, [r2, #0]
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	2000000c 	.word	0x2000000c
 8001cdc:	20000340 	.word	0x20000340

08001ce0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ce4:	4b03      	ldr	r3, [pc, #12]	; (8001cf4 <HAL_GetTick+0x14>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	20000340 	.word	0x20000340

08001cf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d00:	f7ff ffee 	bl	8001ce0 <HAL_GetTick>
 8001d04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d10:	d005      	beq.n	8001d1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d12:	4b09      	ldr	r3, [pc, #36]	; (8001d38 <HAL_Delay+0x40>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	461a      	mov	r2, r3
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d1e:	bf00      	nop
 8001d20:	f7ff ffde 	bl	8001ce0 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d8f7      	bhi.n	8001d20 <HAL_Delay+0x28>
  {
  }
}
 8001d30:	bf00      	nop
 8001d32:	3710      	adds	r7, #16
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	2000000c 	.word	0x2000000c

08001d3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d4c:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <__NVIC_SetPriorityGrouping+0x44>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d58:	4013      	ands	r3, r2
 8001d5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d6e:	4a04      	ldr	r2, [pc, #16]	; (8001d80 <__NVIC_SetPriorityGrouping+0x44>)
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	60d3      	str	r3, [r2, #12]
}
 8001d74:	bf00      	nop
 8001d76:	3714      	adds	r7, #20
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr
 8001d80:	e000ed00 	.word	0xe000ed00

08001d84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d88:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <__NVIC_GetPriorityGrouping+0x18>)
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	0a1b      	lsrs	r3, r3, #8
 8001d8e:	f003 0307 	and.w	r3, r3, #7
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	e000ed00 	.word	0xe000ed00

08001da0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	6039      	str	r1, [r7, #0]
 8001daa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	db0a      	blt.n	8001dca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	490c      	ldr	r1, [pc, #48]	; (8001dec <__NVIC_SetPriority+0x4c>)
 8001dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dbe:	0112      	lsls	r2, r2, #4
 8001dc0:	b2d2      	uxtb	r2, r2
 8001dc2:	440b      	add	r3, r1
 8001dc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dc8:	e00a      	b.n	8001de0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	b2da      	uxtb	r2, r3
 8001dce:	4908      	ldr	r1, [pc, #32]	; (8001df0 <__NVIC_SetPriority+0x50>)
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	f003 030f 	and.w	r3, r3, #15
 8001dd6:	3b04      	subs	r3, #4
 8001dd8:	0112      	lsls	r2, r2, #4
 8001dda:	b2d2      	uxtb	r2, r2
 8001ddc:	440b      	add	r3, r1
 8001dde:	761a      	strb	r2, [r3, #24]
}
 8001de0:	bf00      	nop
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	e000e100 	.word	0xe000e100
 8001df0:	e000ed00 	.word	0xe000ed00

08001df4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b089      	sub	sp, #36	; 0x24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f003 0307 	and.w	r3, r3, #7
 8001e06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	f1c3 0307 	rsb	r3, r3, #7
 8001e0e:	2b04      	cmp	r3, #4
 8001e10:	bf28      	it	cs
 8001e12:	2304      	movcs	r3, #4
 8001e14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	3304      	adds	r3, #4
 8001e1a:	2b06      	cmp	r3, #6
 8001e1c:	d902      	bls.n	8001e24 <NVIC_EncodePriority+0x30>
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	3b03      	subs	r3, #3
 8001e22:	e000      	b.n	8001e26 <NVIC_EncodePriority+0x32>
 8001e24:	2300      	movs	r3, #0
 8001e26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e28:	f04f 32ff 	mov.w	r2, #4294967295
 8001e2c:	69bb      	ldr	r3, [r7, #24]
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	43da      	mvns	r2, r3
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	401a      	ands	r2, r3
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	fa01 f303 	lsl.w	r3, r1, r3
 8001e46:	43d9      	mvns	r1, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e4c:	4313      	orrs	r3, r2
         );
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3724      	adds	r7, #36	; 0x24
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	3b01      	subs	r3, #1
 8001e68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e6c:	d301      	bcc.n	8001e72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e00f      	b.n	8001e92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e72:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <SysTick_Config+0x40>)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	3b01      	subs	r3, #1
 8001e78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e7a:	210f      	movs	r1, #15
 8001e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e80:	f7ff ff8e 	bl	8001da0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e84:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <SysTick_Config+0x40>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e8a:	4b04      	ldr	r3, [pc, #16]	; (8001e9c <SysTick_Config+0x40>)
 8001e8c:	2207      	movs	r2, #7
 8001e8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	e000e010 	.word	0xe000e010

08001ea0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f7ff ff47 	bl	8001d3c <__NVIC_SetPriorityGrouping>
}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b086      	sub	sp, #24
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	60b9      	str	r1, [r7, #8]
 8001ec0:	607a      	str	r2, [r7, #4]
 8001ec2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ec8:	f7ff ff5c 	bl	8001d84 <__NVIC_GetPriorityGrouping>
 8001ecc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	68b9      	ldr	r1, [r7, #8]
 8001ed2:	6978      	ldr	r0, [r7, #20]
 8001ed4:	f7ff ff8e 	bl	8001df4 <NVIC_EncodePriority>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ede:	4611      	mov	r1, r2
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff ff5d 	bl	8001da0 <__NVIC_SetPriority>
}
 8001ee6:	bf00      	nop
 8001ee8:	3718      	adds	r7, #24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b082      	sub	sp, #8
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff ffb0 	bl	8001e5c <SysTick_Config>
 8001efc:	4603      	mov	r3, r0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b087      	sub	sp, #28
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f12:	2300      	movs	r3, #0
 8001f14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f16:	e154      	b.n	80021c2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	fa01 f303 	lsl.w	r3, r1, r3
 8001f24:	4013      	ands	r3, r2
 8001f26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 8146 	beq.w	80021bc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d00b      	beq.n	8001f50 <HAL_GPIO_Init+0x48>
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d007      	beq.n	8001f50 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f44:	2b11      	cmp	r3, #17
 8001f46:	d003      	beq.n	8001f50 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b12      	cmp	r3, #18
 8001f4e:	d130      	bne.n	8001fb2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	2203      	movs	r2, #3
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	43db      	mvns	r3, r3
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	4013      	ands	r3, r2
 8001f66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	68da      	ldr	r2, [r3, #12]
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	693a      	ldr	r2, [r7, #16]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f86:	2201      	movs	r2, #1
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	4013      	ands	r3, r2
 8001f94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	091b      	lsrs	r3, r3, #4
 8001f9c:	f003 0201 	and.w	r2, r3, #1
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	2203      	movs	r2, #3
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d003      	beq.n	8001ff2 <HAL_GPIO_Init+0xea>
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2b12      	cmp	r3, #18
 8001ff0:	d123      	bne.n	800203a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	08da      	lsrs	r2, r3, #3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	3208      	adds	r2, #8
 8001ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	220f      	movs	r2, #15
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	43db      	mvns	r3, r3
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	4013      	ands	r3, r2
 8002014:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	691a      	ldr	r2, [r3, #16]
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	f003 0307 	and.w	r3, r3, #7
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	4313      	orrs	r3, r2
 800202a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	08da      	lsrs	r2, r3, #3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3208      	adds	r2, #8
 8002034:	6939      	ldr	r1, [r7, #16]
 8002036:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	2203      	movs	r2, #3
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43db      	mvns	r3, r3
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	4013      	ands	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f003 0203 	and.w	r2, r3, #3
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	4313      	orrs	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002076:	2b00      	cmp	r3, #0
 8002078:	f000 80a0 	beq.w	80021bc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800207c:	4b58      	ldr	r3, [pc, #352]	; (80021e0 <HAL_GPIO_Init+0x2d8>)
 800207e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002080:	4a57      	ldr	r2, [pc, #348]	; (80021e0 <HAL_GPIO_Init+0x2d8>)
 8002082:	f043 0301 	orr.w	r3, r3, #1
 8002086:	6613      	str	r3, [r2, #96]	; 0x60
 8002088:	4b55      	ldr	r3, [pc, #340]	; (80021e0 <HAL_GPIO_Init+0x2d8>)
 800208a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	60bb      	str	r3, [r7, #8]
 8002092:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002094:	4a53      	ldr	r2, [pc, #332]	; (80021e4 <HAL_GPIO_Init+0x2dc>)
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	089b      	lsrs	r3, r3, #2
 800209a:	3302      	adds	r3, #2
 800209c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	f003 0303 	and.w	r3, r3, #3
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	220f      	movs	r2, #15
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	43db      	mvns	r3, r3
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4013      	ands	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80020be:	d019      	beq.n	80020f4 <HAL_GPIO_Init+0x1ec>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	4a49      	ldr	r2, [pc, #292]	; (80021e8 <HAL_GPIO_Init+0x2e0>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d013      	beq.n	80020f0 <HAL_GPIO_Init+0x1e8>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a48      	ldr	r2, [pc, #288]	; (80021ec <HAL_GPIO_Init+0x2e4>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d00d      	beq.n	80020ec <HAL_GPIO_Init+0x1e4>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4a47      	ldr	r2, [pc, #284]	; (80021f0 <HAL_GPIO_Init+0x2e8>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d007      	beq.n	80020e8 <HAL_GPIO_Init+0x1e0>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a46      	ldr	r2, [pc, #280]	; (80021f4 <HAL_GPIO_Init+0x2ec>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d101      	bne.n	80020e4 <HAL_GPIO_Init+0x1dc>
 80020e0:	2304      	movs	r3, #4
 80020e2:	e008      	b.n	80020f6 <HAL_GPIO_Init+0x1ee>
 80020e4:	2307      	movs	r3, #7
 80020e6:	e006      	b.n	80020f6 <HAL_GPIO_Init+0x1ee>
 80020e8:	2303      	movs	r3, #3
 80020ea:	e004      	b.n	80020f6 <HAL_GPIO_Init+0x1ee>
 80020ec:	2302      	movs	r3, #2
 80020ee:	e002      	b.n	80020f6 <HAL_GPIO_Init+0x1ee>
 80020f0:	2301      	movs	r3, #1
 80020f2:	e000      	b.n	80020f6 <HAL_GPIO_Init+0x1ee>
 80020f4:	2300      	movs	r3, #0
 80020f6:	697a      	ldr	r2, [r7, #20]
 80020f8:	f002 0203 	and.w	r2, r2, #3
 80020fc:	0092      	lsls	r2, r2, #2
 80020fe:	4093      	lsls	r3, r2
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	4313      	orrs	r3, r2
 8002104:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002106:	4937      	ldr	r1, [pc, #220]	; (80021e4 <HAL_GPIO_Init+0x2dc>)
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	089b      	lsrs	r3, r3, #2
 800210c:	3302      	adds	r3, #2
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002114:	4b38      	ldr	r3, [pc, #224]	; (80021f8 <HAL_GPIO_Init+0x2f0>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	43db      	mvns	r3, r3
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	4013      	ands	r3, r2
 8002122:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d003      	beq.n	8002138 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	4313      	orrs	r3, r2
 8002136:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002138:	4a2f      	ldr	r2, [pc, #188]	; (80021f8 <HAL_GPIO_Init+0x2f0>)
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800213e:	4b2e      	ldr	r3, [pc, #184]	; (80021f8 <HAL_GPIO_Init+0x2f0>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	43db      	mvns	r3, r3
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	4013      	ands	r3, r2
 800214c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d003      	beq.n	8002162 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4313      	orrs	r3, r2
 8002160:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002162:	4a25      	ldr	r2, [pc, #148]	; (80021f8 <HAL_GPIO_Init+0x2f0>)
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002168:	4b23      	ldr	r3, [pc, #140]	; (80021f8 <HAL_GPIO_Init+0x2f0>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	43db      	mvns	r3, r3
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	4013      	ands	r3, r2
 8002176:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d003      	beq.n	800218c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	4313      	orrs	r3, r2
 800218a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800218c:	4a1a      	ldr	r2, [pc, #104]	; (80021f8 <HAL_GPIO_Init+0x2f0>)
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002192:	4b19      	ldr	r3, [pc, #100]	; (80021f8 <HAL_GPIO_Init+0x2f0>)
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	43db      	mvns	r3, r3
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	4013      	ands	r3, r2
 80021a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d003      	beq.n	80021b6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80021b6:	4a10      	ldr	r2, [pc, #64]	; (80021f8 <HAL_GPIO_Init+0x2f0>)
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	3301      	adds	r3, #1
 80021c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	fa22 f303 	lsr.w	r3, r2, r3
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	f47f aea3 	bne.w	8001f18 <HAL_GPIO_Init+0x10>
  }
}
 80021d2:	bf00      	nop
 80021d4:	371c      	adds	r7, #28
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	40021000 	.word	0x40021000
 80021e4:	40010000 	.word	0x40010000
 80021e8:	48000400 	.word	0x48000400
 80021ec:	48000800 	.word	0x48000800
 80021f0:	48000c00 	.word	0x48000c00
 80021f4:	48001000 	.word	0x48001000
 80021f8:	40010400 	.word	0x40010400

080021fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	460b      	mov	r3, r1
 8002206:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	691a      	ldr	r2, [r3, #16]
 800220c:	887b      	ldrh	r3, [r7, #2]
 800220e:	4013      	ands	r3, r2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d002      	beq.n	800221a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002214:	2301      	movs	r3, #1
 8002216:	73fb      	strb	r3, [r7, #15]
 8002218:	e001      	b.n	800221e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800221a:	2300      	movs	r3, #0
 800221c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800221e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002220:	4618      	mov	r0, r3
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	460b      	mov	r3, r1
 8002236:	807b      	strh	r3, [r7, #2]
 8002238:	4613      	mov	r3, r2
 800223a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800223c:	787b      	ldrb	r3, [r7, #1]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002242:	887a      	ldrh	r2, [r7, #2]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002248:	e002      	b.n	8002250 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800224a:	887a      	ldrh	r2, [r7, #2]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	695b      	ldr	r3, [r3, #20]
 800226c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800226e:	887a      	ldrh	r2, [r7, #2]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	4013      	ands	r3, r2
 8002274:	041a      	lsls	r2, r3, #16
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	43d9      	mvns	r1, r3
 800227a:	887b      	ldrh	r3, [r7, #2]
 800227c:	400b      	ands	r3, r1
 800227e:	431a      	orrs	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	619a      	str	r2, [r3, #24]
}
 8002284:	bf00      	nop
 8002286:	3714      	adds	r7, #20
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e081      	b.n	80023a6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d106      	bne.n	80022bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7fe ff44 	bl	8001144 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2224      	movs	r2, #36	; 0x24
 80022c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f022 0201 	bic.w	r2, r2, #1
 80022d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022e0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022f0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d107      	bne.n	800230a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	689a      	ldr	r2, [r3, #8]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002306:	609a      	str	r2, [r3, #8]
 8002308:	e006      	b.n	8002318 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	689a      	ldr	r2, [r3, #8]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002316:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	2b02      	cmp	r3, #2
 800231e:	d104      	bne.n	800232a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002328:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	6812      	ldr	r2, [r2, #0]
 8002334:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002338:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800233c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	68da      	ldr	r2, [r3, #12]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800234c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	691a      	ldr	r2, [r3, #16]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	ea42 0103 	orr.w	r1, r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	699b      	ldr	r3, [r3, #24]
 800235e:	021a      	lsls	r2, r3, #8
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	430a      	orrs	r2, r1
 8002366:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	69d9      	ldr	r1, [r3, #28]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a1a      	ldr	r2, [r3, #32]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	430a      	orrs	r2, r1
 8002376:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f042 0201 	orr.w	r2, r2, #1
 8002386:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2220      	movs	r2, #32
 8002392:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b088      	sub	sp, #32
 80023b4:	af02      	add	r7, sp, #8
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	607a      	str	r2, [r7, #4]
 80023ba:	461a      	mov	r2, r3
 80023bc:	460b      	mov	r3, r1
 80023be:	817b      	strh	r3, [r7, #10]
 80023c0:	4613      	mov	r3, r2
 80023c2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b20      	cmp	r3, #32
 80023ce:	f040 80da 	bne.w	8002586 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d101      	bne.n	80023e0 <HAL_I2C_Master_Transmit+0x30>
 80023dc:	2302      	movs	r3, #2
 80023de:	e0d3      	b.n	8002588 <HAL_I2C_Master_Transmit+0x1d8>
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80023e8:	f7ff fc7a 	bl	8001ce0 <HAL_GetTick>
 80023ec:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	9300      	str	r3, [sp, #0]
 80023f2:	2319      	movs	r3, #25
 80023f4:	2201      	movs	r2, #1
 80023f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	f000 f9e6 	bl	80027cc <I2C_WaitOnFlagUntilTimeout>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e0be      	b.n	8002588 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2221      	movs	r2, #33	; 0x21
 800240e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2210      	movs	r2, #16
 8002416:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2200      	movs	r2, #0
 800241e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	893a      	ldrh	r2, [r7, #8]
 800242a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2200      	movs	r2, #0
 8002430:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002436:	b29b      	uxth	r3, r3
 8002438:	2bff      	cmp	r3, #255	; 0xff
 800243a:	d90e      	bls.n	800245a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	22ff      	movs	r2, #255	; 0xff
 8002440:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002446:	b2da      	uxtb	r2, r3
 8002448:	8979      	ldrh	r1, [r7, #10]
 800244a:	4b51      	ldr	r3, [pc, #324]	; (8002590 <HAL_I2C_Master_Transmit+0x1e0>)
 800244c:	9300      	str	r3, [sp, #0]
 800244e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002452:	68f8      	ldr	r0, [r7, #12]
 8002454:	f000 fb48 	bl	8002ae8 <I2C_TransferConfig>
 8002458:	e06c      	b.n	8002534 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800245e:	b29a      	uxth	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002468:	b2da      	uxtb	r2, r3
 800246a:	8979      	ldrh	r1, [r7, #10]
 800246c:	4b48      	ldr	r3, [pc, #288]	; (8002590 <HAL_I2C_Master_Transmit+0x1e0>)
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002474:	68f8      	ldr	r0, [r7, #12]
 8002476:	f000 fb37 	bl	8002ae8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800247a:	e05b      	b.n	8002534 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800247c:	697a      	ldr	r2, [r7, #20]
 800247e:	6a39      	ldr	r1, [r7, #32]
 8002480:	68f8      	ldr	r0, [r7, #12]
 8002482:	f000 f9e3 	bl	800284c <I2C_WaitOnTXISFlagUntilTimeout>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e07b      	b.n	8002588 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002494:	781a      	ldrb	r2, [r3, #0]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a0:	1c5a      	adds	r2, r3, #1
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	3b01      	subs	r3, #1
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024b8:	3b01      	subs	r3, #1
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d034      	beq.n	8002534 <HAL_I2C_Master_Transmit+0x184>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d130      	bne.n	8002534 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	6a3b      	ldr	r3, [r7, #32]
 80024d8:	2200      	movs	r2, #0
 80024da:	2180      	movs	r1, #128	; 0x80
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f000 f975 	bl	80027cc <I2C_WaitOnFlagUntilTimeout>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e04d      	b.n	8002588 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024f0:	b29b      	uxth	r3, r3
 80024f2:	2bff      	cmp	r3, #255	; 0xff
 80024f4:	d90e      	bls.n	8002514 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	22ff      	movs	r2, #255	; 0xff
 80024fa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002500:	b2da      	uxtb	r2, r3
 8002502:	8979      	ldrh	r1, [r7, #10]
 8002504:	2300      	movs	r3, #0
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800250c:	68f8      	ldr	r0, [r7, #12]
 800250e:	f000 faeb 	bl	8002ae8 <I2C_TransferConfig>
 8002512:	e00f      	b.n	8002534 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002518:	b29a      	uxth	r2, r3
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002522:	b2da      	uxtb	r2, r3
 8002524:	8979      	ldrh	r1, [r7, #10]
 8002526:	2300      	movs	r3, #0
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	f000 fada 	bl	8002ae8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002538:	b29b      	uxth	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d19e      	bne.n	800247c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	6a39      	ldr	r1, [r7, #32]
 8002542:	68f8      	ldr	r0, [r7, #12]
 8002544:	f000 f9c2 	bl	80028cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e01a      	b.n	8002588 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2220      	movs	r2, #32
 8002558:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	6859      	ldr	r1, [r3, #4]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	4b0b      	ldr	r3, [pc, #44]	; (8002594 <HAL_I2C_Master_Transmit+0x1e4>)
 8002566:	400b      	ands	r3, r1
 8002568:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2220      	movs	r2, #32
 800256e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2200      	movs	r2, #0
 800257e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002582:	2300      	movs	r3, #0
 8002584:	e000      	b.n	8002588 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002586:	2302      	movs	r3, #2
  }
}
 8002588:	4618      	mov	r0, r3
 800258a:	3718      	adds	r7, #24
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	80002000 	.word	0x80002000
 8002594:	fe00e800 	.word	0xfe00e800

08002598 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b088      	sub	sp, #32
 800259c:	af02      	add	r7, sp, #8
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	607a      	str	r2, [r7, #4]
 80025a2:	461a      	mov	r2, r3
 80025a4:	460b      	mov	r3, r1
 80025a6:	817b      	strh	r3, [r7, #10]
 80025a8:	4613      	mov	r3, r2
 80025aa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	2b20      	cmp	r3, #32
 80025b6:	f040 80db 	bne.w	8002770 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d101      	bne.n	80025c8 <HAL_I2C_Master_Receive+0x30>
 80025c4:	2302      	movs	r3, #2
 80025c6:	e0d4      	b.n	8002772 <HAL_I2C_Master_Receive+0x1da>
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80025d0:	f7ff fb86 	bl	8001ce0 <HAL_GetTick>
 80025d4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	2319      	movs	r3, #25
 80025dc:	2201      	movs	r2, #1
 80025de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f000 f8f2 	bl	80027cc <I2C_WaitOnFlagUntilTimeout>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e0bf      	b.n	8002772 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2222      	movs	r2, #34	; 0x22
 80025f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2210      	movs	r2, #16
 80025fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2200      	movs	r2, #0
 8002606:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	893a      	ldrh	r2, [r7, #8]
 8002612:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2200      	movs	r2, #0
 8002618:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800261e:	b29b      	uxth	r3, r3
 8002620:	2bff      	cmp	r3, #255	; 0xff
 8002622:	d90e      	bls.n	8002642 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	22ff      	movs	r2, #255	; 0xff
 8002628:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800262e:	b2da      	uxtb	r2, r3
 8002630:	8979      	ldrh	r1, [r7, #10]
 8002632:	4b52      	ldr	r3, [pc, #328]	; (800277c <HAL_I2C_Master_Receive+0x1e4>)
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f000 fa54 	bl	8002ae8 <I2C_TransferConfig>
 8002640:	e06d      	b.n	800271e <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002646:	b29a      	uxth	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002650:	b2da      	uxtb	r2, r3
 8002652:	8979      	ldrh	r1, [r7, #10]
 8002654:	4b49      	ldr	r3, [pc, #292]	; (800277c <HAL_I2C_Master_Receive+0x1e4>)
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800265c:	68f8      	ldr	r0, [r7, #12]
 800265e:	f000 fa43 	bl	8002ae8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002662:	e05c      	b.n	800271e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002664:	697a      	ldr	r2, [r7, #20]
 8002666:	6a39      	ldr	r1, [r7, #32]
 8002668:	68f8      	ldr	r0, [r7, #12]
 800266a:	f000 f96b 	bl	8002944 <I2C_WaitOnRXNEFlagUntilTimeout>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e07c      	b.n	8002772 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002682:	b2d2      	uxtb	r2, r2
 8002684:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268a:	1c5a      	adds	r2, r3, #1
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002694:	3b01      	subs	r3, #1
 8002696:	b29a      	uxth	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	3b01      	subs	r3, #1
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d034      	beq.n	800271e <HAL_I2C_Master_Receive+0x186>
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d130      	bne.n	800271e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	9300      	str	r3, [sp, #0]
 80026c0:	6a3b      	ldr	r3, [r7, #32]
 80026c2:	2200      	movs	r2, #0
 80026c4:	2180      	movs	r1, #128	; 0x80
 80026c6:	68f8      	ldr	r0, [r7, #12]
 80026c8:	f000 f880 	bl	80027cc <I2C_WaitOnFlagUntilTimeout>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e04d      	b.n	8002772 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026da:	b29b      	uxth	r3, r3
 80026dc:	2bff      	cmp	r3, #255	; 0xff
 80026de:	d90e      	bls.n	80026fe <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	22ff      	movs	r2, #255	; 0xff
 80026e4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ea:	b2da      	uxtb	r2, r3
 80026ec:	8979      	ldrh	r1, [r7, #10]
 80026ee:	2300      	movs	r3, #0
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f000 f9f6 	bl	8002ae8 <I2C_TransferConfig>
 80026fc:	e00f      	b.n	800271e <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002702:	b29a      	uxth	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800270c:	b2da      	uxtb	r2, r3
 800270e:	8979      	ldrh	r1, [r7, #10]
 8002710:	2300      	movs	r3, #0
 8002712:	9300      	str	r3, [sp, #0]
 8002714:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	f000 f9e5 	bl	8002ae8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002722:	b29b      	uxth	r3, r3
 8002724:	2b00      	cmp	r3, #0
 8002726:	d19d      	bne.n	8002664 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	6a39      	ldr	r1, [r7, #32]
 800272c:	68f8      	ldr	r0, [r7, #12]
 800272e:	f000 f8cd 	bl	80028cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e01a      	b.n	8002772 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2220      	movs	r2, #32
 8002742:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	6859      	ldr	r1, [r3, #4]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	4b0c      	ldr	r3, [pc, #48]	; (8002780 <HAL_I2C_Master_Receive+0x1e8>)
 8002750:	400b      	ands	r3, r1
 8002752:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2220      	movs	r2, #32
 8002758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800276c:	2300      	movs	r3, #0
 800276e:	e000      	b.n	8002772 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002770:	2302      	movs	r3, #2
  }
}
 8002772:	4618      	mov	r0, r3
 8002774:	3718      	adds	r7, #24
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	80002400 	.word	0x80002400
 8002780:	fe00e800 	.word	0xfe00e800

08002784 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b02      	cmp	r3, #2
 8002798:	d103      	bne.n	80027a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2200      	movs	r2, #0
 80027a0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	f003 0301 	and.w	r3, r3, #1
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d007      	beq.n	80027c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	699a      	ldr	r2, [r3, #24]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f042 0201 	orr.w	r2, r2, #1
 80027be:	619a      	str	r2, [r3, #24]
  }
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	603b      	str	r3, [r7, #0]
 80027d8:	4613      	mov	r3, r2
 80027da:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027dc:	e022      	b.n	8002824 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e4:	d01e      	beq.n	8002824 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027e6:	f7ff fa7b 	bl	8001ce0 <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d302      	bcc.n	80027fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d113      	bne.n	8002824 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002800:	f043 0220 	orr.w	r2, r3, #32
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2220      	movs	r2, #32
 800280c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e00f      	b.n	8002844 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699a      	ldr	r2, [r3, #24]
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	4013      	ands	r3, r2
 800282e:	68ba      	ldr	r2, [r7, #8]
 8002830:	429a      	cmp	r2, r3
 8002832:	bf0c      	ite	eq
 8002834:	2301      	moveq	r3, #1
 8002836:	2300      	movne	r3, #0
 8002838:	b2db      	uxtb	r3, r3
 800283a:	461a      	mov	r2, r3
 800283c:	79fb      	ldrb	r3, [r7, #7]
 800283e:	429a      	cmp	r2, r3
 8002840:	d0cd      	beq.n	80027de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3710      	adds	r7, #16
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}

0800284c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002858:	e02c      	b.n	80028b4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	68b9      	ldr	r1, [r7, #8]
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f000 f8dc 	bl	8002a1c <I2C_IsAcknowledgeFailed>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e02a      	b.n	80028c4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002874:	d01e      	beq.n	80028b4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002876:	f7ff fa33 	bl	8001ce0 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	68ba      	ldr	r2, [r7, #8]
 8002882:	429a      	cmp	r2, r3
 8002884:	d302      	bcc.n	800288c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d113      	bne.n	80028b4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002890:	f043 0220 	orr.w	r2, r3, #32
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2220      	movs	r2, #32
 800289c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e007      	b.n	80028c4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d1cb      	bne.n	800285a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3710      	adds	r7, #16
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}

080028cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028d8:	e028      	b.n	800292c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	68b9      	ldr	r1, [r7, #8]
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f000 f89c 	bl	8002a1c <I2C_IsAcknowledgeFailed>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e026      	b.n	800293c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ee:	f7ff f9f7 	bl	8001ce0 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	68ba      	ldr	r2, [r7, #8]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d302      	bcc.n	8002904 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d113      	bne.n	800292c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002908:	f043 0220 	orr.w	r2, r3, #32
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2220      	movs	r2, #32
 8002914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e007      	b.n	800293c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	699b      	ldr	r3, [r3, #24]
 8002932:	f003 0320 	and.w	r3, r3, #32
 8002936:	2b20      	cmp	r3, #32
 8002938:	d1cf      	bne.n	80028da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002950:	e055      	b.n	80029fe <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	68b9      	ldr	r1, [r7, #8]
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	f000 f860 	bl	8002a1c <I2C_IsAcknowledgeFailed>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e053      	b.n	8002a0e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	f003 0320 	and.w	r3, r3, #32
 8002970:	2b20      	cmp	r3, #32
 8002972:	d129      	bne.n	80029c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	f003 0304 	and.w	r3, r3, #4
 800297e:	2b04      	cmp	r3, #4
 8002980:	d105      	bne.n	800298e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800298a:	2300      	movs	r3, #0
 800298c:	e03f      	b.n	8002a0e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2220      	movs	r2, #32
 8002994:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6859      	ldr	r1, [r3, #4]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	4b1d      	ldr	r3, [pc, #116]	; (8002a18 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80029a2:	400b      	ands	r3, r1
 80029a4:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2200      	movs	r2, #0
 80029aa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2220      	movs	r2, #32
 80029b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e022      	b.n	8002a0e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029c8:	f7ff f98a 	bl	8001ce0 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d302      	bcc.n	80029de <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d10f      	bne.n	80029fe <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e2:	f043 0220 	orr.w	r2, r3, #32
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2220      	movs	r2, #32
 80029ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e007      	b.n	8002a0e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	f003 0304 	and.w	r3, r3, #4
 8002a08:	2b04      	cmp	r3, #4
 8002a0a:	d1a2      	bne.n	8002952 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	fe00e800 	.word	0xfe00e800

08002a1c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	f003 0310 	and.w	r3, r3, #16
 8002a32:	2b10      	cmp	r3, #16
 8002a34:	d151      	bne.n	8002ada <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a36:	e022      	b.n	8002a7e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a3e:	d01e      	beq.n	8002a7e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a40:	f7ff f94e 	bl	8001ce0 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	68ba      	ldr	r2, [r7, #8]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d302      	bcc.n	8002a56 <I2C_IsAcknowledgeFailed+0x3a>
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d113      	bne.n	8002a7e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5a:	f043 0220 	orr.w	r2, r3, #32
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2220      	movs	r2, #32
 8002a66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e02e      	b.n	8002adc <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	f003 0320 	and.w	r3, r3, #32
 8002a88:	2b20      	cmp	r3, #32
 8002a8a:	d1d5      	bne.n	8002a38 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2210      	movs	r2, #16
 8002a92:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2220      	movs	r2, #32
 8002a9a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002a9c:	68f8      	ldr	r0, [r7, #12]
 8002a9e:	f7ff fe71 	bl	8002784 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6859      	ldr	r1, [r3, #4]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	4b0d      	ldr	r3, [pc, #52]	; (8002ae4 <I2C_IsAcknowledgeFailed+0xc8>)
 8002aae:	400b      	ands	r3, r1
 8002ab0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	f043 0204 	orr.w	r2, r3, #4
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3710      	adds	r7, #16
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	fe00e800 	.word	0xfe00e800

08002ae8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	607b      	str	r3, [r7, #4]
 8002af2:	460b      	mov	r3, r1
 8002af4:	817b      	strh	r3, [r7, #10]
 8002af6:	4613      	mov	r3, r2
 8002af8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	685a      	ldr	r2, [r3, #4]
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	0d5b      	lsrs	r3, r3, #21
 8002b04:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002b08:	4b0d      	ldr	r3, [pc, #52]	; (8002b40 <I2C_TransferConfig+0x58>)
 8002b0a:	430b      	orrs	r3, r1
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	ea02 0103 	and.w	r1, r2, r3
 8002b12:	897b      	ldrh	r3, [r7, #10]
 8002b14:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002b18:	7a7b      	ldrb	r3, [r7, #9]
 8002b1a:	041b      	lsls	r3, r3, #16
 8002b1c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002b20:	431a      	orrs	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	431a      	orrs	r2, r3
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	431a      	orrs	r2, r3
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002b32:	bf00      	nop
 8002b34:	3714      	adds	r7, #20
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	03ff63ff 	.word	0x03ff63ff

08002b44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b20      	cmp	r3, #32
 8002b58:	d138      	bne.n	8002bcc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d101      	bne.n	8002b68 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002b64:	2302      	movs	r3, #2
 8002b66:	e032      	b.n	8002bce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2224      	movs	r2, #36	; 0x24
 8002b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0201 	bic.w	r2, r2, #1
 8002b86:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b96:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6819      	ldr	r1, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	683a      	ldr	r2, [r7, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f042 0201 	orr.w	r2, r2, #1
 8002bb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2220      	movs	r2, #32
 8002bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	e000      	b.n	8002bce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002bcc:	2302      	movs	r3, #2
  }
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002bda:	b480      	push	{r7}
 8002bdc:	b085      	sub	sp, #20
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
 8002be2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b20      	cmp	r3, #32
 8002bee:	d139      	bne.n	8002c64 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d101      	bne.n	8002bfe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	e033      	b.n	8002c66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2201      	movs	r2, #1
 8002c02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2224      	movs	r2, #36	; 0x24
 8002c0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f022 0201 	bic.w	r2, r2, #1
 8002c1c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c2c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	021b      	lsls	r3, r3, #8
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0201 	orr.w	r2, r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2220      	movs	r2, #32
 8002c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c60:	2300      	movs	r3, #0
 8002c62:	e000      	b.n	8002c66 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002c64:	2302      	movs	r3, #2
  }
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3714      	adds	r7, #20
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
	...

08002c74 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002c78:	4b04      	ldr	r3, [pc, #16]	; (8002c8c <HAL_PWREx_GetVoltageRange+0x18>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40007000 	.word	0x40007000

08002c90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c9e:	d130      	bne.n	8002d02 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ca0:	4b23      	ldr	r3, [pc, #140]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cac:	d038      	beq.n	8002d20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cae:	4b20      	ldr	r3, [pc, #128]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002cb6:	4a1e      	ldr	r2, [pc, #120]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cb8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cbc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002cbe:	4b1d      	ldr	r3, [pc, #116]	; (8002d34 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2232      	movs	r2, #50	; 0x32
 8002cc4:	fb02 f303 	mul.w	r3, r2, r3
 8002cc8:	4a1b      	ldr	r2, [pc, #108]	; (8002d38 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002cca:	fba2 2303 	umull	r2, r3, r2, r3
 8002cce:	0c9b      	lsrs	r3, r3, #18
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002cd4:	e002      	b.n	8002cdc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002cdc:	4b14      	ldr	r3, [pc, #80]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cde:	695b      	ldr	r3, [r3, #20]
 8002ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ce4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ce8:	d102      	bne.n	8002cf0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d1f2      	bne.n	8002cd6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002cf0:	4b0f      	ldr	r3, [pc, #60]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cf2:	695b      	ldr	r3, [r3, #20]
 8002cf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cfc:	d110      	bne.n	8002d20 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e00f      	b.n	8002d22 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d02:	4b0b      	ldr	r3, [pc, #44]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d0e:	d007      	beq.n	8002d20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d10:	4b07      	ldr	r3, [pc, #28]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d18:	4a05      	ldr	r2, [pc, #20]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d1e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3714      	adds	r7, #20
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	40007000 	.word	0x40007000
 8002d34:	20000004 	.word	0x20000004
 8002d38:	431bde83 	.word	0x431bde83

08002d3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b088      	sub	sp, #32
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d102      	bne.n	8002d50 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	f000 bc11 	b.w	8003572 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d50:	4ba0      	ldr	r3, [pc, #640]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 030c 	and.w	r3, r3, #12
 8002d58:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d5a:	4b9e      	ldr	r3, [pc, #632]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0310 	and.w	r3, r3, #16
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f000 80e4 	beq.w	8002f3a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d007      	beq.n	8002d88 <HAL_RCC_OscConfig+0x4c>
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	2b0c      	cmp	r3, #12
 8002d7c:	f040 808b 	bne.w	8002e96 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	f040 8087 	bne.w	8002e96 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d88:	4b92      	ldr	r3, [pc, #584]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0302 	and.w	r3, r3, #2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d005      	beq.n	8002da0 <HAL_RCC_OscConfig+0x64>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e3e8      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a1a      	ldr	r2, [r3, #32]
 8002da4:	4b8b      	ldr	r3, [pc, #556]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0308 	and.w	r3, r3, #8
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d004      	beq.n	8002dba <HAL_RCC_OscConfig+0x7e>
 8002db0:	4b88      	ldr	r3, [pc, #544]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002db8:	e005      	b.n	8002dc6 <HAL_RCC_OscConfig+0x8a>
 8002dba:	4b86      	ldr	r3, [pc, #536]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002dbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dc0:	091b      	lsrs	r3, r3, #4
 8002dc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d223      	bcs.n	8002e12 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a1b      	ldr	r3, [r3, #32]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f000 fd78 	bl	80038c4 <RCC_SetFlashLatencyFromMSIRange>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e3c9      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002dde:	4b7d      	ldr	r3, [pc, #500]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a7c      	ldr	r2, [pc, #496]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002de4:	f043 0308 	orr.w	r3, r3, #8
 8002de8:	6013      	str	r3, [r2, #0]
 8002dea:	4b7a      	ldr	r3, [pc, #488]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a1b      	ldr	r3, [r3, #32]
 8002df6:	4977      	ldr	r1, [pc, #476]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dfc:	4b75      	ldr	r3, [pc, #468]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	69db      	ldr	r3, [r3, #28]
 8002e08:	021b      	lsls	r3, r3, #8
 8002e0a:	4972      	ldr	r1, [pc, #456]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	604b      	str	r3, [r1, #4]
 8002e10:	e025      	b.n	8002e5e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e12:	4b70      	ldr	r3, [pc, #448]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a6f      	ldr	r2, [pc, #444]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002e18:	f043 0308 	orr.w	r3, r3, #8
 8002e1c:	6013      	str	r3, [r2, #0]
 8002e1e:	4b6d      	ldr	r3, [pc, #436]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a1b      	ldr	r3, [r3, #32]
 8002e2a:	496a      	ldr	r1, [pc, #424]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e30:	4b68      	ldr	r3, [pc, #416]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	69db      	ldr	r3, [r3, #28]
 8002e3c:	021b      	lsls	r3, r3, #8
 8002e3e:	4965      	ldr	r1, [pc, #404]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d109      	bne.n	8002e5e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f000 fd38 	bl	80038c4 <RCC_SetFlashLatencyFromMSIRange>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e389      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e5e:	f000 fc6f 	bl	8003740 <HAL_RCC_GetSysClockFreq>
 8002e62:	4601      	mov	r1, r0
 8002e64:	4b5b      	ldr	r3, [pc, #364]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	091b      	lsrs	r3, r3, #4
 8002e6a:	f003 030f 	and.w	r3, r3, #15
 8002e6e:	4a5a      	ldr	r2, [pc, #360]	; (8002fd8 <HAL_RCC_OscConfig+0x29c>)
 8002e70:	5cd3      	ldrb	r3, [r2, r3]
 8002e72:	f003 031f 	and.w	r3, r3, #31
 8002e76:	fa21 f303 	lsr.w	r3, r1, r3
 8002e7a:	4a58      	ldr	r2, [pc, #352]	; (8002fdc <HAL_RCC_OscConfig+0x2a0>)
 8002e7c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002e7e:	4b58      	ldr	r3, [pc, #352]	; (8002fe0 <HAL_RCC_OscConfig+0x2a4>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7fe fedc 	bl	8001c40 <HAL_InitTick>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002e8c:	7bfb      	ldrb	r3, [r7, #15]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d052      	beq.n	8002f38 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002e92:	7bfb      	ldrb	r3, [r7, #15]
 8002e94:	e36d      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d032      	beq.n	8002f04 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002e9e:	4b4d      	ldr	r3, [pc, #308]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a4c      	ldr	r2, [pc, #304]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002eaa:	f7fe ff19 	bl	8001ce0 <HAL_GetTick>
 8002eae:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002eb0:	e008      	b.n	8002ec4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002eb2:	f7fe ff15 	bl	8001ce0 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d901      	bls.n	8002ec4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e356      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ec4:	4b43      	ldr	r3, [pc, #268]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d0f0      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ed0:	4b40      	ldr	r3, [pc, #256]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a3f      	ldr	r2, [pc, #252]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002ed6:	f043 0308 	orr.w	r3, r3, #8
 8002eda:	6013      	str	r3, [r2, #0]
 8002edc:	4b3d      	ldr	r3, [pc, #244]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	493a      	ldr	r1, [pc, #232]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002eee:	4b39      	ldr	r3, [pc, #228]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	69db      	ldr	r3, [r3, #28]
 8002efa:	021b      	lsls	r3, r3, #8
 8002efc:	4935      	ldr	r1, [pc, #212]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	604b      	str	r3, [r1, #4]
 8002f02:	e01a      	b.n	8002f3a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002f04:	4b33      	ldr	r3, [pc, #204]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a32      	ldr	r2, [pc, #200]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002f0a:	f023 0301 	bic.w	r3, r3, #1
 8002f0e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f10:	f7fe fee6 	bl	8001ce0 <HAL_GetTick>
 8002f14:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f16:	e008      	b.n	8002f2a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f18:	f7fe fee2 	bl	8001ce0 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e323      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f2a:	4b2a      	ldr	r3, [pc, #168]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f0      	bne.n	8002f18 <HAL_RCC_OscConfig+0x1dc>
 8002f36:	e000      	b.n	8002f3a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d073      	beq.n	800302e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d005      	beq.n	8002f58 <HAL_RCC_OscConfig+0x21c>
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	2b0c      	cmp	r3, #12
 8002f50:	d10e      	bne.n	8002f70 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	2b03      	cmp	r3, #3
 8002f56:	d10b      	bne.n	8002f70 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f58:	4b1e      	ldr	r3, [pc, #120]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d063      	beq.n	800302c <HAL_RCC_OscConfig+0x2f0>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d15f      	bne.n	800302c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e300      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f78:	d106      	bne.n	8002f88 <HAL_RCC_OscConfig+0x24c>
 8002f7a:	4b16      	ldr	r3, [pc, #88]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a15      	ldr	r2, [pc, #84]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002f80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f84:	6013      	str	r3, [r2, #0]
 8002f86:	e01d      	b.n	8002fc4 <HAL_RCC_OscConfig+0x288>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f90:	d10c      	bne.n	8002fac <HAL_RCC_OscConfig+0x270>
 8002f92:	4b10      	ldr	r3, [pc, #64]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a0f      	ldr	r2, [pc, #60]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002f98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f9c:	6013      	str	r3, [r2, #0]
 8002f9e:	4b0d      	ldr	r3, [pc, #52]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a0c      	ldr	r2, [pc, #48]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002fa4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fa8:	6013      	str	r3, [r2, #0]
 8002faa:	e00b      	b.n	8002fc4 <HAL_RCC_OscConfig+0x288>
 8002fac:	4b09      	ldr	r3, [pc, #36]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a08      	ldr	r2, [pc, #32]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002fb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fb6:	6013      	str	r3, [r2, #0]
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a05      	ldr	r2, [pc, #20]	; (8002fd4 <HAL_RCC_OscConfig+0x298>)
 8002fbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d01b      	beq.n	8003004 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fcc:	f7fe fe88 	bl	8001ce0 <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fd2:	e010      	b.n	8002ff6 <HAL_RCC_OscConfig+0x2ba>
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	08007210 	.word	0x08007210
 8002fdc:	20000004 	.word	0x20000004
 8002fe0:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fe4:	f7fe fe7c 	bl	8001ce0 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b64      	cmp	r3, #100	; 0x64
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e2bd      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ff6:	4baf      	ldr	r3, [pc, #700]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0f0      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x2a8>
 8003002:	e014      	b.n	800302e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003004:	f7fe fe6c 	bl	8001ce0 <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800300c:	f7fe fe68 	bl	8001ce0 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b64      	cmp	r3, #100	; 0x64
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e2a9      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800301e:	4ba5      	ldr	r3, [pc, #660]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f0      	bne.n	800300c <HAL_RCC_OscConfig+0x2d0>
 800302a:	e000      	b.n	800302e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800302c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d060      	beq.n	80030fc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	2b04      	cmp	r3, #4
 800303e:	d005      	beq.n	800304c <HAL_RCC_OscConfig+0x310>
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	2b0c      	cmp	r3, #12
 8003044:	d119      	bne.n	800307a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	2b02      	cmp	r3, #2
 800304a:	d116      	bne.n	800307a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800304c:	4b99      	ldr	r3, [pc, #612]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003054:	2b00      	cmp	r3, #0
 8003056:	d005      	beq.n	8003064 <HAL_RCC_OscConfig+0x328>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e286      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003064:	4b93      	ldr	r3, [pc, #588]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	061b      	lsls	r3, r3, #24
 8003072:	4990      	ldr	r1, [pc, #576]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003074:	4313      	orrs	r3, r2
 8003076:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003078:	e040      	b.n	80030fc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d023      	beq.n	80030ca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003082:	4b8c      	ldr	r3, [pc, #560]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a8b      	ldr	r2, [pc, #556]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003088:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800308c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800308e:	f7fe fe27 	bl	8001ce0 <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003094:	e008      	b.n	80030a8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003096:	f7fe fe23 	bl	8001ce0 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e264      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030a8:	4b82      	ldr	r3, [pc, #520]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0f0      	beq.n	8003096 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b4:	4b7f      	ldr	r3, [pc, #508]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	061b      	lsls	r3, r3, #24
 80030c2:	497c      	ldr	r1, [pc, #496]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	604b      	str	r3, [r1, #4]
 80030c8:	e018      	b.n	80030fc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ca:	4b7a      	ldr	r3, [pc, #488]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a79      	ldr	r2, [pc, #484]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 80030d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d6:	f7fe fe03 	bl	8001ce0 <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030de:	f7fe fdff 	bl	8001ce0 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e240      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030f0:	4b70      	ldr	r3, [pc, #448]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1f0      	bne.n	80030de <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d03c      	beq.n	8003182 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	695b      	ldr	r3, [r3, #20]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d01c      	beq.n	800314a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003110:	4b68      	ldr	r3, [pc, #416]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003112:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003116:	4a67      	ldr	r2, [pc, #412]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003118:	f043 0301 	orr.w	r3, r3, #1
 800311c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003120:	f7fe fdde 	bl	8001ce0 <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003128:	f7fe fdda 	bl	8001ce0 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e21b      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800313a:	4b5e      	ldr	r3, [pc, #376]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 800313c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d0ef      	beq.n	8003128 <HAL_RCC_OscConfig+0x3ec>
 8003148:	e01b      	b.n	8003182 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800314a:	4b5a      	ldr	r3, [pc, #360]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 800314c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003150:	4a58      	ldr	r2, [pc, #352]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003152:	f023 0301 	bic.w	r3, r3, #1
 8003156:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800315a:	f7fe fdc1 	bl	8001ce0 <HAL_GetTick>
 800315e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003160:	e008      	b.n	8003174 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003162:	f7fe fdbd 	bl	8001ce0 <HAL_GetTick>
 8003166:	4602      	mov	r2, r0
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	2b02      	cmp	r3, #2
 800316e:	d901      	bls.n	8003174 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e1fe      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003174:	4b4f      	ldr	r3, [pc, #316]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003176:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1ef      	bne.n	8003162 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b00      	cmp	r3, #0
 800318c:	f000 80a6 	beq.w	80032dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003190:	2300      	movs	r3, #0
 8003192:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003194:	4b47      	ldr	r3, [pc, #284]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10d      	bne.n	80031bc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031a0:	4b44      	ldr	r3, [pc, #272]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 80031a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a4:	4a43      	ldr	r2, [pc, #268]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 80031a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031aa:	6593      	str	r3, [r2, #88]	; 0x58
 80031ac:	4b41      	ldr	r3, [pc, #260]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 80031ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031b4:	60bb      	str	r3, [r7, #8]
 80031b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031b8:	2301      	movs	r3, #1
 80031ba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031bc:	4b3e      	ldr	r3, [pc, #248]	; (80032b8 <HAL_RCC_OscConfig+0x57c>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d118      	bne.n	80031fa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031c8:	4b3b      	ldr	r3, [pc, #236]	; (80032b8 <HAL_RCC_OscConfig+0x57c>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a3a      	ldr	r2, [pc, #232]	; (80032b8 <HAL_RCC_OscConfig+0x57c>)
 80031ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031d4:	f7fe fd84 	bl	8001ce0 <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031dc:	f7fe fd80 	bl	8001ce0 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e1c1      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031ee:	4b32      	ldr	r3, [pc, #200]	; (80032b8 <HAL_RCC_OscConfig+0x57c>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0f0      	beq.n	80031dc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d108      	bne.n	8003214 <HAL_RCC_OscConfig+0x4d8>
 8003202:	4b2c      	ldr	r3, [pc, #176]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003204:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003208:	4a2a      	ldr	r2, [pc, #168]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 800320a:	f043 0301 	orr.w	r3, r3, #1
 800320e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003212:	e024      	b.n	800325e <HAL_RCC_OscConfig+0x522>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	2b05      	cmp	r3, #5
 800321a:	d110      	bne.n	800323e <HAL_RCC_OscConfig+0x502>
 800321c:	4b25      	ldr	r3, [pc, #148]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 800321e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003222:	4a24      	ldr	r2, [pc, #144]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003224:	f043 0304 	orr.w	r3, r3, #4
 8003228:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800322c:	4b21      	ldr	r3, [pc, #132]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 800322e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003232:	4a20      	ldr	r2, [pc, #128]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003234:	f043 0301 	orr.w	r3, r3, #1
 8003238:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800323c:	e00f      	b.n	800325e <HAL_RCC_OscConfig+0x522>
 800323e:	4b1d      	ldr	r3, [pc, #116]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003244:	4a1b      	ldr	r2, [pc, #108]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003246:	f023 0301 	bic.w	r3, r3, #1
 800324a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800324e:	4b19      	ldr	r3, [pc, #100]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003254:	4a17      	ldr	r2, [pc, #92]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003256:	f023 0304 	bic.w	r3, r3, #4
 800325a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d016      	beq.n	8003294 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003266:	f7fe fd3b 	bl	8001ce0 <HAL_GetTick>
 800326a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800326c:	e00a      	b.n	8003284 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800326e:	f7fe fd37 	bl	8001ce0 <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	f241 3288 	movw	r2, #5000	; 0x1388
 800327c:	4293      	cmp	r3, r2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e176      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003284:	4b0b      	ldr	r3, [pc, #44]	; (80032b4 <HAL_RCC_OscConfig+0x578>)
 8003286:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d0ed      	beq.n	800326e <HAL_RCC_OscConfig+0x532>
 8003292:	e01a      	b.n	80032ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003294:	f7fe fd24 	bl	8001ce0 <HAL_GetTick>
 8003298:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800329a:	e00f      	b.n	80032bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800329c:	f7fe fd20 	bl	8001ce0 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d906      	bls.n	80032bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e15f      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
 80032b2:	bf00      	nop
 80032b4:	40021000 	.word	0x40021000
 80032b8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032bc:	4baa      	ldr	r3, [pc, #680]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80032be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1e8      	bne.n	800329c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032ca:	7ffb      	ldrb	r3, [r7, #31]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d105      	bne.n	80032dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d0:	4ba5      	ldr	r3, [pc, #660]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80032d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d4:	4aa4      	ldr	r2, [pc, #656]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80032d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032da:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0320 	and.w	r3, r3, #32
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d03c      	beq.n	8003362 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d01c      	beq.n	800332a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80032f0:	4b9d      	ldr	r3, [pc, #628]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80032f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80032f6:	4a9c      	ldr	r2, [pc, #624]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80032f8:	f043 0301 	orr.w	r3, r3, #1
 80032fc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003300:	f7fe fcee 	bl	8001ce0 <HAL_GetTick>
 8003304:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003306:	e008      	b.n	800331a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003308:	f7fe fcea 	bl	8001ce0 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e12b      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800331a:	4b93      	ldr	r3, [pc, #588]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 800331c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003320:	f003 0302 	and.w	r3, r3, #2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d0ef      	beq.n	8003308 <HAL_RCC_OscConfig+0x5cc>
 8003328:	e01b      	b.n	8003362 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800332a:	4b8f      	ldr	r3, [pc, #572]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 800332c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003330:	4a8d      	ldr	r2, [pc, #564]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003332:	f023 0301 	bic.w	r3, r3, #1
 8003336:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800333a:	f7fe fcd1 	bl	8001ce0 <HAL_GetTick>
 800333e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003340:	e008      	b.n	8003354 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003342:	f7fe fccd 	bl	8001ce0 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e10e      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003354:	4b84      	ldr	r3, [pc, #528]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003356:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d1ef      	bne.n	8003342 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 8102 	beq.w	8003570 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003370:	2b02      	cmp	r3, #2
 8003372:	f040 80c5 	bne.w	8003500 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003376:	4b7c      	ldr	r3, [pc, #496]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	f003 0203 	and.w	r2, r3, #3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003386:	429a      	cmp	r2, r3
 8003388:	d12c      	bne.n	80033e4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003394:	3b01      	subs	r3, #1
 8003396:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003398:	429a      	cmp	r2, r3
 800339a:	d123      	bne.n	80033e4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d11b      	bne.n	80033e4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d113      	bne.n	80033e4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033c6:	085b      	lsrs	r3, r3, #1
 80033c8:	3b01      	subs	r3, #1
 80033ca:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d109      	bne.n	80033e4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	085b      	lsrs	r3, r3, #1
 80033dc:	3b01      	subs	r3, #1
 80033de:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d067      	beq.n	80034b4 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	2b0c      	cmp	r3, #12
 80033e8:	d062      	beq.n	80034b0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80033ea:	4b5f      	ldr	r3, [pc, #380]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e0bb      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80033fa:	4b5b      	ldr	r3, [pc, #364]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a5a      	ldr	r2, [pc, #360]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003400:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003404:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003406:	f7fe fc6b 	bl	8001ce0 <HAL_GetTick>
 800340a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800340c:	e008      	b.n	8003420 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800340e:	f7fe fc67 	bl	8001ce0 <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	2b02      	cmp	r3, #2
 800341a:	d901      	bls.n	8003420 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e0a8      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003420:	4b51      	ldr	r3, [pc, #324]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1f0      	bne.n	800340e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800342c:	4b4e      	ldr	r3, [pc, #312]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 800342e:	68da      	ldr	r2, [r3, #12]
 8003430:	4b4e      	ldr	r3, [pc, #312]	; (800356c <HAL_RCC_OscConfig+0x830>)
 8003432:	4013      	ands	r3, r2
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800343c:	3a01      	subs	r2, #1
 800343e:	0112      	lsls	r2, r2, #4
 8003440:	4311      	orrs	r1, r2
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003446:	0212      	lsls	r2, r2, #8
 8003448:	4311      	orrs	r1, r2
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800344e:	0852      	lsrs	r2, r2, #1
 8003450:	3a01      	subs	r2, #1
 8003452:	0552      	lsls	r2, r2, #21
 8003454:	4311      	orrs	r1, r2
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800345a:	0852      	lsrs	r2, r2, #1
 800345c:	3a01      	subs	r2, #1
 800345e:	0652      	lsls	r2, r2, #25
 8003460:	4311      	orrs	r1, r2
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003466:	06d2      	lsls	r2, r2, #27
 8003468:	430a      	orrs	r2, r1
 800346a:	493f      	ldr	r1, [pc, #252]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 800346c:	4313      	orrs	r3, r2
 800346e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003470:	4b3d      	ldr	r3, [pc, #244]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a3c      	ldr	r2, [pc, #240]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003476:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800347a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800347c:	4b3a      	ldr	r3, [pc, #232]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	4a39      	ldr	r2, [pc, #228]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003482:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003486:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003488:	f7fe fc2a 	bl	8001ce0 <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800348e:	e008      	b.n	80034a2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003490:	f7fe fc26 	bl	8001ce0 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b02      	cmp	r3, #2
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e067      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034a2:	4b31      	ldr	r3, [pc, #196]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d0f0      	beq.n	8003490 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034ae:	e05f      	b.n	8003570 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e05e      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034b4:	4b2c      	ldr	r3, [pc, #176]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d157      	bne.n	8003570 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80034c0:	4b29      	ldr	r3, [pc, #164]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a28      	ldr	r2, [pc, #160]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80034c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034cc:	4b26      	ldr	r3, [pc, #152]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	4a25      	ldr	r2, [pc, #148]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80034d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034d8:	f7fe fc02 	bl	8001ce0 <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034e0:	f7fe fbfe 	bl	8001ce0 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e03f      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034f2:	4b1d      	ldr	r3, [pc, #116]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0f0      	beq.n	80034e0 <HAL_RCC_OscConfig+0x7a4>
 80034fe:	e037      	b.n	8003570 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	2b0c      	cmp	r3, #12
 8003504:	d02d      	beq.n	8003562 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003506:	4b18      	ldr	r3, [pc, #96]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a17      	ldr	r2, [pc, #92]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 800350c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003510:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003512:	4b15      	ldr	r3, [pc, #84]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d105      	bne.n	800352a <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800351e:	4b12      	ldr	r3, [pc, #72]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	4a11      	ldr	r2, [pc, #68]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003524:	f023 0303 	bic.w	r3, r3, #3
 8003528:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800352a:	4b0f      	ldr	r3, [pc, #60]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	4a0e      	ldr	r2, [pc, #56]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003530:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003534:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003538:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800353a:	f7fe fbd1 	bl	8001ce0 <HAL_GetTick>
 800353e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003540:	e008      	b.n	8003554 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003542:	f7fe fbcd 	bl	8001ce0 <HAL_GetTick>
 8003546:	4602      	mov	r2, r0
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	2b02      	cmp	r3, #2
 800354e:	d901      	bls.n	8003554 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e00e      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003554:	4b04      	ldr	r3, [pc, #16]	; (8003568 <HAL_RCC_OscConfig+0x82c>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d1f0      	bne.n	8003542 <HAL_RCC_OscConfig+0x806>
 8003560:	e006      	b.n	8003570 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e005      	b.n	8003572 <HAL_RCC_OscConfig+0x836>
 8003566:	bf00      	nop
 8003568:	40021000 	.word	0x40021000
 800356c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3720      	adds	r7, #32
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop

0800357c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e0c8      	b.n	8003722 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003590:	4b66      	ldr	r3, [pc, #408]	; (800372c <HAL_RCC_ClockConfig+0x1b0>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	429a      	cmp	r2, r3
 800359c:	d910      	bls.n	80035c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800359e:	4b63      	ldr	r3, [pc, #396]	; (800372c <HAL_RCC_ClockConfig+0x1b0>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f023 0207 	bic.w	r2, r3, #7
 80035a6:	4961      	ldr	r1, [pc, #388]	; (800372c <HAL_RCC_ClockConfig+0x1b0>)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ae:	4b5f      	ldr	r3, [pc, #380]	; (800372c <HAL_RCC_ClockConfig+0x1b0>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0307 	and.w	r3, r3, #7
 80035b6:	683a      	ldr	r2, [r7, #0]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d001      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e0b0      	b.n	8003722 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d04c      	beq.n	8003666 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	2b03      	cmp	r3, #3
 80035d2:	d107      	bne.n	80035e4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035d4:	4b56      	ldr	r3, [pc, #344]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d121      	bne.n	8003624 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e09e      	b.n	8003722 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d107      	bne.n	80035fc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035ec:	4b50      	ldr	r3, [pc, #320]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d115      	bne.n	8003624 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e092      	b.n	8003722 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d107      	bne.n	8003614 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003604:	4b4a      	ldr	r3, [pc, #296]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d109      	bne.n	8003624 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e086      	b.n	8003722 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003614:	4b46      	ldr	r3, [pc, #280]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e07e      	b.n	8003722 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003624:	4b42      	ldr	r3, [pc, #264]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f023 0203 	bic.w	r2, r3, #3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	493f      	ldr	r1, [pc, #252]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 8003632:	4313      	orrs	r3, r2
 8003634:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003636:	f7fe fb53 	bl	8001ce0 <HAL_GetTick>
 800363a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800363c:	e00a      	b.n	8003654 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800363e:	f7fe fb4f 	bl	8001ce0 <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	f241 3288 	movw	r2, #5000	; 0x1388
 800364c:	4293      	cmp	r3, r2
 800364e:	d901      	bls.n	8003654 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e066      	b.n	8003722 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003654:	4b36      	ldr	r3, [pc, #216]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f003 020c 	and.w	r2, r3, #12
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	429a      	cmp	r2, r3
 8003664:	d1eb      	bne.n	800363e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d008      	beq.n	8003684 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003672:	4b2f      	ldr	r3, [pc, #188]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	492c      	ldr	r1, [pc, #176]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 8003680:	4313      	orrs	r3, r2
 8003682:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003684:	4b29      	ldr	r3, [pc, #164]	; (800372c <HAL_RCC_ClockConfig+0x1b0>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	683a      	ldr	r2, [r7, #0]
 800368e:	429a      	cmp	r2, r3
 8003690:	d210      	bcs.n	80036b4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003692:	4b26      	ldr	r3, [pc, #152]	; (800372c <HAL_RCC_ClockConfig+0x1b0>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f023 0207 	bic.w	r2, r3, #7
 800369a:	4924      	ldr	r1, [pc, #144]	; (800372c <HAL_RCC_ClockConfig+0x1b0>)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	4313      	orrs	r3, r2
 80036a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036a2:	4b22      	ldr	r3, [pc, #136]	; (800372c <HAL_RCC_ClockConfig+0x1b0>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0307 	and.w	r3, r3, #7
 80036aa:	683a      	ldr	r2, [r7, #0]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d001      	beq.n	80036b4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e036      	b.n	8003722 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d008      	beq.n	80036d2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036c0:	4b1b      	ldr	r3, [pc, #108]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	4918      	ldr	r1, [pc, #96]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0308 	and.w	r3, r3, #8
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d009      	beq.n	80036f2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036de:	4b14      	ldr	r3, [pc, #80]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	4910      	ldr	r1, [pc, #64]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 80036ee:	4313      	orrs	r3, r2
 80036f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036f2:	f000 f825 	bl	8003740 <HAL_RCC_GetSysClockFreq>
 80036f6:	4601      	mov	r1, r0
 80036f8:	4b0d      	ldr	r3, [pc, #52]	; (8003730 <HAL_RCC_ClockConfig+0x1b4>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	091b      	lsrs	r3, r3, #4
 80036fe:	f003 030f 	and.w	r3, r3, #15
 8003702:	4a0c      	ldr	r2, [pc, #48]	; (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 8003704:	5cd3      	ldrb	r3, [r2, r3]
 8003706:	f003 031f 	and.w	r3, r3, #31
 800370a:	fa21 f303 	lsr.w	r3, r1, r3
 800370e:	4a0a      	ldr	r2, [pc, #40]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 8003710:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003712:	4b0a      	ldr	r3, [pc, #40]	; (800373c <HAL_RCC_ClockConfig+0x1c0>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4618      	mov	r0, r3
 8003718:	f7fe fa92 	bl	8001c40 <HAL_InitTick>
 800371c:	4603      	mov	r3, r0
 800371e:	72fb      	strb	r3, [r7, #11]

  return status;
 8003720:	7afb      	ldrb	r3, [r7, #11]
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	40022000 	.word	0x40022000
 8003730:	40021000 	.word	0x40021000
 8003734:	08007210 	.word	0x08007210
 8003738:	20000004 	.word	0x20000004
 800373c:	20000008 	.word	0x20000008

08003740 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003740:	b480      	push	{r7}
 8003742:	b089      	sub	sp, #36	; 0x24
 8003744:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003746:	2300      	movs	r3, #0
 8003748:	61fb      	str	r3, [r7, #28]
 800374a:	2300      	movs	r3, #0
 800374c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800374e:	4b3d      	ldr	r3, [pc, #244]	; (8003844 <HAL_RCC_GetSysClockFreq+0x104>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 030c 	and.w	r3, r3, #12
 8003756:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003758:	4b3a      	ldr	r3, [pc, #232]	; (8003844 <HAL_RCC_GetSysClockFreq+0x104>)
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	f003 0303 	and.w	r3, r3, #3
 8003760:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d005      	beq.n	8003774 <HAL_RCC_GetSysClockFreq+0x34>
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	2b0c      	cmp	r3, #12
 800376c:	d121      	bne.n	80037b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2b01      	cmp	r3, #1
 8003772:	d11e      	bne.n	80037b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003774:	4b33      	ldr	r3, [pc, #204]	; (8003844 <HAL_RCC_GetSysClockFreq+0x104>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0308 	and.w	r3, r3, #8
 800377c:	2b00      	cmp	r3, #0
 800377e:	d107      	bne.n	8003790 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003780:	4b30      	ldr	r3, [pc, #192]	; (8003844 <HAL_RCC_GetSysClockFreq+0x104>)
 8003782:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003786:	0a1b      	lsrs	r3, r3, #8
 8003788:	f003 030f 	and.w	r3, r3, #15
 800378c:	61fb      	str	r3, [r7, #28]
 800378e:	e005      	b.n	800379c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003790:	4b2c      	ldr	r3, [pc, #176]	; (8003844 <HAL_RCC_GetSysClockFreq+0x104>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	091b      	lsrs	r3, r3, #4
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800379c:	4a2a      	ldr	r2, [pc, #168]	; (8003848 <HAL_RCC_GetSysClockFreq+0x108>)
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d10d      	bne.n	80037c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037b0:	e00a      	b.n	80037c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	2b04      	cmp	r3, #4
 80037b6:	d102      	bne.n	80037be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80037b8:	4b24      	ldr	r3, [pc, #144]	; (800384c <HAL_RCC_GetSysClockFreq+0x10c>)
 80037ba:	61bb      	str	r3, [r7, #24]
 80037bc:	e004      	b.n	80037c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d101      	bne.n	80037c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037c4:	4b22      	ldr	r3, [pc, #136]	; (8003850 <HAL_RCC_GetSysClockFreq+0x110>)
 80037c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	2b0c      	cmp	r3, #12
 80037cc:	d133      	bne.n	8003836 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80037ce:	4b1d      	ldr	r3, [pc, #116]	; (8003844 <HAL_RCC_GetSysClockFreq+0x104>)
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	f003 0303 	and.w	r3, r3, #3
 80037d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d002      	beq.n	80037e4 <HAL_RCC_GetSysClockFreq+0xa4>
 80037de:	2b03      	cmp	r3, #3
 80037e0:	d003      	beq.n	80037ea <HAL_RCC_GetSysClockFreq+0xaa>
 80037e2:	e005      	b.n	80037f0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80037e4:	4b19      	ldr	r3, [pc, #100]	; (800384c <HAL_RCC_GetSysClockFreq+0x10c>)
 80037e6:	617b      	str	r3, [r7, #20]
      break;
 80037e8:	e005      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80037ea:	4b19      	ldr	r3, [pc, #100]	; (8003850 <HAL_RCC_GetSysClockFreq+0x110>)
 80037ec:	617b      	str	r3, [r7, #20]
      break;
 80037ee:	e002      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	617b      	str	r3, [r7, #20]
      break;
 80037f4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037f6:	4b13      	ldr	r3, [pc, #76]	; (8003844 <HAL_RCC_GetSysClockFreq+0x104>)
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	091b      	lsrs	r3, r3, #4
 80037fc:	f003 0307 	and.w	r3, r3, #7
 8003800:	3301      	adds	r3, #1
 8003802:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003804:	4b0f      	ldr	r3, [pc, #60]	; (8003844 <HAL_RCC_GetSysClockFreq+0x104>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	0a1b      	lsrs	r3, r3, #8
 800380a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800380e:	697a      	ldr	r2, [r7, #20]
 8003810:	fb02 f203 	mul.w	r2, r2, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	fbb2 f3f3 	udiv	r3, r2, r3
 800381a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800381c:	4b09      	ldr	r3, [pc, #36]	; (8003844 <HAL_RCC_GetSysClockFreq+0x104>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	0e5b      	lsrs	r3, r3, #25
 8003822:	f003 0303 	and.w	r3, r3, #3
 8003826:	3301      	adds	r3, #1
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	fbb2 f3f3 	udiv	r3, r2, r3
 8003834:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003836:	69bb      	ldr	r3, [r7, #24]
}
 8003838:	4618      	mov	r0, r3
 800383a:	3724      	adds	r7, #36	; 0x24
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr
 8003844:	40021000 	.word	0x40021000
 8003848:	08007228 	.word	0x08007228
 800384c:	00f42400 	.word	0x00f42400
 8003850:	007a1200 	.word	0x007a1200

08003854 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003854:	b480      	push	{r7}
 8003856:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003858:	4b03      	ldr	r3, [pc, #12]	; (8003868 <HAL_RCC_GetHCLKFreq+0x14>)
 800385a:	681b      	ldr	r3, [r3, #0]
}
 800385c:	4618      	mov	r0, r3
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	20000004 	.word	0x20000004

0800386c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003870:	f7ff fff0 	bl	8003854 <HAL_RCC_GetHCLKFreq>
 8003874:	4601      	mov	r1, r0
 8003876:	4b06      	ldr	r3, [pc, #24]	; (8003890 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	0a1b      	lsrs	r3, r3, #8
 800387c:	f003 0307 	and.w	r3, r3, #7
 8003880:	4a04      	ldr	r2, [pc, #16]	; (8003894 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003882:	5cd3      	ldrb	r3, [r2, r3]
 8003884:	f003 031f 	and.w	r3, r3, #31
 8003888:	fa21 f303 	lsr.w	r3, r1, r3
}
 800388c:	4618      	mov	r0, r3
 800388e:	bd80      	pop	{r7, pc}
 8003890:	40021000 	.word	0x40021000
 8003894:	08007220 	.word	0x08007220

08003898 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800389c:	f7ff ffda 	bl	8003854 <HAL_RCC_GetHCLKFreq>
 80038a0:	4601      	mov	r1, r0
 80038a2:	4b06      	ldr	r3, [pc, #24]	; (80038bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	0adb      	lsrs	r3, r3, #11
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	4a04      	ldr	r2, [pc, #16]	; (80038c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80038ae:	5cd3      	ldrb	r3, [r2, r3]
 80038b0:	f003 031f 	and.w	r3, r3, #31
 80038b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40021000 	.word	0x40021000
 80038c0:	08007220 	.word	0x08007220

080038c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80038cc:	2300      	movs	r3, #0
 80038ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80038d0:	4b2a      	ldr	r3, [pc, #168]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d003      	beq.n	80038e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80038dc:	f7ff f9ca 	bl	8002c74 <HAL_PWREx_GetVoltageRange>
 80038e0:	6178      	str	r0, [r7, #20]
 80038e2:	e014      	b.n	800390e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80038e4:	4b25      	ldr	r3, [pc, #148]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e8:	4a24      	ldr	r2, [pc, #144]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038ee:	6593      	str	r3, [r2, #88]	; 0x58
 80038f0:	4b22      	ldr	r3, [pc, #136]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80038fc:	f7ff f9ba 	bl	8002c74 <HAL_PWREx_GetVoltageRange>
 8003900:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003902:	4b1e      	ldr	r3, [pc, #120]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003906:	4a1d      	ldr	r2, [pc, #116]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003908:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800390c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003914:	d10b      	bne.n	800392e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2b80      	cmp	r3, #128	; 0x80
 800391a:	d919      	bls.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2ba0      	cmp	r3, #160	; 0xa0
 8003920:	d902      	bls.n	8003928 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003922:	2302      	movs	r3, #2
 8003924:	613b      	str	r3, [r7, #16]
 8003926:	e013      	b.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003928:	2301      	movs	r3, #1
 800392a:	613b      	str	r3, [r7, #16]
 800392c:	e010      	b.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b80      	cmp	r3, #128	; 0x80
 8003932:	d902      	bls.n	800393a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003934:	2303      	movs	r3, #3
 8003936:	613b      	str	r3, [r7, #16]
 8003938:	e00a      	b.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b80      	cmp	r3, #128	; 0x80
 800393e:	d102      	bne.n	8003946 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003940:	2302      	movs	r3, #2
 8003942:	613b      	str	r3, [r7, #16]
 8003944:	e004      	b.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b70      	cmp	r3, #112	; 0x70
 800394a:	d101      	bne.n	8003950 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800394c:	2301      	movs	r3, #1
 800394e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003950:	4b0b      	ldr	r3, [pc, #44]	; (8003980 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f023 0207 	bic.w	r2, r3, #7
 8003958:	4909      	ldr	r1, [pc, #36]	; (8003980 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	4313      	orrs	r3, r2
 800395e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003960:	4b07      	ldr	r3, [pc, #28]	; (8003980 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	429a      	cmp	r2, r3
 800396c:	d001      	beq.n	8003972 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e000      	b.n	8003974 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3718      	adds	r7, #24
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	40021000 	.word	0x40021000
 8003980:	40022000 	.word	0x40022000

08003984 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800398c:	2300      	movs	r3, #0
 800398e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003990:	2300      	movs	r3, #0
 8003992:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800399c:	2b00      	cmp	r3, #0
 800399e:	d02f      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039a4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80039a8:	d005      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80039aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80039ae:	d015      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x58>
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d007      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80039b4:	e00f      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80039b6:	4b5d      	ldr	r3, [pc, #372]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	4a5c      	ldr	r2, [pc, #368]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80039bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039c0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039c2:	e00c      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	3304      	adds	r3, #4
 80039c8:	2100      	movs	r1, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 fa44 	bl	8003e58 <RCCEx_PLLSAI1_Config>
 80039d0:	4603      	mov	r3, r0
 80039d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039d4:	e003      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	74fb      	strb	r3, [r7, #19]
      break;
 80039da:	e000      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 80039dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039de:	7cfb      	ldrb	r3, [r7, #19]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10b      	bne.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039e4:	4b51      	ldr	r3, [pc, #324]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80039e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039f2:	494e      	ldr	r1, [pc, #312]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80039fa:	e001      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039fc:	7cfb      	ldrb	r3, [r7, #19]
 80039fe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 809e 	beq.w	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a12:	4b46      	ldr	r3, [pc, #280]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e000      	b.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8003a22:	2300      	movs	r3, #0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00d      	beq.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a28:	4b40      	ldr	r3, [pc, #256]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a2c:	4a3f      	ldr	r2, [pc, #252]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003a2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a32:	6593      	str	r3, [r2, #88]	; 0x58
 8003a34:	4b3d      	ldr	r3, [pc, #244]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a3c:	60bb      	str	r3, [r7, #8]
 8003a3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a40:	2301      	movs	r3, #1
 8003a42:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a44:	4b3a      	ldr	r3, [pc, #232]	; (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a39      	ldr	r2, [pc, #228]	; (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a50:	f7fe f946 	bl	8001ce0 <HAL_GetTick>
 8003a54:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a56:	e009      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a58:	f7fe f942 	bl	8001ce0 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d902      	bls.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	74fb      	strb	r3, [r7, #19]
        break;
 8003a6a:	e005      	b.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a6c:	4b30      	ldr	r3, [pc, #192]	; (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d0ef      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8003a78:	7cfb      	ldrb	r3, [r7, #19]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d15a      	bne.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a7e:	4b2b      	ldr	r3, [pc, #172]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a88:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d01e      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d019      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a9a:	4b24      	ldr	r3, [pc, #144]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aa4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003aa6:	4b21      	ldr	r3, [pc, #132]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aac:	4a1f      	ldr	r2, [pc, #124]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003aae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ab2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ab6:	4b1d      	ldr	r3, [pc, #116]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003abc:	4a1b      	ldr	r2, [pc, #108]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003abe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ac2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ac6:	4a19      	ldr	r2, [pc, #100]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d016      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad8:	f7fe f902 	bl	8001ce0 <HAL_GetTick>
 8003adc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ade:	e00b      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ae0:	f7fe f8fe 	bl	8001ce0 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d902      	bls.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	74fb      	strb	r3, [r7, #19]
            break;
 8003af6:	e006      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003af8:	4b0c      	ldr	r3, [pc, #48]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0ec      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 8003b06:	7cfb      	ldrb	r3, [r7, #19]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d10b      	bne.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b0c:	4b07      	ldr	r3, [pc, #28]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b12:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b1a:	4904      	ldr	r1, [pc, #16]	; (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003b22:	e009      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b24:	7cfb      	ldrb	r3, [r7, #19]
 8003b26:	74bb      	strb	r3, [r7, #18]
 8003b28:	e006      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8003b2a:	bf00      	nop
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b34:	7cfb      	ldrb	r3, [r7, #19]
 8003b36:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b38:	7c7b      	ldrb	r3, [r7, #17]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d105      	bne.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b3e:	4b9e      	ldr	r3, [pc, #632]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b42:	4a9d      	ldr	r2, [pc, #628]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003b44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b48:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00a      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b56:	4b98      	ldr	r3, [pc, #608]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5c:	f023 0203 	bic.w	r2, r3, #3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a1b      	ldr	r3, [r3, #32]
 8003b64:	4994      	ldr	r1, [pc, #592]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003b66:	4313      	orrs	r3, r2
 8003b68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0302 	and.w	r3, r3, #2
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00a      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b78:	4b8f      	ldr	r3, [pc, #572]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b7e:	f023 020c 	bic.w	r2, r3, #12
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b86:	498c      	ldr	r1, [pc, #560]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0304 	and.w	r3, r3, #4
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00a      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b9a:	4b87      	ldr	r3, [pc, #540]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba8:	4983      	ldr	r1, [pc, #524]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0308 	and.w	r3, r3, #8
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d00a      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x24e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003bbc:	4b7e      	ldr	r3, [pc, #504]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bca:	497b      	ldr	r1, [pc, #492]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0320 	and.w	r3, r3, #32
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00a      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003bde:	4b76      	ldr	r3, [pc, #472]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bec:	4972      	ldr	r1, [pc, #456]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00a      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c00:	4b6d      	ldr	r3, [pc, #436]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c06:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c0e:	496a      	ldr	r1, [pc, #424]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00a      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c22:	4b65      	ldr	r3, [pc, #404]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c28:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c30:	4961      	ldr	r1, [pc, #388]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d00a      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c44:	4b5c      	ldr	r3, [pc, #368]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c4a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c52:	4959      	ldr	r1, [pc, #356]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00a      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c66:	4b54      	ldr	r3, [pc, #336]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c6c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c74:	4950      	ldr	r1, [pc, #320]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00a      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c88:	4b4b      	ldr	r3, [pc, #300]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c8e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c96:	4948      	ldr	r1, [pc, #288]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00a      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003caa:	4b43      	ldr	r3, [pc, #268]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003cac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003cb0:	f023 0203 	bic.w	r2, r3, #3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb8:	493f      	ldr	r1, [pc, #252]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d028      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x39a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ccc:	4b3a      	ldr	r3, [pc, #232]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cd2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cda:	4937      	ldr	r1, [pc, #220]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ce6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cea:	d106      	bne.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x376>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cec:	4b32      	ldr	r3, [pc, #200]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	4a31      	ldr	r2, [pc, #196]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003cf2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cf6:	60d3      	str	r3, [r2, #12]
 8003cf8:	e011      	b.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x39a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cfe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d02:	d10c      	bne.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x39a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	3304      	adds	r3, #4
 8003d08:	2101      	movs	r1, #1
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f000 f8a4 	bl	8003e58 <RCCEx_PLLSAI1_Config>
 8003d10:	4603      	mov	r3, r0
 8003d12:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003d14:	7cfb      	ldrb	r3, [r7, #19]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x39a>
        {
          /* set overall return value */
          status = ret;
 8003d1a:	7cfb      	ldrb	r3, [r7, #19]
 8003d1c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d028      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003d2a:	4b23      	ldr	r3, [pc, #140]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d30:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d38:	491f      	ldr	r1, [pc, #124]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d44:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d48:	d106      	bne.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d4a:	4b1b      	ldr	r3, [pc, #108]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	4a1a      	ldr	r2, [pc, #104]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d54:	60d3      	str	r3, [r2, #12]
 8003d56:	e011      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d60:	d10c      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	3304      	adds	r3, #4
 8003d66:	2101      	movs	r1, #1
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f000 f875 	bl	8003e58 <RCCEx_PLLSAI1_Config>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d72:	7cfb      	ldrb	r3, [r7, #19]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d001      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
      {
        /* set overall return value */
        status = ret;
 8003d78:	7cfb      	ldrb	r3, [r7, #19]
 8003d7a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d02b      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d88:	4b0b      	ldr	r3, [pc, #44]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d8e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d96:	4908      	ldr	r1, [pc, #32]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003da6:	d109      	bne.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x438>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003da8:	4b03      	ldr	r3, [pc, #12]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	4a02      	ldr	r2, [pc, #8]	; (8003db8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003dae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003db2:	60d3      	str	r3, [r2, #12]
 8003db4:	e014      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
 8003db6:	bf00      	nop
 8003db8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dc0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003dc4:	d10c      	bne.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	3304      	adds	r3, #4
 8003dca:	2101      	movs	r1, #1
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f000 f843 	bl	8003e58 <RCCEx_PLLSAI1_Config>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003dd6:	7cfb      	ldrb	r3, [r7, #19]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* set overall return value */
        status = ret;
 8003ddc:	7cfb      	ldrb	r3, [r7, #19]
 8003dde:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d01c      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003dec:	4b19      	ldr	r3, [pc, #100]	; (8003e54 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8003dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003df2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dfa:	4916      	ldr	r1, [pc, #88]	; (8003e54 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e0a:	d10c      	bne.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	3304      	adds	r3, #4
 8003e10:	2102      	movs	r1, #2
 8003e12:	4618      	mov	r0, r3
 8003e14:	f000 f820 	bl	8003e58 <RCCEx_PLLSAI1_Config>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e1c:	7cfb      	ldrb	r3, [r7, #19]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d001      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      {
        /* set overall return value */
        status = ret;
 8003e22:	7cfb      	ldrb	r3, [r7, #19]
 8003e24:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00a      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e32:	4b08      	ldr	r3, [pc, #32]	; (8003e54 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8003e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e40:	4904      	ldr	r1, [pc, #16]	; (8003e54 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003e48:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3718      	adds	r7, #24
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	40021000 	.word	0x40021000

08003e58 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e62:	2300      	movs	r3, #0
 8003e64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e66:	4b73      	ldr	r3, [pc, #460]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	f003 0303 	and.w	r3, r3, #3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d018      	beq.n	8003ea4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003e72:	4b70      	ldr	r3, [pc, #448]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	f003 0203 	and.w	r2, r3, #3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d10d      	bne.n	8003e9e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
       ||
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d009      	beq.n	8003e9e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003e8a:	4b6a      	ldr	r3, [pc, #424]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	091b      	lsrs	r3, r3, #4
 8003e90:	f003 0307 	and.w	r3, r3, #7
 8003e94:	1c5a      	adds	r2, r3, #1
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
       ||
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d044      	beq.n	8003f28 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	73fb      	strb	r3, [r7, #15]
 8003ea2:	e041      	b.n	8003f28 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d00c      	beq.n	8003ec6 <RCCEx_PLLSAI1_Config+0x6e>
 8003eac:	2b03      	cmp	r3, #3
 8003eae:	d013      	beq.n	8003ed8 <RCCEx_PLLSAI1_Config+0x80>
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d120      	bne.n	8003ef6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003eb4:	4b5f      	ldr	r3, [pc, #380]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d11d      	bne.n	8003efc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ec4:	e01a      	b.n	8003efc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ec6:	4b5b      	ldr	r3, [pc, #364]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d116      	bne.n	8003f00 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ed6:	e013      	b.n	8003f00 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ed8:	4b56      	ldr	r3, [pc, #344]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d10f      	bne.n	8003f04 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ee4:	4b53      	ldr	r3, [pc, #332]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d109      	bne.n	8003f04 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ef4:	e006      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	73fb      	strb	r3, [r7, #15]
      break;
 8003efa:	e004      	b.n	8003f06 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003efc:	bf00      	nop
 8003efe:	e002      	b.n	8003f06 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003f00:	bf00      	nop
 8003f02:	e000      	b.n	8003f06 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003f04:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f06:	7bfb      	ldrb	r3, [r7, #15]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d10d      	bne.n	8003f28 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f0c:	4b49      	ldr	r3, [pc, #292]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6819      	ldr	r1, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	3b01      	subs	r3, #1
 8003f1e:	011b      	lsls	r3, r3, #4
 8003f20:	430b      	orrs	r3, r1
 8003f22:	4944      	ldr	r1, [pc, #272]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f24:	4313      	orrs	r3, r2
 8003f26:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f28:	7bfb      	ldrb	r3, [r7, #15]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d17c      	bne.n	8004028 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003f2e:	4b41      	ldr	r3, [pc, #260]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a40      	ldr	r2, [pc, #256]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f34:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f3a:	f7fd fed1 	bl	8001ce0 <HAL_GetTick>
 8003f3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f40:	e009      	b.n	8003f56 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f42:	f7fd fecd 	bl	8001ce0 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d902      	bls.n	8003f56 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	73fb      	strb	r3, [r7, #15]
        break;
 8003f54:	e005      	b.n	8003f62 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f56:	4b37      	ldr	r3, [pc, #220]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d1ef      	bne.n	8003f42 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003f62:	7bfb      	ldrb	r3, [r7, #15]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d15f      	bne.n	8004028 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d110      	bne.n	8003f90 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f6e:	4b31      	ldr	r3, [pc, #196]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f70:	691b      	ldr	r3, [r3, #16]
 8003f72:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003f76:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	6892      	ldr	r2, [r2, #8]
 8003f7e:	0211      	lsls	r1, r2, #8
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	68d2      	ldr	r2, [r2, #12]
 8003f84:	06d2      	lsls	r2, r2, #27
 8003f86:	430a      	orrs	r2, r1
 8003f88:	492a      	ldr	r1, [pc, #168]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	610b      	str	r3, [r1, #16]
 8003f8e:	e027      	b.n	8003fe0 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d112      	bne.n	8003fbc <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f96:	4b27      	ldr	r3, [pc, #156]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003f9e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	6892      	ldr	r2, [r2, #8]
 8003fa6:	0211      	lsls	r1, r2, #8
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	6912      	ldr	r2, [r2, #16]
 8003fac:	0852      	lsrs	r2, r2, #1
 8003fae:	3a01      	subs	r2, #1
 8003fb0:	0552      	lsls	r2, r2, #21
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	491f      	ldr	r1, [pc, #124]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	610b      	str	r3, [r1, #16]
 8003fba:	e011      	b.n	8003fe0 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fbc:	4b1d      	ldr	r3, [pc, #116]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003fc4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	6892      	ldr	r2, [r2, #8]
 8003fcc:	0211      	lsls	r1, r2, #8
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	6952      	ldr	r2, [r2, #20]
 8003fd2:	0852      	lsrs	r2, r2, #1
 8003fd4:	3a01      	subs	r2, #1
 8003fd6:	0652      	lsls	r2, r2, #25
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	4916      	ldr	r1, [pc, #88]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003fe0:	4b14      	ldr	r3, [pc, #80]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a13      	ldr	r2, [pc, #76]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003fe6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003fea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fec:	f7fd fe78 	bl	8001ce0 <HAL_GetTick>
 8003ff0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ff2:	e009      	b.n	8004008 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ff4:	f7fd fe74 	bl	8001ce0 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d902      	bls.n	8004008 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	73fb      	strb	r3, [r7, #15]
          break;
 8004006:	e005      	b.n	8004014 <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004008:	4b0a      	ldr	r3, [pc, #40]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d0ef      	beq.n	8003ff4 <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 8004014:	7bfb      	ldrb	r3, [r7, #15]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d106      	bne.n	8004028 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800401a:	4b06      	ldr	r3, [pc, #24]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 800401c:	691a      	ldr	r2, [r3, #16]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	4904      	ldr	r1, [pc, #16]	; (8004034 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004024:	4313      	orrs	r3, r2
 8004026:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004028:	7bfb      	ldrb	r3, [r7, #15]
}
 800402a:	4618      	mov	r0, r3
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	40021000 	.word	0x40021000

08004038 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e040      	b.n	80040cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fd fd6c 	bl	8001b38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2224      	movs	r2, #36	; 0x24
 8004064:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0201 	bic.w	r2, r2, #1
 8004074:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f8c0 	bl	80041fc <UART_SetConfig>
 800407c:	4603      	mov	r3, r0
 800407e:	2b01      	cmp	r3, #1
 8004080:	d101      	bne.n	8004086 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e022      	b.n	80040cc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408a:	2b00      	cmp	r3, #0
 800408c:	d002      	beq.n	8004094 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 fb12 	bl	80046b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	685a      	ldr	r2, [r3, #4]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80040a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80040b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f042 0201 	orr.w	r2, r2, #1
 80040c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 fb99 	bl	80047fc <UART_CheckIdleState>
 80040ca:	4603      	mov	r3, r0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3708      	adds	r7, #8
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b08a      	sub	sp, #40	; 0x28
 80040d8:	af02      	add	r7, sp, #8
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	603b      	str	r3, [r7, #0]
 80040e0:	4613      	mov	r3, r2
 80040e2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040e8:	2b20      	cmp	r3, #32
 80040ea:	f040 8081 	bne.w	80041f0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d002      	beq.n	80040fa <HAL_UART_Transmit+0x26>
 80040f4:	88fb      	ldrh	r3, [r7, #6]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e079      	b.n	80041f2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004104:	2b01      	cmp	r3, #1
 8004106:	d101      	bne.n	800410c <HAL_UART_Transmit+0x38>
 8004108:	2302      	movs	r3, #2
 800410a:	e072      	b.n	80041f2 <HAL_UART_Transmit+0x11e>
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2221      	movs	r2, #33	; 0x21
 800411e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004120:	f7fd fdde 	bl	8001ce0 <HAL_GetTick>
 8004124:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	88fa      	ldrh	r2, [r7, #6]
 800412a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	88fa      	ldrh	r2, [r7, #6]
 8004132:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800413e:	d108      	bne.n	8004152 <HAL_UART_Transmit+0x7e>
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d104      	bne.n	8004152 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8004148:	2300      	movs	r3, #0
 800414a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	61bb      	str	r3, [r7, #24]
 8004150:	e003      	b.n	800415a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004156:	2300      	movs	r3, #0
 8004158:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8004162:	e02d      	b.n	80041c0 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	9300      	str	r3, [sp, #0]
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	2200      	movs	r2, #0
 800416c:	2180      	movs	r1, #128	; 0x80
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f000 fb89 	bl	8004886 <UART_WaitOnFlagUntilTimeout>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e039      	b.n	80041f2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d10b      	bne.n	800419c <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	881a      	ldrh	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004190:	b292      	uxth	r2, r2
 8004192:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	3302      	adds	r3, #2
 8004198:	61bb      	str	r3, [r7, #24]
 800419a:	e008      	b.n	80041ae <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	781a      	ldrb	r2, [r3, #0]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	b292      	uxth	r2, r2
 80041a6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	3301      	adds	r3, #1
 80041ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	3b01      	subs	r3, #1
 80041b8:	b29a      	uxth	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1cb      	bne.n	8004164 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	9300      	str	r3, [sp, #0]
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	2200      	movs	r2, #0
 80041d4:	2140      	movs	r1, #64	; 0x40
 80041d6:	68f8      	ldr	r0, [r7, #12]
 80041d8:	f000 fb55 	bl	8004886 <UART_WaitOnFlagUntilTimeout>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d001      	beq.n	80041e6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e005      	b.n	80041f2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2220      	movs	r2, #32
 80041ea:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80041ec:	2300      	movs	r3, #0
 80041ee:	e000      	b.n	80041f2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80041f0:	2302      	movs	r3, #2
  }
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3720      	adds	r7, #32
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
	...

080041fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041fc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004200:	b088      	sub	sp, #32
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004206:	2300      	movs	r3, #0
 8004208:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	431a      	orrs	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	431a      	orrs	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	69db      	ldr	r3, [r3, #28]
 800421e:	4313      	orrs	r3, r2
 8004220:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	4ba4      	ldr	r3, [pc, #656]	; (80044bc <UART_SetConfig+0x2c0>)
 800422a:	4013      	ands	r3, r2
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	6812      	ldr	r2, [r2, #0]
 8004230:	69f9      	ldr	r1, [r7, #28]
 8004232:	430b      	orrs	r3, r1
 8004234:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68da      	ldr	r2, [r3, #12]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	699b      	ldr	r3, [r3, #24]
 8004250:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a9a      	ldr	r2, [pc, #616]	; (80044c0 <UART_SetConfig+0x2c4>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d004      	beq.n	8004266 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a1b      	ldr	r3, [r3, #32]
 8004260:	69fa      	ldr	r2, [r7, #28]
 8004262:	4313      	orrs	r3, r2
 8004264:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	69fa      	ldr	r2, [r7, #28]
 8004276:	430a      	orrs	r2, r1
 8004278:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a91      	ldr	r2, [pc, #580]	; (80044c4 <UART_SetConfig+0x2c8>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d121      	bne.n	80042c8 <UART_SetConfig+0xcc>
 8004284:	4b90      	ldr	r3, [pc, #576]	; (80044c8 <UART_SetConfig+0x2cc>)
 8004286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	2b03      	cmp	r3, #3
 8004290:	d816      	bhi.n	80042c0 <UART_SetConfig+0xc4>
 8004292:	a201      	add	r2, pc, #4	; (adr r2, 8004298 <UART_SetConfig+0x9c>)
 8004294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004298:	080042a9 	.word	0x080042a9
 800429c:	080042b5 	.word	0x080042b5
 80042a0:	080042af 	.word	0x080042af
 80042a4:	080042bb 	.word	0x080042bb
 80042a8:	2301      	movs	r3, #1
 80042aa:	76fb      	strb	r3, [r7, #27]
 80042ac:	e0be      	b.n	800442c <UART_SetConfig+0x230>
 80042ae:	2302      	movs	r3, #2
 80042b0:	76fb      	strb	r3, [r7, #27]
 80042b2:	e0bb      	b.n	800442c <UART_SetConfig+0x230>
 80042b4:	2304      	movs	r3, #4
 80042b6:	76fb      	strb	r3, [r7, #27]
 80042b8:	e0b8      	b.n	800442c <UART_SetConfig+0x230>
 80042ba:	2308      	movs	r3, #8
 80042bc:	76fb      	strb	r3, [r7, #27]
 80042be:	e0b5      	b.n	800442c <UART_SetConfig+0x230>
 80042c0:	2310      	movs	r3, #16
 80042c2:	76fb      	strb	r3, [r7, #27]
 80042c4:	bf00      	nop
 80042c6:	e0b1      	b.n	800442c <UART_SetConfig+0x230>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a7f      	ldr	r2, [pc, #508]	; (80044cc <UART_SetConfig+0x2d0>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d134      	bne.n	800433c <UART_SetConfig+0x140>
 80042d2:	4b7d      	ldr	r3, [pc, #500]	; (80044c8 <UART_SetConfig+0x2cc>)
 80042d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042d8:	f003 030c 	and.w	r3, r3, #12
 80042dc:	2b0c      	cmp	r3, #12
 80042de:	d829      	bhi.n	8004334 <UART_SetConfig+0x138>
 80042e0:	a201      	add	r2, pc, #4	; (adr r2, 80042e8 <UART_SetConfig+0xec>)
 80042e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e6:	bf00      	nop
 80042e8:	0800431d 	.word	0x0800431d
 80042ec:	08004335 	.word	0x08004335
 80042f0:	08004335 	.word	0x08004335
 80042f4:	08004335 	.word	0x08004335
 80042f8:	08004329 	.word	0x08004329
 80042fc:	08004335 	.word	0x08004335
 8004300:	08004335 	.word	0x08004335
 8004304:	08004335 	.word	0x08004335
 8004308:	08004323 	.word	0x08004323
 800430c:	08004335 	.word	0x08004335
 8004310:	08004335 	.word	0x08004335
 8004314:	08004335 	.word	0x08004335
 8004318:	0800432f 	.word	0x0800432f
 800431c:	2300      	movs	r3, #0
 800431e:	76fb      	strb	r3, [r7, #27]
 8004320:	e084      	b.n	800442c <UART_SetConfig+0x230>
 8004322:	2302      	movs	r3, #2
 8004324:	76fb      	strb	r3, [r7, #27]
 8004326:	e081      	b.n	800442c <UART_SetConfig+0x230>
 8004328:	2304      	movs	r3, #4
 800432a:	76fb      	strb	r3, [r7, #27]
 800432c:	e07e      	b.n	800442c <UART_SetConfig+0x230>
 800432e:	2308      	movs	r3, #8
 8004330:	76fb      	strb	r3, [r7, #27]
 8004332:	e07b      	b.n	800442c <UART_SetConfig+0x230>
 8004334:	2310      	movs	r3, #16
 8004336:	76fb      	strb	r3, [r7, #27]
 8004338:	bf00      	nop
 800433a:	e077      	b.n	800442c <UART_SetConfig+0x230>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a63      	ldr	r2, [pc, #396]	; (80044d0 <UART_SetConfig+0x2d4>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d120      	bne.n	8004388 <UART_SetConfig+0x18c>
 8004346:	4b60      	ldr	r3, [pc, #384]	; (80044c8 <UART_SetConfig+0x2cc>)
 8004348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800434c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004350:	2b10      	cmp	r3, #16
 8004352:	d00f      	beq.n	8004374 <UART_SetConfig+0x178>
 8004354:	2b10      	cmp	r3, #16
 8004356:	d802      	bhi.n	800435e <UART_SetConfig+0x162>
 8004358:	2b00      	cmp	r3, #0
 800435a:	d005      	beq.n	8004368 <UART_SetConfig+0x16c>
 800435c:	e010      	b.n	8004380 <UART_SetConfig+0x184>
 800435e:	2b20      	cmp	r3, #32
 8004360:	d005      	beq.n	800436e <UART_SetConfig+0x172>
 8004362:	2b30      	cmp	r3, #48	; 0x30
 8004364:	d009      	beq.n	800437a <UART_SetConfig+0x17e>
 8004366:	e00b      	b.n	8004380 <UART_SetConfig+0x184>
 8004368:	2300      	movs	r3, #0
 800436a:	76fb      	strb	r3, [r7, #27]
 800436c:	e05e      	b.n	800442c <UART_SetConfig+0x230>
 800436e:	2302      	movs	r3, #2
 8004370:	76fb      	strb	r3, [r7, #27]
 8004372:	e05b      	b.n	800442c <UART_SetConfig+0x230>
 8004374:	2304      	movs	r3, #4
 8004376:	76fb      	strb	r3, [r7, #27]
 8004378:	e058      	b.n	800442c <UART_SetConfig+0x230>
 800437a:	2308      	movs	r3, #8
 800437c:	76fb      	strb	r3, [r7, #27]
 800437e:	e055      	b.n	800442c <UART_SetConfig+0x230>
 8004380:	2310      	movs	r3, #16
 8004382:	76fb      	strb	r3, [r7, #27]
 8004384:	bf00      	nop
 8004386:	e051      	b.n	800442c <UART_SetConfig+0x230>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a51      	ldr	r2, [pc, #324]	; (80044d4 <UART_SetConfig+0x2d8>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d120      	bne.n	80043d4 <UART_SetConfig+0x1d8>
 8004392:	4b4d      	ldr	r3, [pc, #308]	; (80044c8 <UART_SetConfig+0x2cc>)
 8004394:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004398:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800439c:	2b40      	cmp	r3, #64	; 0x40
 800439e:	d00f      	beq.n	80043c0 <UART_SetConfig+0x1c4>
 80043a0:	2b40      	cmp	r3, #64	; 0x40
 80043a2:	d802      	bhi.n	80043aa <UART_SetConfig+0x1ae>
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d005      	beq.n	80043b4 <UART_SetConfig+0x1b8>
 80043a8:	e010      	b.n	80043cc <UART_SetConfig+0x1d0>
 80043aa:	2b80      	cmp	r3, #128	; 0x80
 80043ac:	d005      	beq.n	80043ba <UART_SetConfig+0x1be>
 80043ae:	2bc0      	cmp	r3, #192	; 0xc0
 80043b0:	d009      	beq.n	80043c6 <UART_SetConfig+0x1ca>
 80043b2:	e00b      	b.n	80043cc <UART_SetConfig+0x1d0>
 80043b4:	2300      	movs	r3, #0
 80043b6:	76fb      	strb	r3, [r7, #27]
 80043b8:	e038      	b.n	800442c <UART_SetConfig+0x230>
 80043ba:	2302      	movs	r3, #2
 80043bc:	76fb      	strb	r3, [r7, #27]
 80043be:	e035      	b.n	800442c <UART_SetConfig+0x230>
 80043c0:	2304      	movs	r3, #4
 80043c2:	76fb      	strb	r3, [r7, #27]
 80043c4:	e032      	b.n	800442c <UART_SetConfig+0x230>
 80043c6:	2308      	movs	r3, #8
 80043c8:	76fb      	strb	r3, [r7, #27]
 80043ca:	e02f      	b.n	800442c <UART_SetConfig+0x230>
 80043cc:	2310      	movs	r3, #16
 80043ce:	76fb      	strb	r3, [r7, #27]
 80043d0:	bf00      	nop
 80043d2:	e02b      	b.n	800442c <UART_SetConfig+0x230>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a39      	ldr	r2, [pc, #228]	; (80044c0 <UART_SetConfig+0x2c4>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d124      	bne.n	8004428 <UART_SetConfig+0x22c>
 80043de:	4b3a      	ldr	r3, [pc, #232]	; (80044c8 <UART_SetConfig+0x2cc>)
 80043e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043e4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80043e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043ec:	d012      	beq.n	8004414 <UART_SetConfig+0x218>
 80043ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043f2:	d802      	bhi.n	80043fa <UART_SetConfig+0x1fe>
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d007      	beq.n	8004408 <UART_SetConfig+0x20c>
 80043f8:	e012      	b.n	8004420 <UART_SetConfig+0x224>
 80043fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043fe:	d006      	beq.n	800440e <UART_SetConfig+0x212>
 8004400:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004404:	d009      	beq.n	800441a <UART_SetConfig+0x21e>
 8004406:	e00b      	b.n	8004420 <UART_SetConfig+0x224>
 8004408:	2300      	movs	r3, #0
 800440a:	76fb      	strb	r3, [r7, #27]
 800440c:	e00e      	b.n	800442c <UART_SetConfig+0x230>
 800440e:	2302      	movs	r3, #2
 8004410:	76fb      	strb	r3, [r7, #27]
 8004412:	e00b      	b.n	800442c <UART_SetConfig+0x230>
 8004414:	2304      	movs	r3, #4
 8004416:	76fb      	strb	r3, [r7, #27]
 8004418:	e008      	b.n	800442c <UART_SetConfig+0x230>
 800441a:	2308      	movs	r3, #8
 800441c:	76fb      	strb	r3, [r7, #27]
 800441e:	e005      	b.n	800442c <UART_SetConfig+0x230>
 8004420:	2310      	movs	r3, #16
 8004422:	76fb      	strb	r3, [r7, #27]
 8004424:	bf00      	nop
 8004426:	e001      	b.n	800442c <UART_SetConfig+0x230>
 8004428:	2310      	movs	r3, #16
 800442a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a23      	ldr	r2, [pc, #140]	; (80044c0 <UART_SetConfig+0x2c4>)
 8004432:	4293      	cmp	r3, r2
 8004434:	f040 8085 	bne.w	8004542 <UART_SetConfig+0x346>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004438:	7efb      	ldrb	r3, [r7, #27]
 800443a:	2b08      	cmp	r3, #8
 800443c:	d823      	bhi.n	8004486 <UART_SetConfig+0x28a>
 800443e:	a201      	add	r2, pc, #4	; (adr r2, 8004444 <UART_SetConfig+0x248>)
 8004440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004444:	08004469 	.word	0x08004469
 8004448:	08004487 	.word	0x08004487
 800444c:	08004471 	.word	0x08004471
 8004450:	08004487 	.word	0x08004487
 8004454:	08004477 	.word	0x08004477
 8004458:	08004487 	.word	0x08004487
 800445c:	08004487 	.word	0x08004487
 8004460:	08004487 	.word	0x08004487
 8004464:	0800447f 	.word	0x0800447f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004468:	f7ff fa00 	bl	800386c <HAL_RCC_GetPCLK1Freq>
 800446c:	6178      	str	r0, [r7, #20]
        break;
 800446e:	e00f      	b.n	8004490 <UART_SetConfig+0x294>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004470:	4b19      	ldr	r3, [pc, #100]	; (80044d8 <UART_SetConfig+0x2dc>)
 8004472:	617b      	str	r3, [r7, #20]
        break;
 8004474:	e00c      	b.n	8004490 <UART_SetConfig+0x294>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004476:	f7ff f963 	bl	8003740 <HAL_RCC_GetSysClockFreq>
 800447a:	6178      	str	r0, [r7, #20]
        break;
 800447c:	e008      	b.n	8004490 <UART_SetConfig+0x294>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800447e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004482:	617b      	str	r3, [r7, #20]
        break;
 8004484:	e004      	b.n	8004490 <UART_SetConfig+0x294>
      default:
        pclk = 0U;
 8004486:	2300      	movs	r3, #0
 8004488:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	76bb      	strb	r3, [r7, #26]
        break;
 800448e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	2b00      	cmp	r3, #0
 8004494:	f000 8102 	beq.w	800469c <UART_SetConfig+0x4a0>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	4613      	mov	r3, r2
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	4413      	add	r3, r2
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d305      	bcc.n	80044b4 <UART_SetConfig+0x2b8>
          (pclk > (4096U * huart->Init.BaudRate)))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80044ae:	697a      	ldr	r2, [r7, #20]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d913      	bls.n	80044dc <UART_SetConfig+0x2e0>
      {
        ret = HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	76bb      	strb	r3, [r7, #26]
 80044b8:	e0f0      	b.n	800469c <UART_SetConfig+0x4a0>
 80044ba:	bf00      	nop
 80044bc:	efff69f3 	.word	0xefff69f3
 80044c0:	40008000 	.word	0x40008000
 80044c4:	40013800 	.word	0x40013800
 80044c8:	40021000 	.word	0x40021000
 80044cc:	40004400 	.word	0x40004400
 80044d0:	40004800 	.word	0x40004800
 80044d4:	40004c00 	.word	0x40004c00
 80044d8:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	4619      	mov	r1, r3
 80044e0:	f04f 0200 	mov.w	r2, #0
 80044e4:	f04f 0300 	mov.w	r3, #0
 80044e8:	f04f 0400 	mov.w	r4, #0
 80044ec:	0214      	lsls	r4, r2, #8
 80044ee:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80044f2:	020b      	lsls	r3, r1, #8
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	6852      	ldr	r2, [r2, #4]
 80044f8:	0852      	lsrs	r2, r2, #1
 80044fa:	4611      	mov	r1, r2
 80044fc:	f04f 0200 	mov.w	r2, #0
 8004500:	eb13 0b01 	adds.w	fp, r3, r1
 8004504:	eb44 0c02 	adc.w	ip, r4, r2
 8004508:	4658      	mov	r0, fp
 800450a:	4661      	mov	r1, ip
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f04f 0400 	mov.w	r4, #0
 8004514:	461a      	mov	r2, r3
 8004516:	4623      	mov	r3, r4
 8004518:	f7fc fb9e 	bl	8000c58 <__aeabi_uldivmod>
 800451c:	4603      	mov	r3, r0
 800451e:	460c      	mov	r4, r1
 8004520:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004528:	d308      	bcc.n	800453c <UART_SetConfig+0x340>
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004530:	d204      	bcs.n	800453c <UART_SetConfig+0x340>
        {
          huart->Instance->BRR = usartdiv;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	693a      	ldr	r2, [r7, #16]
 8004538:	60da      	str	r2, [r3, #12]
 800453a:	e0af      	b.n	800469c <UART_SetConfig+0x4a0>
        }
        else
        {
          ret = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	76bb      	strb	r3, [r7, #26]
 8004540:	e0ac      	b.n	800469c <UART_SetConfig+0x4a0>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	69db      	ldr	r3, [r3, #28]
 8004546:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800454a:	d15b      	bne.n	8004604 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800454c:	7efb      	ldrb	r3, [r7, #27]
 800454e:	2b08      	cmp	r3, #8
 8004550:	d827      	bhi.n	80045a2 <UART_SetConfig+0x3a6>
 8004552:	a201      	add	r2, pc, #4	; (adr r2, 8004558 <UART_SetConfig+0x35c>)
 8004554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004558:	0800457d 	.word	0x0800457d
 800455c:	08004585 	.word	0x08004585
 8004560:	0800458d 	.word	0x0800458d
 8004564:	080045a3 	.word	0x080045a3
 8004568:	08004593 	.word	0x08004593
 800456c:	080045a3 	.word	0x080045a3
 8004570:	080045a3 	.word	0x080045a3
 8004574:	080045a3 	.word	0x080045a3
 8004578:	0800459b 	.word	0x0800459b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800457c:	f7ff f976 	bl	800386c <HAL_RCC_GetPCLK1Freq>
 8004580:	6178      	str	r0, [r7, #20]
        break;
 8004582:	e013      	b.n	80045ac <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004584:	f7ff f988 	bl	8003898 <HAL_RCC_GetPCLK2Freq>
 8004588:	6178      	str	r0, [r7, #20]
        break;
 800458a:	e00f      	b.n	80045ac <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800458c:	4b49      	ldr	r3, [pc, #292]	; (80046b4 <UART_SetConfig+0x4b8>)
 800458e:	617b      	str	r3, [r7, #20]
        break;
 8004590:	e00c      	b.n	80045ac <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004592:	f7ff f8d5 	bl	8003740 <HAL_RCC_GetSysClockFreq>
 8004596:	6178      	str	r0, [r7, #20]
        break;
 8004598:	e008      	b.n	80045ac <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800459a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800459e:	617b      	str	r3, [r7, #20]
        break;
 80045a0:	e004      	b.n	80045ac <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80045a2:	2300      	movs	r3, #0
 80045a4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	76bb      	strb	r3, [r7, #26]
        break;
 80045aa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d074      	beq.n	800469c <UART_SetConfig+0x4a0>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	005a      	lsls	r2, r3, #1
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	085b      	lsrs	r3, r3, #1
 80045bc:	441a      	add	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	2b0f      	cmp	r3, #15
 80045ce:	d916      	bls.n	80045fe <UART_SetConfig+0x402>
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045d6:	d212      	bcs.n	80045fe <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	b29b      	uxth	r3, r3
 80045dc:	f023 030f 	bic.w	r3, r3, #15
 80045e0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	085b      	lsrs	r3, r3, #1
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	89fb      	ldrh	r3, [r7, #14]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	89fa      	ldrh	r2, [r7, #14]
 80045fa:	60da      	str	r2, [r3, #12]
 80045fc:	e04e      	b.n	800469c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	76bb      	strb	r3, [r7, #26]
 8004602:	e04b      	b.n	800469c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004604:	7efb      	ldrb	r3, [r7, #27]
 8004606:	2b08      	cmp	r3, #8
 8004608:	d827      	bhi.n	800465a <UART_SetConfig+0x45e>
 800460a:	a201      	add	r2, pc, #4	; (adr r2, 8004610 <UART_SetConfig+0x414>)
 800460c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004610:	08004635 	.word	0x08004635
 8004614:	0800463d 	.word	0x0800463d
 8004618:	08004645 	.word	0x08004645
 800461c:	0800465b 	.word	0x0800465b
 8004620:	0800464b 	.word	0x0800464b
 8004624:	0800465b 	.word	0x0800465b
 8004628:	0800465b 	.word	0x0800465b
 800462c:	0800465b 	.word	0x0800465b
 8004630:	08004653 	.word	0x08004653
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004634:	f7ff f91a 	bl	800386c <HAL_RCC_GetPCLK1Freq>
 8004638:	6178      	str	r0, [r7, #20]
        break;
 800463a:	e013      	b.n	8004664 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800463c:	f7ff f92c 	bl	8003898 <HAL_RCC_GetPCLK2Freq>
 8004640:	6178      	str	r0, [r7, #20]
        break;
 8004642:	e00f      	b.n	8004664 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004644:	4b1b      	ldr	r3, [pc, #108]	; (80046b4 <UART_SetConfig+0x4b8>)
 8004646:	617b      	str	r3, [r7, #20]
        break;
 8004648:	e00c      	b.n	8004664 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800464a:	f7ff f879 	bl	8003740 <HAL_RCC_GetSysClockFreq>
 800464e:	6178      	str	r0, [r7, #20]
        break;
 8004650:	e008      	b.n	8004664 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004652:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004656:	617b      	str	r3, [r7, #20]
        break;
 8004658:	e004      	b.n	8004664 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800465a:	2300      	movs	r3, #0
 800465c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	76bb      	strb	r3, [r7, #26]
        break;
 8004662:	bf00      	nop
    }

    if (pclk != 0U)
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d018      	beq.n	800469c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	085a      	lsrs	r2, r3, #1
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	441a      	add	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	fbb2 f3f3 	udiv	r3, r2, r3
 800467c:	b29b      	uxth	r3, r3
 800467e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	2b0f      	cmp	r3, #15
 8004684:	d908      	bls.n	8004698 <UART_SetConfig+0x49c>
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800468c:	d204      	bcs.n	8004698 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	60da      	str	r2, [r3, #12]
 8004696:	e001      	b.n	800469c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80046a8:	7ebb      	ldrb	r3, [r7, #26]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3720      	adds	r7, #32
 80046ae:	46bd      	mov	sp, r7
 80046b0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80046b4:	00f42400 	.word	0x00f42400

080046b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00a      	beq.n	80046e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	430a      	orrs	r2, r1
 80046e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00a      	beq.n	8004704 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	430a      	orrs	r2, r1
 8004702:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004708:	f003 0304 	and.w	r3, r3, #4
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00a      	beq.n	8004726 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	430a      	orrs	r2, r1
 8004724:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472a:	f003 0308 	and.w	r3, r3, #8
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00a      	beq.n	8004748 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	430a      	orrs	r2, r1
 8004746:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474c:	f003 0310 	and.w	r3, r3, #16
 8004750:	2b00      	cmp	r3, #0
 8004752:	d00a      	beq.n	800476a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	430a      	orrs	r2, r1
 8004768:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800476e:	f003 0320 	and.w	r3, r3, #32
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00a      	beq.n	800478c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	430a      	orrs	r2, r1
 800478a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004794:	2b00      	cmp	r3, #0
 8004796:	d01a      	beq.n	80047ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	430a      	orrs	r2, r1
 80047ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047b6:	d10a      	bne.n	80047ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	430a      	orrs	r2, r1
 80047cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00a      	beq.n	80047f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	430a      	orrs	r2, r1
 80047ee:	605a      	str	r2, [r3, #4]
  }
}
 80047f0:	bf00      	nop
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b086      	sub	sp, #24
 8004800:	af02      	add	r7, sp, #8
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800480a:	f7fd fa69 	bl	8001ce0 <HAL_GetTick>
 800480e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0308 	and.w	r3, r3, #8
 800481a:	2b08      	cmp	r3, #8
 800481c:	d10e      	bne.n	800483c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800481e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 f82a 	bl	8004886 <UART_WaitOnFlagUntilTimeout>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d001      	beq.n	800483c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e020      	b.n	800487e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0304 	and.w	r3, r3, #4
 8004846:	2b04      	cmp	r3, #4
 8004848:	d10e      	bne.n	8004868 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800484a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800484e:	9300      	str	r3, [sp, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2200      	movs	r2, #0
 8004854:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 f814 	bl	8004886 <UART_WaitOnFlagUntilTimeout>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	e00a      	b.n	800487e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2220      	movs	r2, #32
 800486c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2220      	movs	r2, #32
 8004872:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}

08004886 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004886:	b580      	push	{r7, lr}
 8004888:	b084      	sub	sp, #16
 800488a:	af00      	add	r7, sp, #0
 800488c:	60f8      	str	r0, [r7, #12]
 800488e:	60b9      	str	r1, [r7, #8]
 8004890:	603b      	str	r3, [r7, #0]
 8004892:	4613      	mov	r3, r2
 8004894:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004896:	e05d      	b.n	8004954 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800489e:	d059      	beq.n	8004954 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048a0:	f7fd fa1e 	bl	8001ce0 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	69ba      	ldr	r2, [r7, #24]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d302      	bcc.n	80048b6 <UART_WaitOnFlagUntilTimeout+0x30>
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d11b      	bne.n	80048ee <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80048c4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689a      	ldr	r2, [r3, #8]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f022 0201 	bic.w	r2, r2, #1
 80048d4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2220      	movs	r2, #32
 80048da:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2220      	movs	r2, #32
 80048e0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e042      	b.n	8004974 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0304 	and.w	r3, r3, #4
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d02b      	beq.n	8004954 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004906:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800490a:	d123      	bne.n	8004954 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004914:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004924:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f022 0201 	bic.w	r2, r2, #1
 8004934:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2220      	movs	r2, #32
 800493a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2220      	movs	r2, #32
 8004940:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2220      	movs	r2, #32
 8004946:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e00f      	b.n	8004974 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	69da      	ldr	r2, [r3, #28]
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	4013      	ands	r3, r2
 800495e:	68ba      	ldr	r2, [r7, #8]
 8004960:	429a      	cmp	r2, r3
 8004962:	bf0c      	ite	eq
 8004964:	2301      	moveq	r3, #1
 8004966:	2300      	movne	r3, #0
 8004968:	b2db      	uxtb	r3, r3
 800496a:	461a      	mov	r2, r3
 800496c:	79fb      	ldrb	r3, [r7, #7]
 800496e:	429a      	cmp	r2, r3
 8004970:	d092      	beq.n	8004898 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004972:	2300      	movs	r3, #0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3710      	adds	r7, #16
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <__errno>:
 800497c:	4b01      	ldr	r3, [pc, #4]	; (8004984 <__errno+0x8>)
 800497e:	6818      	ldr	r0, [r3, #0]
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	20000010 	.word	0x20000010

08004988 <__libc_init_array>:
 8004988:	b570      	push	{r4, r5, r6, lr}
 800498a:	4e0d      	ldr	r6, [pc, #52]	; (80049c0 <__libc_init_array+0x38>)
 800498c:	4c0d      	ldr	r4, [pc, #52]	; (80049c4 <__libc_init_array+0x3c>)
 800498e:	1ba4      	subs	r4, r4, r6
 8004990:	10a4      	asrs	r4, r4, #2
 8004992:	2500      	movs	r5, #0
 8004994:	42a5      	cmp	r5, r4
 8004996:	d109      	bne.n	80049ac <__libc_init_array+0x24>
 8004998:	4e0b      	ldr	r6, [pc, #44]	; (80049c8 <__libc_init_array+0x40>)
 800499a:	4c0c      	ldr	r4, [pc, #48]	; (80049cc <__libc_init_array+0x44>)
 800499c:	f002 fbec 	bl	8007178 <_init>
 80049a0:	1ba4      	subs	r4, r4, r6
 80049a2:	10a4      	asrs	r4, r4, #2
 80049a4:	2500      	movs	r5, #0
 80049a6:	42a5      	cmp	r5, r4
 80049a8:	d105      	bne.n	80049b6 <__libc_init_array+0x2e>
 80049aa:	bd70      	pop	{r4, r5, r6, pc}
 80049ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80049b0:	4798      	blx	r3
 80049b2:	3501      	adds	r5, #1
 80049b4:	e7ee      	b.n	8004994 <__libc_init_array+0xc>
 80049b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80049ba:	4798      	blx	r3
 80049bc:	3501      	adds	r5, #1
 80049be:	e7f2      	b.n	80049a6 <__libc_init_array+0x1e>
 80049c0:	08007520 	.word	0x08007520
 80049c4:	08007520 	.word	0x08007520
 80049c8:	08007520 	.word	0x08007520
 80049cc:	08007524 	.word	0x08007524

080049d0 <memset>:
 80049d0:	4402      	add	r2, r0
 80049d2:	4603      	mov	r3, r0
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d100      	bne.n	80049da <memset+0xa>
 80049d8:	4770      	bx	lr
 80049da:	f803 1b01 	strb.w	r1, [r3], #1
 80049de:	e7f9      	b.n	80049d4 <memset+0x4>

080049e0 <__cvt>:
 80049e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049e4:	ec55 4b10 	vmov	r4, r5, d0
 80049e8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80049ea:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80049ee:	2d00      	cmp	r5, #0
 80049f0:	460e      	mov	r6, r1
 80049f2:	4691      	mov	r9, r2
 80049f4:	4619      	mov	r1, r3
 80049f6:	bfb8      	it	lt
 80049f8:	4622      	movlt	r2, r4
 80049fa:	462b      	mov	r3, r5
 80049fc:	f027 0720 	bic.w	r7, r7, #32
 8004a00:	bfbb      	ittet	lt
 8004a02:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004a06:	461d      	movlt	r5, r3
 8004a08:	2300      	movge	r3, #0
 8004a0a:	232d      	movlt	r3, #45	; 0x2d
 8004a0c:	bfb8      	it	lt
 8004a0e:	4614      	movlt	r4, r2
 8004a10:	2f46      	cmp	r7, #70	; 0x46
 8004a12:	700b      	strb	r3, [r1, #0]
 8004a14:	d004      	beq.n	8004a20 <__cvt+0x40>
 8004a16:	2f45      	cmp	r7, #69	; 0x45
 8004a18:	d100      	bne.n	8004a1c <__cvt+0x3c>
 8004a1a:	3601      	adds	r6, #1
 8004a1c:	2102      	movs	r1, #2
 8004a1e:	e000      	b.n	8004a22 <__cvt+0x42>
 8004a20:	2103      	movs	r1, #3
 8004a22:	ab03      	add	r3, sp, #12
 8004a24:	9301      	str	r3, [sp, #4]
 8004a26:	ab02      	add	r3, sp, #8
 8004a28:	9300      	str	r3, [sp, #0]
 8004a2a:	4632      	mov	r2, r6
 8004a2c:	4653      	mov	r3, sl
 8004a2e:	ec45 4b10 	vmov	d0, r4, r5
 8004a32:	f000 fdf9 	bl	8005628 <_dtoa_r>
 8004a36:	2f47      	cmp	r7, #71	; 0x47
 8004a38:	4680      	mov	r8, r0
 8004a3a:	d102      	bne.n	8004a42 <__cvt+0x62>
 8004a3c:	f019 0f01 	tst.w	r9, #1
 8004a40:	d026      	beq.n	8004a90 <__cvt+0xb0>
 8004a42:	2f46      	cmp	r7, #70	; 0x46
 8004a44:	eb08 0906 	add.w	r9, r8, r6
 8004a48:	d111      	bne.n	8004a6e <__cvt+0x8e>
 8004a4a:	f898 3000 	ldrb.w	r3, [r8]
 8004a4e:	2b30      	cmp	r3, #48	; 0x30
 8004a50:	d10a      	bne.n	8004a68 <__cvt+0x88>
 8004a52:	2200      	movs	r2, #0
 8004a54:	2300      	movs	r3, #0
 8004a56:	4620      	mov	r0, r4
 8004a58:	4629      	mov	r1, r5
 8004a5a:	f7fc f83d 	bl	8000ad8 <__aeabi_dcmpeq>
 8004a5e:	b918      	cbnz	r0, 8004a68 <__cvt+0x88>
 8004a60:	f1c6 0601 	rsb	r6, r6, #1
 8004a64:	f8ca 6000 	str.w	r6, [sl]
 8004a68:	f8da 3000 	ldr.w	r3, [sl]
 8004a6c:	4499      	add	r9, r3
 8004a6e:	2200      	movs	r2, #0
 8004a70:	2300      	movs	r3, #0
 8004a72:	4620      	mov	r0, r4
 8004a74:	4629      	mov	r1, r5
 8004a76:	f7fc f82f 	bl	8000ad8 <__aeabi_dcmpeq>
 8004a7a:	b938      	cbnz	r0, 8004a8c <__cvt+0xac>
 8004a7c:	2230      	movs	r2, #48	; 0x30
 8004a7e:	9b03      	ldr	r3, [sp, #12]
 8004a80:	454b      	cmp	r3, r9
 8004a82:	d205      	bcs.n	8004a90 <__cvt+0xb0>
 8004a84:	1c59      	adds	r1, r3, #1
 8004a86:	9103      	str	r1, [sp, #12]
 8004a88:	701a      	strb	r2, [r3, #0]
 8004a8a:	e7f8      	b.n	8004a7e <__cvt+0x9e>
 8004a8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004a90:	9b03      	ldr	r3, [sp, #12]
 8004a92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a94:	eba3 0308 	sub.w	r3, r3, r8
 8004a98:	4640      	mov	r0, r8
 8004a9a:	6013      	str	r3, [r2, #0]
 8004a9c:	b004      	add	sp, #16
 8004a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004aa2 <__exponent>:
 8004aa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004aa4:	2900      	cmp	r1, #0
 8004aa6:	4604      	mov	r4, r0
 8004aa8:	bfba      	itte	lt
 8004aaa:	4249      	neglt	r1, r1
 8004aac:	232d      	movlt	r3, #45	; 0x2d
 8004aae:	232b      	movge	r3, #43	; 0x2b
 8004ab0:	2909      	cmp	r1, #9
 8004ab2:	f804 2b02 	strb.w	r2, [r4], #2
 8004ab6:	7043      	strb	r3, [r0, #1]
 8004ab8:	dd20      	ble.n	8004afc <__exponent+0x5a>
 8004aba:	f10d 0307 	add.w	r3, sp, #7
 8004abe:	461f      	mov	r7, r3
 8004ac0:	260a      	movs	r6, #10
 8004ac2:	fb91 f5f6 	sdiv	r5, r1, r6
 8004ac6:	fb06 1115 	mls	r1, r6, r5, r1
 8004aca:	3130      	adds	r1, #48	; 0x30
 8004acc:	2d09      	cmp	r5, #9
 8004ace:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004ad2:	f103 32ff 	add.w	r2, r3, #4294967295
 8004ad6:	4629      	mov	r1, r5
 8004ad8:	dc09      	bgt.n	8004aee <__exponent+0x4c>
 8004ada:	3130      	adds	r1, #48	; 0x30
 8004adc:	3b02      	subs	r3, #2
 8004ade:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004ae2:	42bb      	cmp	r3, r7
 8004ae4:	4622      	mov	r2, r4
 8004ae6:	d304      	bcc.n	8004af2 <__exponent+0x50>
 8004ae8:	1a10      	subs	r0, r2, r0
 8004aea:	b003      	add	sp, #12
 8004aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004aee:	4613      	mov	r3, r2
 8004af0:	e7e7      	b.n	8004ac2 <__exponent+0x20>
 8004af2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004af6:	f804 2b01 	strb.w	r2, [r4], #1
 8004afa:	e7f2      	b.n	8004ae2 <__exponent+0x40>
 8004afc:	2330      	movs	r3, #48	; 0x30
 8004afe:	4419      	add	r1, r3
 8004b00:	7083      	strb	r3, [r0, #2]
 8004b02:	1d02      	adds	r2, r0, #4
 8004b04:	70c1      	strb	r1, [r0, #3]
 8004b06:	e7ef      	b.n	8004ae8 <__exponent+0x46>

08004b08 <_printf_float>:
 8004b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b0c:	b08d      	sub	sp, #52	; 0x34
 8004b0e:	460c      	mov	r4, r1
 8004b10:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004b14:	4616      	mov	r6, r2
 8004b16:	461f      	mov	r7, r3
 8004b18:	4605      	mov	r5, r0
 8004b1a:	f001 fcb7 	bl	800648c <_localeconv_r>
 8004b1e:	6803      	ldr	r3, [r0, #0]
 8004b20:	9304      	str	r3, [sp, #16]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7fb fb5c 	bl	80001e0 <strlen>
 8004b28:	2300      	movs	r3, #0
 8004b2a:	930a      	str	r3, [sp, #40]	; 0x28
 8004b2c:	f8d8 3000 	ldr.w	r3, [r8]
 8004b30:	9005      	str	r0, [sp, #20]
 8004b32:	3307      	adds	r3, #7
 8004b34:	f023 0307 	bic.w	r3, r3, #7
 8004b38:	f103 0208 	add.w	r2, r3, #8
 8004b3c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004b40:	f8d4 b000 	ldr.w	fp, [r4]
 8004b44:	f8c8 2000 	str.w	r2, [r8]
 8004b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004b50:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004b54:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004b58:	9307      	str	r3, [sp, #28]
 8004b5a:	f8cd 8018 	str.w	r8, [sp, #24]
 8004b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b62:	4ba7      	ldr	r3, [pc, #668]	; (8004e00 <_printf_float+0x2f8>)
 8004b64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b68:	f7fb ffe8 	bl	8000b3c <__aeabi_dcmpun>
 8004b6c:	bb70      	cbnz	r0, 8004bcc <_printf_float+0xc4>
 8004b6e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b72:	4ba3      	ldr	r3, [pc, #652]	; (8004e00 <_printf_float+0x2f8>)
 8004b74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b78:	f7fb ffc2 	bl	8000b00 <__aeabi_dcmple>
 8004b7c:	bb30      	cbnz	r0, 8004bcc <_printf_float+0xc4>
 8004b7e:	2200      	movs	r2, #0
 8004b80:	2300      	movs	r3, #0
 8004b82:	4640      	mov	r0, r8
 8004b84:	4649      	mov	r1, r9
 8004b86:	f7fb ffb1 	bl	8000aec <__aeabi_dcmplt>
 8004b8a:	b110      	cbz	r0, 8004b92 <_printf_float+0x8a>
 8004b8c:	232d      	movs	r3, #45	; 0x2d
 8004b8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b92:	4a9c      	ldr	r2, [pc, #624]	; (8004e04 <_printf_float+0x2fc>)
 8004b94:	4b9c      	ldr	r3, [pc, #624]	; (8004e08 <_printf_float+0x300>)
 8004b96:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004b9a:	bf8c      	ite	hi
 8004b9c:	4690      	movhi	r8, r2
 8004b9e:	4698      	movls	r8, r3
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	f02b 0204 	bic.w	r2, fp, #4
 8004ba6:	6123      	str	r3, [r4, #16]
 8004ba8:	6022      	str	r2, [r4, #0]
 8004baa:	f04f 0900 	mov.w	r9, #0
 8004bae:	9700      	str	r7, [sp, #0]
 8004bb0:	4633      	mov	r3, r6
 8004bb2:	aa0b      	add	r2, sp, #44	; 0x2c
 8004bb4:	4621      	mov	r1, r4
 8004bb6:	4628      	mov	r0, r5
 8004bb8:	f000 f9e6 	bl	8004f88 <_printf_common>
 8004bbc:	3001      	adds	r0, #1
 8004bbe:	f040 808d 	bne.w	8004cdc <_printf_float+0x1d4>
 8004bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8004bc6:	b00d      	add	sp, #52	; 0x34
 8004bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bcc:	4642      	mov	r2, r8
 8004bce:	464b      	mov	r3, r9
 8004bd0:	4640      	mov	r0, r8
 8004bd2:	4649      	mov	r1, r9
 8004bd4:	f7fb ffb2 	bl	8000b3c <__aeabi_dcmpun>
 8004bd8:	b110      	cbz	r0, 8004be0 <_printf_float+0xd8>
 8004bda:	4a8c      	ldr	r2, [pc, #560]	; (8004e0c <_printf_float+0x304>)
 8004bdc:	4b8c      	ldr	r3, [pc, #560]	; (8004e10 <_printf_float+0x308>)
 8004bde:	e7da      	b.n	8004b96 <_printf_float+0x8e>
 8004be0:	6861      	ldr	r1, [r4, #4]
 8004be2:	1c4b      	adds	r3, r1, #1
 8004be4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8004be8:	a80a      	add	r0, sp, #40	; 0x28
 8004bea:	d13e      	bne.n	8004c6a <_printf_float+0x162>
 8004bec:	2306      	movs	r3, #6
 8004bee:	6063      	str	r3, [r4, #4]
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004bf6:	ab09      	add	r3, sp, #36	; 0x24
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	ec49 8b10 	vmov	d0, r8, r9
 8004bfe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004c02:	6022      	str	r2, [r4, #0]
 8004c04:	f8cd a004 	str.w	sl, [sp, #4]
 8004c08:	6861      	ldr	r1, [r4, #4]
 8004c0a:	4628      	mov	r0, r5
 8004c0c:	f7ff fee8 	bl	80049e0 <__cvt>
 8004c10:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8004c14:	2b47      	cmp	r3, #71	; 0x47
 8004c16:	4680      	mov	r8, r0
 8004c18:	d109      	bne.n	8004c2e <_printf_float+0x126>
 8004c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c1c:	1cd8      	adds	r0, r3, #3
 8004c1e:	db02      	blt.n	8004c26 <_printf_float+0x11e>
 8004c20:	6862      	ldr	r2, [r4, #4]
 8004c22:	4293      	cmp	r3, r2
 8004c24:	dd47      	ble.n	8004cb6 <_printf_float+0x1ae>
 8004c26:	f1aa 0a02 	sub.w	sl, sl, #2
 8004c2a:	fa5f fa8a 	uxtb.w	sl, sl
 8004c2e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004c32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c34:	d824      	bhi.n	8004c80 <_printf_float+0x178>
 8004c36:	3901      	subs	r1, #1
 8004c38:	4652      	mov	r2, sl
 8004c3a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004c3e:	9109      	str	r1, [sp, #36]	; 0x24
 8004c40:	f7ff ff2f 	bl	8004aa2 <__exponent>
 8004c44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c46:	1813      	adds	r3, r2, r0
 8004c48:	2a01      	cmp	r2, #1
 8004c4a:	4681      	mov	r9, r0
 8004c4c:	6123      	str	r3, [r4, #16]
 8004c4e:	dc02      	bgt.n	8004c56 <_printf_float+0x14e>
 8004c50:	6822      	ldr	r2, [r4, #0]
 8004c52:	07d1      	lsls	r1, r2, #31
 8004c54:	d501      	bpl.n	8004c5a <_printf_float+0x152>
 8004c56:	3301      	adds	r3, #1
 8004c58:	6123      	str	r3, [r4, #16]
 8004c5a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d0a5      	beq.n	8004bae <_printf_float+0xa6>
 8004c62:	232d      	movs	r3, #45	; 0x2d
 8004c64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c68:	e7a1      	b.n	8004bae <_printf_float+0xa6>
 8004c6a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004c6e:	f000 8177 	beq.w	8004f60 <_printf_float+0x458>
 8004c72:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004c76:	d1bb      	bne.n	8004bf0 <_printf_float+0xe8>
 8004c78:	2900      	cmp	r1, #0
 8004c7a:	d1b9      	bne.n	8004bf0 <_printf_float+0xe8>
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e7b6      	b.n	8004bee <_printf_float+0xe6>
 8004c80:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004c84:	d119      	bne.n	8004cba <_printf_float+0x1b2>
 8004c86:	2900      	cmp	r1, #0
 8004c88:	6863      	ldr	r3, [r4, #4]
 8004c8a:	dd0c      	ble.n	8004ca6 <_printf_float+0x19e>
 8004c8c:	6121      	str	r1, [r4, #16]
 8004c8e:	b913      	cbnz	r3, 8004c96 <_printf_float+0x18e>
 8004c90:	6822      	ldr	r2, [r4, #0]
 8004c92:	07d2      	lsls	r2, r2, #31
 8004c94:	d502      	bpl.n	8004c9c <_printf_float+0x194>
 8004c96:	3301      	adds	r3, #1
 8004c98:	440b      	add	r3, r1
 8004c9a:	6123      	str	r3, [r4, #16]
 8004c9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c9e:	65a3      	str	r3, [r4, #88]	; 0x58
 8004ca0:	f04f 0900 	mov.w	r9, #0
 8004ca4:	e7d9      	b.n	8004c5a <_printf_float+0x152>
 8004ca6:	b913      	cbnz	r3, 8004cae <_printf_float+0x1a6>
 8004ca8:	6822      	ldr	r2, [r4, #0]
 8004caa:	07d0      	lsls	r0, r2, #31
 8004cac:	d501      	bpl.n	8004cb2 <_printf_float+0x1aa>
 8004cae:	3302      	adds	r3, #2
 8004cb0:	e7f3      	b.n	8004c9a <_printf_float+0x192>
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e7f1      	b.n	8004c9a <_printf_float+0x192>
 8004cb6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004cba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	db05      	blt.n	8004cce <_printf_float+0x1c6>
 8004cc2:	6822      	ldr	r2, [r4, #0]
 8004cc4:	6123      	str	r3, [r4, #16]
 8004cc6:	07d1      	lsls	r1, r2, #31
 8004cc8:	d5e8      	bpl.n	8004c9c <_printf_float+0x194>
 8004cca:	3301      	adds	r3, #1
 8004ccc:	e7e5      	b.n	8004c9a <_printf_float+0x192>
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	bfd4      	ite	le
 8004cd2:	f1c3 0302 	rsble	r3, r3, #2
 8004cd6:	2301      	movgt	r3, #1
 8004cd8:	4413      	add	r3, r2
 8004cda:	e7de      	b.n	8004c9a <_printf_float+0x192>
 8004cdc:	6823      	ldr	r3, [r4, #0]
 8004cde:	055a      	lsls	r2, r3, #21
 8004ce0:	d407      	bmi.n	8004cf2 <_printf_float+0x1ea>
 8004ce2:	6923      	ldr	r3, [r4, #16]
 8004ce4:	4642      	mov	r2, r8
 8004ce6:	4631      	mov	r1, r6
 8004ce8:	4628      	mov	r0, r5
 8004cea:	47b8      	blx	r7
 8004cec:	3001      	adds	r0, #1
 8004cee:	d12b      	bne.n	8004d48 <_printf_float+0x240>
 8004cf0:	e767      	b.n	8004bc2 <_printf_float+0xba>
 8004cf2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004cf6:	f240 80dc 	bls.w	8004eb2 <_printf_float+0x3aa>
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d02:	f7fb fee9 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d06:	2800      	cmp	r0, #0
 8004d08:	d033      	beq.n	8004d72 <_printf_float+0x26a>
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	4a41      	ldr	r2, [pc, #260]	; (8004e14 <_printf_float+0x30c>)
 8004d0e:	4631      	mov	r1, r6
 8004d10:	4628      	mov	r0, r5
 8004d12:	47b8      	blx	r7
 8004d14:	3001      	adds	r0, #1
 8004d16:	f43f af54 	beq.w	8004bc2 <_printf_float+0xba>
 8004d1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	db02      	blt.n	8004d28 <_printf_float+0x220>
 8004d22:	6823      	ldr	r3, [r4, #0]
 8004d24:	07d8      	lsls	r0, r3, #31
 8004d26:	d50f      	bpl.n	8004d48 <_printf_float+0x240>
 8004d28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d2c:	4631      	mov	r1, r6
 8004d2e:	4628      	mov	r0, r5
 8004d30:	47b8      	blx	r7
 8004d32:	3001      	adds	r0, #1
 8004d34:	f43f af45 	beq.w	8004bc2 <_printf_float+0xba>
 8004d38:	f04f 0800 	mov.w	r8, #0
 8004d3c:	f104 091a 	add.w	r9, r4, #26
 8004d40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d42:	3b01      	subs	r3, #1
 8004d44:	4543      	cmp	r3, r8
 8004d46:	dc09      	bgt.n	8004d5c <_printf_float+0x254>
 8004d48:	6823      	ldr	r3, [r4, #0]
 8004d4a:	079b      	lsls	r3, r3, #30
 8004d4c:	f100 8103 	bmi.w	8004f56 <_printf_float+0x44e>
 8004d50:	68e0      	ldr	r0, [r4, #12]
 8004d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d54:	4298      	cmp	r0, r3
 8004d56:	bfb8      	it	lt
 8004d58:	4618      	movlt	r0, r3
 8004d5a:	e734      	b.n	8004bc6 <_printf_float+0xbe>
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	464a      	mov	r2, r9
 8004d60:	4631      	mov	r1, r6
 8004d62:	4628      	mov	r0, r5
 8004d64:	47b8      	blx	r7
 8004d66:	3001      	adds	r0, #1
 8004d68:	f43f af2b 	beq.w	8004bc2 <_printf_float+0xba>
 8004d6c:	f108 0801 	add.w	r8, r8, #1
 8004d70:	e7e6      	b.n	8004d40 <_printf_float+0x238>
 8004d72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	dc2b      	bgt.n	8004dd0 <_printf_float+0x2c8>
 8004d78:	2301      	movs	r3, #1
 8004d7a:	4a26      	ldr	r2, [pc, #152]	; (8004e14 <_printf_float+0x30c>)
 8004d7c:	4631      	mov	r1, r6
 8004d7e:	4628      	mov	r0, r5
 8004d80:	47b8      	blx	r7
 8004d82:	3001      	adds	r0, #1
 8004d84:	f43f af1d 	beq.w	8004bc2 <_printf_float+0xba>
 8004d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d8a:	b923      	cbnz	r3, 8004d96 <_printf_float+0x28e>
 8004d8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d8e:	b913      	cbnz	r3, 8004d96 <_printf_float+0x28e>
 8004d90:	6823      	ldr	r3, [r4, #0]
 8004d92:	07d9      	lsls	r1, r3, #31
 8004d94:	d5d8      	bpl.n	8004d48 <_printf_float+0x240>
 8004d96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d9a:	4631      	mov	r1, r6
 8004d9c:	4628      	mov	r0, r5
 8004d9e:	47b8      	blx	r7
 8004da0:	3001      	adds	r0, #1
 8004da2:	f43f af0e 	beq.w	8004bc2 <_printf_float+0xba>
 8004da6:	f04f 0900 	mov.w	r9, #0
 8004daa:	f104 0a1a 	add.w	sl, r4, #26
 8004dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004db0:	425b      	negs	r3, r3
 8004db2:	454b      	cmp	r3, r9
 8004db4:	dc01      	bgt.n	8004dba <_printf_float+0x2b2>
 8004db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004db8:	e794      	b.n	8004ce4 <_printf_float+0x1dc>
 8004dba:	2301      	movs	r3, #1
 8004dbc:	4652      	mov	r2, sl
 8004dbe:	4631      	mov	r1, r6
 8004dc0:	4628      	mov	r0, r5
 8004dc2:	47b8      	blx	r7
 8004dc4:	3001      	adds	r0, #1
 8004dc6:	f43f aefc 	beq.w	8004bc2 <_printf_float+0xba>
 8004dca:	f109 0901 	add.w	r9, r9, #1
 8004dce:	e7ee      	b.n	8004dae <_printf_float+0x2a6>
 8004dd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004dd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	bfa8      	it	ge
 8004dd8:	461a      	movge	r2, r3
 8004dda:	2a00      	cmp	r2, #0
 8004ddc:	4691      	mov	r9, r2
 8004dde:	dd07      	ble.n	8004df0 <_printf_float+0x2e8>
 8004de0:	4613      	mov	r3, r2
 8004de2:	4631      	mov	r1, r6
 8004de4:	4642      	mov	r2, r8
 8004de6:	4628      	mov	r0, r5
 8004de8:	47b8      	blx	r7
 8004dea:	3001      	adds	r0, #1
 8004dec:	f43f aee9 	beq.w	8004bc2 <_printf_float+0xba>
 8004df0:	f104 031a 	add.w	r3, r4, #26
 8004df4:	f04f 0b00 	mov.w	fp, #0
 8004df8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dfc:	9306      	str	r3, [sp, #24]
 8004dfe:	e015      	b.n	8004e2c <_printf_float+0x324>
 8004e00:	7fefffff 	.word	0x7fefffff
 8004e04:	08007260 	.word	0x08007260
 8004e08:	0800725c 	.word	0x0800725c
 8004e0c:	08007268 	.word	0x08007268
 8004e10:	08007264 	.word	0x08007264
 8004e14:	0800726c 	.word	0x0800726c
 8004e18:	2301      	movs	r3, #1
 8004e1a:	9a06      	ldr	r2, [sp, #24]
 8004e1c:	4631      	mov	r1, r6
 8004e1e:	4628      	mov	r0, r5
 8004e20:	47b8      	blx	r7
 8004e22:	3001      	adds	r0, #1
 8004e24:	f43f aecd 	beq.w	8004bc2 <_printf_float+0xba>
 8004e28:	f10b 0b01 	add.w	fp, fp, #1
 8004e2c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004e30:	ebaa 0309 	sub.w	r3, sl, r9
 8004e34:	455b      	cmp	r3, fp
 8004e36:	dcef      	bgt.n	8004e18 <_printf_float+0x310>
 8004e38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	44d0      	add	r8, sl
 8004e40:	db15      	blt.n	8004e6e <_printf_float+0x366>
 8004e42:	6823      	ldr	r3, [r4, #0]
 8004e44:	07da      	lsls	r2, r3, #31
 8004e46:	d412      	bmi.n	8004e6e <_printf_float+0x366>
 8004e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e4c:	eba3 020a 	sub.w	r2, r3, sl
 8004e50:	eba3 0a01 	sub.w	sl, r3, r1
 8004e54:	4592      	cmp	sl, r2
 8004e56:	bfa8      	it	ge
 8004e58:	4692      	movge	sl, r2
 8004e5a:	f1ba 0f00 	cmp.w	sl, #0
 8004e5e:	dc0e      	bgt.n	8004e7e <_printf_float+0x376>
 8004e60:	f04f 0800 	mov.w	r8, #0
 8004e64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004e68:	f104 091a 	add.w	r9, r4, #26
 8004e6c:	e019      	b.n	8004ea2 <_printf_float+0x39a>
 8004e6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e72:	4631      	mov	r1, r6
 8004e74:	4628      	mov	r0, r5
 8004e76:	47b8      	blx	r7
 8004e78:	3001      	adds	r0, #1
 8004e7a:	d1e5      	bne.n	8004e48 <_printf_float+0x340>
 8004e7c:	e6a1      	b.n	8004bc2 <_printf_float+0xba>
 8004e7e:	4653      	mov	r3, sl
 8004e80:	4642      	mov	r2, r8
 8004e82:	4631      	mov	r1, r6
 8004e84:	4628      	mov	r0, r5
 8004e86:	47b8      	blx	r7
 8004e88:	3001      	adds	r0, #1
 8004e8a:	d1e9      	bne.n	8004e60 <_printf_float+0x358>
 8004e8c:	e699      	b.n	8004bc2 <_printf_float+0xba>
 8004e8e:	2301      	movs	r3, #1
 8004e90:	464a      	mov	r2, r9
 8004e92:	4631      	mov	r1, r6
 8004e94:	4628      	mov	r0, r5
 8004e96:	47b8      	blx	r7
 8004e98:	3001      	adds	r0, #1
 8004e9a:	f43f ae92 	beq.w	8004bc2 <_printf_float+0xba>
 8004e9e:	f108 0801 	add.w	r8, r8, #1
 8004ea2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ea6:	1a9b      	subs	r3, r3, r2
 8004ea8:	eba3 030a 	sub.w	r3, r3, sl
 8004eac:	4543      	cmp	r3, r8
 8004eae:	dcee      	bgt.n	8004e8e <_printf_float+0x386>
 8004eb0:	e74a      	b.n	8004d48 <_printf_float+0x240>
 8004eb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004eb4:	2a01      	cmp	r2, #1
 8004eb6:	dc01      	bgt.n	8004ebc <_printf_float+0x3b4>
 8004eb8:	07db      	lsls	r3, r3, #31
 8004eba:	d53a      	bpl.n	8004f32 <_printf_float+0x42a>
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	4642      	mov	r2, r8
 8004ec0:	4631      	mov	r1, r6
 8004ec2:	4628      	mov	r0, r5
 8004ec4:	47b8      	blx	r7
 8004ec6:	3001      	adds	r0, #1
 8004ec8:	f43f ae7b 	beq.w	8004bc2 <_printf_float+0xba>
 8004ecc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ed0:	4631      	mov	r1, r6
 8004ed2:	4628      	mov	r0, r5
 8004ed4:	47b8      	blx	r7
 8004ed6:	3001      	adds	r0, #1
 8004ed8:	f108 0801 	add.w	r8, r8, #1
 8004edc:	f43f ae71 	beq.w	8004bc2 <_printf_float+0xba>
 8004ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f103 3aff 	add.w	sl, r3, #4294967295
 8004ee8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004eec:	2300      	movs	r3, #0
 8004eee:	f7fb fdf3 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ef2:	b9c8      	cbnz	r0, 8004f28 <_printf_float+0x420>
 8004ef4:	4653      	mov	r3, sl
 8004ef6:	4642      	mov	r2, r8
 8004ef8:	4631      	mov	r1, r6
 8004efa:	4628      	mov	r0, r5
 8004efc:	47b8      	blx	r7
 8004efe:	3001      	adds	r0, #1
 8004f00:	d10e      	bne.n	8004f20 <_printf_float+0x418>
 8004f02:	e65e      	b.n	8004bc2 <_printf_float+0xba>
 8004f04:	2301      	movs	r3, #1
 8004f06:	4652      	mov	r2, sl
 8004f08:	4631      	mov	r1, r6
 8004f0a:	4628      	mov	r0, r5
 8004f0c:	47b8      	blx	r7
 8004f0e:	3001      	adds	r0, #1
 8004f10:	f43f ae57 	beq.w	8004bc2 <_printf_float+0xba>
 8004f14:	f108 0801 	add.w	r8, r8, #1
 8004f18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f1a:	3b01      	subs	r3, #1
 8004f1c:	4543      	cmp	r3, r8
 8004f1e:	dcf1      	bgt.n	8004f04 <_printf_float+0x3fc>
 8004f20:	464b      	mov	r3, r9
 8004f22:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004f26:	e6de      	b.n	8004ce6 <_printf_float+0x1de>
 8004f28:	f04f 0800 	mov.w	r8, #0
 8004f2c:	f104 0a1a 	add.w	sl, r4, #26
 8004f30:	e7f2      	b.n	8004f18 <_printf_float+0x410>
 8004f32:	2301      	movs	r3, #1
 8004f34:	e7df      	b.n	8004ef6 <_printf_float+0x3ee>
 8004f36:	2301      	movs	r3, #1
 8004f38:	464a      	mov	r2, r9
 8004f3a:	4631      	mov	r1, r6
 8004f3c:	4628      	mov	r0, r5
 8004f3e:	47b8      	blx	r7
 8004f40:	3001      	adds	r0, #1
 8004f42:	f43f ae3e 	beq.w	8004bc2 <_printf_float+0xba>
 8004f46:	f108 0801 	add.w	r8, r8, #1
 8004f4a:	68e3      	ldr	r3, [r4, #12]
 8004f4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004f4e:	1a9b      	subs	r3, r3, r2
 8004f50:	4543      	cmp	r3, r8
 8004f52:	dcf0      	bgt.n	8004f36 <_printf_float+0x42e>
 8004f54:	e6fc      	b.n	8004d50 <_printf_float+0x248>
 8004f56:	f04f 0800 	mov.w	r8, #0
 8004f5a:	f104 0919 	add.w	r9, r4, #25
 8004f5e:	e7f4      	b.n	8004f4a <_printf_float+0x442>
 8004f60:	2900      	cmp	r1, #0
 8004f62:	f43f ae8b 	beq.w	8004c7c <_printf_float+0x174>
 8004f66:	2300      	movs	r3, #0
 8004f68:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8004f6c:	ab09      	add	r3, sp, #36	; 0x24
 8004f6e:	9300      	str	r3, [sp, #0]
 8004f70:	ec49 8b10 	vmov	d0, r8, r9
 8004f74:	6022      	str	r2, [r4, #0]
 8004f76:	f8cd a004 	str.w	sl, [sp, #4]
 8004f7a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004f7e:	4628      	mov	r0, r5
 8004f80:	f7ff fd2e 	bl	80049e0 <__cvt>
 8004f84:	4680      	mov	r8, r0
 8004f86:	e648      	b.n	8004c1a <_printf_float+0x112>

08004f88 <_printf_common>:
 8004f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f8c:	4691      	mov	r9, r2
 8004f8e:	461f      	mov	r7, r3
 8004f90:	688a      	ldr	r2, [r1, #8]
 8004f92:	690b      	ldr	r3, [r1, #16]
 8004f94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	bfb8      	it	lt
 8004f9c:	4613      	movlt	r3, r2
 8004f9e:	f8c9 3000 	str.w	r3, [r9]
 8004fa2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004fa6:	4606      	mov	r6, r0
 8004fa8:	460c      	mov	r4, r1
 8004faa:	b112      	cbz	r2, 8004fb2 <_printf_common+0x2a>
 8004fac:	3301      	adds	r3, #1
 8004fae:	f8c9 3000 	str.w	r3, [r9]
 8004fb2:	6823      	ldr	r3, [r4, #0]
 8004fb4:	0699      	lsls	r1, r3, #26
 8004fb6:	bf42      	ittt	mi
 8004fb8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004fbc:	3302      	addmi	r3, #2
 8004fbe:	f8c9 3000 	strmi.w	r3, [r9]
 8004fc2:	6825      	ldr	r5, [r4, #0]
 8004fc4:	f015 0506 	ands.w	r5, r5, #6
 8004fc8:	d107      	bne.n	8004fda <_printf_common+0x52>
 8004fca:	f104 0a19 	add.w	sl, r4, #25
 8004fce:	68e3      	ldr	r3, [r4, #12]
 8004fd0:	f8d9 2000 	ldr.w	r2, [r9]
 8004fd4:	1a9b      	subs	r3, r3, r2
 8004fd6:	42ab      	cmp	r3, r5
 8004fd8:	dc28      	bgt.n	800502c <_printf_common+0xa4>
 8004fda:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004fde:	6822      	ldr	r2, [r4, #0]
 8004fe0:	3300      	adds	r3, #0
 8004fe2:	bf18      	it	ne
 8004fe4:	2301      	movne	r3, #1
 8004fe6:	0692      	lsls	r2, r2, #26
 8004fe8:	d42d      	bmi.n	8005046 <_printf_common+0xbe>
 8004fea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004fee:	4639      	mov	r1, r7
 8004ff0:	4630      	mov	r0, r6
 8004ff2:	47c0      	blx	r8
 8004ff4:	3001      	adds	r0, #1
 8004ff6:	d020      	beq.n	800503a <_printf_common+0xb2>
 8004ff8:	6823      	ldr	r3, [r4, #0]
 8004ffa:	68e5      	ldr	r5, [r4, #12]
 8004ffc:	f8d9 2000 	ldr.w	r2, [r9]
 8005000:	f003 0306 	and.w	r3, r3, #6
 8005004:	2b04      	cmp	r3, #4
 8005006:	bf08      	it	eq
 8005008:	1aad      	subeq	r5, r5, r2
 800500a:	68a3      	ldr	r3, [r4, #8]
 800500c:	6922      	ldr	r2, [r4, #16]
 800500e:	bf0c      	ite	eq
 8005010:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005014:	2500      	movne	r5, #0
 8005016:	4293      	cmp	r3, r2
 8005018:	bfc4      	itt	gt
 800501a:	1a9b      	subgt	r3, r3, r2
 800501c:	18ed      	addgt	r5, r5, r3
 800501e:	f04f 0900 	mov.w	r9, #0
 8005022:	341a      	adds	r4, #26
 8005024:	454d      	cmp	r5, r9
 8005026:	d11a      	bne.n	800505e <_printf_common+0xd6>
 8005028:	2000      	movs	r0, #0
 800502a:	e008      	b.n	800503e <_printf_common+0xb6>
 800502c:	2301      	movs	r3, #1
 800502e:	4652      	mov	r2, sl
 8005030:	4639      	mov	r1, r7
 8005032:	4630      	mov	r0, r6
 8005034:	47c0      	blx	r8
 8005036:	3001      	adds	r0, #1
 8005038:	d103      	bne.n	8005042 <_printf_common+0xba>
 800503a:	f04f 30ff 	mov.w	r0, #4294967295
 800503e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005042:	3501      	adds	r5, #1
 8005044:	e7c3      	b.n	8004fce <_printf_common+0x46>
 8005046:	18e1      	adds	r1, r4, r3
 8005048:	1c5a      	adds	r2, r3, #1
 800504a:	2030      	movs	r0, #48	; 0x30
 800504c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005050:	4422      	add	r2, r4
 8005052:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005056:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800505a:	3302      	adds	r3, #2
 800505c:	e7c5      	b.n	8004fea <_printf_common+0x62>
 800505e:	2301      	movs	r3, #1
 8005060:	4622      	mov	r2, r4
 8005062:	4639      	mov	r1, r7
 8005064:	4630      	mov	r0, r6
 8005066:	47c0      	blx	r8
 8005068:	3001      	adds	r0, #1
 800506a:	d0e6      	beq.n	800503a <_printf_common+0xb2>
 800506c:	f109 0901 	add.w	r9, r9, #1
 8005070:	e7d8      	b.n	8005024 <_printf_common+0x9c>
	...

08005074 <_printf_i>:
 8005074:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005078:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800507c:	460c      	mov	r4, r1
 800507e:	7e09      	ldrb	r1, [r1, #24]
 8005080:	b085      	sub	sp, #20
 8005082:	296e      	cmp	r1, #110	; 0x6e
 8005084:	4617      	mov	r7, r2
 8005086:	4606      	mov	r6, r0
 8005088:	4698      	mov	r8, r3
 800508a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800508c:	f000 80b3 	beq.w	80051f6 <_printf_i+0x182>
 8005090:	d822      	bhi.n	80050d8 <_printf_i+0x64>
 8005092:	2963      	cmp	r1, #99	; 0x63
 8005094:	d036      	beq.n	8005104 <_printf_i+0x90>
 8005096:	d80a      	bhi.n	80050ae <_printf_i+0x3a>
 8005098:	2900      	cmp	r1, #0
 800509a:	f000 80b9 	beq.w	8005210 <_printf_i+0x19c>
 800509e:	2958      	cmp	r1, #88	; 0x58
 80050a0:	f000 8083 	beq.w	80051aa <_printf_i+0x136>
 80050a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80050ac:	e032      	b.n	8005114 <_printf_i+0xa0>
 80050ae:	2964      	cmp	r1, #100	; 0x64
 80050b0:	d001      	beq.n	80050b6 <_printf_i+0x42>
 80050b2:	2969      	cmp	r1, #105	; 0x69
 80050b4:	d1f6      	bne.n	80050a4 <_printf_i+0x30>
 80050b6:	6820      	ldr	r0, [r4, #0]
 80050b8:	6813      	ldr	r3, [r2, #0]
 80050ba:	0605      	lsls	r5, r0, #24
 80050bc:	f103 0104 	add.w	r1, r3, #4
 80050c0:	d52a      	bpl.n	8005118 <_printf_i+0xa4>
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6011      	str	r1, [r2, #0]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	da03      	bge.n	80050d2 <_printf_i+0x5e>
 80050ca:	222d      	movs	r2, #45	; 0x2d
 80050cc:	425b      	negs	r3, r3
 80050ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80050d2:	486f      	ldr	r0, [pc, #444]	; (8005290 <_printf_i+0x21c>)
 80050d4:	220a      	movs	r2, #10
 80050d6:	e039      	b.n	800514c <_printf_i+0xd8>
 80050d8:	2973      	cmp	r1, #115	; 0x73
 80050da:	f000 809d 	beq.w	8005218 <_printf_i+0x1a4>
 80050de:	d808      	bhi.n	80050f2 <_printf_i+0x7e>
 80050e0:	296f      	cmp	r1, #111	; 0x6f
 80050e2:	d020      	beq.n	8005126 <_printf_i+0xb2>
 80050e4:	2970      	cmp	r1, #112	; 0x70
 80050e6:	d1dd      	bne.n	80050a4 <_printf_i+0x30>
 80050e8:	6823      	ldr	r3, [r4, #0]
 80050ea:	f043 0320 	orr.w	r3, r3, #32
 80050ee:	6023      	str	r3, [r4, #0]
 80050f0:	e003      	b.n	80050fa <_printf_i+0x86>
 80050f2:	2975      	cmp	r1, #117	; 0x75
 80050f4:	d017      	beq.n	8005126 <_printf_i+0xb2>
 80050f6:	2978      	cmp	r1, #120	; 0x78
 80050f8:	d1d4      	bne.n	80050a4 <_printf_i+0x30>
 80050fa:	2378      	movs	r3, #120	; 0x78
 80050fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005100:	4864      	ldr	r0, [pc, #400]	; (8005294 <_printf_i+0x220>)
 8005102:	e055      	b.n	80051b0 <_printf_i+0x13c>
 8005104:	6813      	ldr	r3, [r2, #0]
 8005106:	1d19      	adds	r1, r3, #4
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	6011      	str	r1, [r2, #0]
 800510c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005110:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005114:	2301      	movs	r3, #1
 8005116:	e08c      	b.n	8005232 <_printf_i+0x1be>
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	6011      	str	r1, [r2, #0]
 800511c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005120:	bf18      	it	ne
 8005122:	b21b      	sxthne	r3, r3
 8005124:	e7cf      	b.n	80050c6 <_printf_i+0x52>
 8005126:	6813      	ldr	r3, [r2, #0]
 8005128:	6825      	ldr	r5, [r4, #0]
 800512a:	1d18      	adds	r0, r3, #4
 800512c:	6010      	str	r0, [r2, #0]
 800512e:	0628      	lsls	r0, r5, #24
 8005130:	d501      	bpl.n	8005136 <_printf_i+0xc2>
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	e002      	b.n	800513c <_printf_i+0xc8>
 8005136:	0668      	lsls	r0, r5, #25
 8005138:	d5fb      	bpl.n	8005132 <_printf_i+0xbe>
 800513a:	881b      	ldrh	r3, [r3, #0]
 800513c:	4854      	ldr	r0, [pc, #336]	; (8005290 <_printf_i+0x21c>)
 800513e:	296f      	cmp	r1, #111	; 0x6f
 8005140:	bf14      	ite	ne
 8005142:	220a      	movne	r2, #10
 8005144:	2208      	moveq	r2, #8
 8005146:	2100      	movs	r1, #0
 8005148:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800514c:	6865      	ldr	r5, [r4, #4]
 800514e:	60a5      	str	r5, [r4, #8]
 8005150:	2d00      	cmp	r5, #0
 8005152:	f2c0 8095 	blt.w	8005280 <_printf_i+0x20c>
 8005156:	6821      	ldr	r1, [r4, #0]
 8005158:	f021 0104 	bic.w	r1, r1, #4
 800515c:	6021      	str	r1, [r4, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d13d      	bne.n	80051de <_printf_i+0x16a>
 8005162:	2d00      	cmp	r5, #0
 8005164:	f040 808e 	bne.w	8005284 <_printf_i+0x210>
 8005168:	4665      	mov	r5, ip
 800516a:	2a08      	cmp	r2, #8
 800516c:	d10b      	bne.n	8005186 <_printf_i+0x112>
 800516e:	6823      	ldr	r3, [r4, #0]
 8005170:	07db      	lsls	r3, r3, #31
 8005172:	d508      	bpl.n	8005186 <_printf_i+0x112>
 8005174:	6923      	ldr	r3, [r4, #16]
 8005176:	6862      	ldr	r2, [r4, #4]
 8005178:	429a      	cmp	r2, r3
 800517a:	bfde      	ittt	le
 800517c:	2330      	movle	r3, #48	; 0x30
 800517e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005182:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005186:	ebac 0305 	sub.w	r3, ip, r5
 800518a:	6123      	str	r3, [r4, #16]
 800518c:	f8cd 8000 	str.w	r8, [sp]
 8005190:	463b      	mov	r3, r7
 8005192:	aa03      	add	r2, sp, #12
 8005194:	4621      	mov	r1, r4
 8005196:	4630      	mov	r0, r6
 8005198:	f7ff fef6 	bl	8004f88 <_printf_common>
 800519c:	3001      	adds	r0, #1
 800519e:	d14d      	bne.n	800523c <_printf_i+0x1c8>
 80051a0:	f04f 30ff 	mov.w	r0, #4294967295
 80051a4:	b005      	add	sp, #20
 80051a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80051aa:	4839      	ldr	r0, [pc, #228]	; (8005290 <_printf_i+0x21c>)
 80051ac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80051b0:	6813      	ldr	r3, [r2, #0]
 80051b2:	6821      	ldr	r1, [r4, #0]
 80051b4:	1d1d      	adds	r5, r3, #4
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	6015      	str	r5, [r2, #0]
 80051ba:	060a      	lsls	r2, r1, #24
 80051bc:	d50b      	bpl.n	80051d6 <_printf_i+0x162>
 80051be:	07ca      	lsls	r2, r1, #31
 80051c0:	bf44      	itt	mi
 80051c2:	f041 0120 	orrmi.w	r1, r1, #32
 80051c6:	6021      	strmi	r1, [r4, #0]
 80051c8:	b91b      	cbnz	r3, 80051d2 <_printf_i+0x15e>
 80051ca:	6822      	ldr	r2, [r4, #0]
 80051cc:	f022 0220 	bic.w	r2, r2, #32
 80051d0:	6022      	str	r2, [r4, #0]
 80051d2:	2210      	movs	r2, #16
 80051d4:	e7b7      	b.n	8005146 <_printf_i+0xd2>
 80051d6:	064d      	lsls	r5, r1, #25
 80051d8:	bf48      	it	mi
 80051da:	b29b      	uxthmi	r3, r3
 80051dc:	e7ef      	b.n	80051be <_printf_i+0x14a>
 80051de:	4665      	mov	r5, ip
 80051e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80051e4:	fb02 3311 	mls	r3, r2, r1, r3
 80051e8:	5cc3      	ldrb	r3, [r0, r3]
 80051ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80051ee:	460b      	mov	r3, r1
 80051f0:	2900      	cmp	r1, #0
 80051f2:	d1f5      	bne.n	80051e0 <_printf_i+0x16c>
 80051f4:	e7b9      	b.n	800516a <_printf_i+0xf6>
 80051f6:	6813      	ldr	r3, [r2, #0]
 80051f8:	6825      	ldr	r5, [r4, #0]
 80051fa:	6961      	ldr	r1, [r4, #20]
 80051fc:	1d18      	adds	r0, r3, #4
 80051fe:	6010      	str	r0, [r2, #0]
 8005200:	0628      	lsls	r0, r5, #24
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	d501      	bpl.n	800520a <_printf_i+0x196>
 8005206:	6019      	str	r1, [r3, #0]
 8005208:	e002      	b.n	8005210 <_printf_i+0x19c>
 800520a:	066a      	lsls	r2, r5, #25
 800520c:	d5fb      	bpl.n	8005206 <_printf_i+0x192>
 800520e:	8019      	strh	r1, [r3, #0]
 8005210:	2300      	movs	r3, #0
 8005212:	6123      	str	r3, [r4, #16]
 8005214:	4665      	mov	r5, ip
 8005216:	e7b9      	b.n	800518c <_printf_i+0x118>
 8005218:	6813      	ldr	r3, [r2, #0]
 800521a:	1d19      	adds	r1, r3, #4
 800521c:	6011      	str	r1, [r2, #0]
 800521e:	681d      	ldr	r5, [r3, #0]
 8005220:	6862      	ldr	r2, [r4, #4]
 8005222:	2100      	movs	r1, #0
 8005224:	4628      	mov	r0, r5
 8005226:	f7fa ffe3 	bl	80001f0 <memchr>
 800522a:	b108      	cbz	r0, 8005230 <_printf_i+0x1bc>
 800522c:	1b40      	subs	r0, r0, r5
 800522e:	6060      	str	r0, [r4, #4]
 8005230:	6863      	ldr	r3, [r4, #4]
 8005232:	6123      	str	r3, [r4, #16]
 8005234:	2300      	movs	r3, #0
 8005236:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800523a:	e7a7      	b.n	800518c <_printf_i+0x118>
 800523c:	6923      	ldr	r3, [r4, #16]
 800523e:	462a      	mov	r2, r5
 8005240:	4639      	mov	r1, r7
 8005242:	4630      	mov	r0, r6
 8005244:	47c0      	blx	r8
 8005246:	3001      	adds	r0, #1
 8005248:	d0aa      	beq.n	80051a0 <_printf_i+0x12c>
 800524a:	6823      	ldr	r3, [r4, #0]
 800524c:	079b      	lsls	r3, r3, #30
 800524e:	d413      	bmi.n	8005278 <_printf_i+0x204>
 8005250:	68e0      	ldr	r0, [r4, #12]
 8005252:	9b03      	ldr	r3, [sp, #12]
 8005254:	4298      	cmp	r0, r3
 8005256:	bfb8      	it	lt
 8005258:	4618      	movlt	r0, r3
 800525a:	e7a3      	b.n	80051a4 <_printf_i+0x130>
 800525c:	2301      	movs	r3, #1
 800525e:	464a      	mov	r2, r9
 8005260:	4639      	mov	r1, r7
 8005262:	4630      	mov	r0, r6
 8005264:	47c0      	blx	r8
 8005266:	3001      	adds	r0, #1
 8005268:	d09a      	beq.n	80051a0 <_printf_i+0x12c>
 800526a:	3501      	adds	r5, #1
 800526c:	68e3      	ldr	r3, [r4, #12]
 800526e:	9a03      	ldr	r2, [sp, #12]
 8005270:	1a9b      	subs	r3, r3, r2
 8005272:	42ab      	cmp	r3, r5
 8005274:	dcf2      	bgt.n	800525c <_printf_i+0x1e8>
 8005276:	e7eb      	b.n	8005250 <_printf_i+0x1dc>
 8005278:	2500      	movs	r5, #0
 800527a:	f104 0919 	add.w	r9, r4, #25
 800527e:	e7f5      	b.n	800526c <_printf_i+0x1f8>
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1ac      	bne.n	80051de <_printf_i+0x16a>
 8005284:	7803      	ldrb	r3, [r0, #0]
 8005286:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800528a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800528e:	e76c      	b.n	800516a <_printf_i+0xf6>
 8005290:	0800726e 	.word	0x0800726e
 8005294:	0800727f 	.word	0x0800727f

08005298 <iprintf>:
 8005298:	b40f      	push	{r0, r1, r2, r3}
 800529a:	4b0a      	ldr	r3, [pc, #40]	; (80052c4 <iprintf+0x2c>)
 800529c:	b513      	push	{r0, r1, r4, lr}
 800529e:	681c      	ldr	r4, [r3, #0]
 80052a0:	b124      	cbz	r4, 80052ac <iprintf+0x14>
 80052a2:	69a3      	ldr	r3, [r4, #24]
 80052a4:	b913      	cbnz	r3, 80052ac <iprintf+0x14>
 80052a6:	4620      	mov	r0, r4
 80052a8:	f001 f866 	bl	8006378 <__sinit>
 80052ac:	ab05      	add	r3, sp, #20
 80052ae:	9a04      	ldr	r2, [sp, #16]
 80052b0:	68a1      	ldr	r1, [r4, #8]
 80052b2:	9301      	str	r3, [sp, #4]
 80052b4:	4620      	mov	r0, r4
 80052b6:	f001 fd29 	bl	8006d0c <_vfiprintf_r>
 80052ba:	b002      	add	sp, #8
 80052bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052c0:	b004      	add	sp, #16
 80052c2:	4770      	bx	lr
 80052c4:	20000010 	.word	0x20000010

080052c8 <_puts_r>:
 80052c8:	b570      	push	{r4, r5, r6, lr}
 80052ca:	460e      	mov	r6, r1
 80052cc:	4605      	mov	r5, r0
 80052ce:	b118      	cbz	r0, 80052d8 <_puts_r+0x10>
 80052d0:	6983      	ldr	r3, [r0, #24]
 80052d2:	b90b      	cbnz	r3, 80052d8 <_puts_r+0x10>
 80052d4:	f001 f850 	bl	8006378 <__sinit>
 80052d8:	69ab      	ldr	r3, [r5, #24]
 80052da:	68ac      	ldr	r4, [r5, #8]
 80052dc:	b913      	cbnz	r3, 80052e4 <_puts_r+0x1c>
 80052de:	4628      	mov	r0, r5
 80052e0:	f001 f84a 	bl	8006378 <__sinit>
 80052e4:	4b23      	ldr	r3, [pc, #140]	; (8005374 <_puts_r+0xac>)
 80052e6:	429c      	cmp	r4, r3
 80052e8:	d117      	bne.n	800531a <_puts_r+0x52>
 80052ea:	686c      	ldr	r4, [r5, #4]
 80052ec:	89a3      	ldrh	r3, [r4, #12]
 80052ee:	071b      	lsls	r3, r3, #28
 80052f0:	d51d      	bpl.n	800532e <_puts_r+0x66>
 80052f2:	6923      	ldr	r3, [r4, #16]
 80052f4:	b1db      	cbz	r3, 800532e <_puts_r+0x66>
 80052f6:	3e01      	subs	r6, #1
 80052f8:	68a3      	ldr	r3, [r4, #8]
 80052fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80052fe:	3b01      	subs	r3, #1
 8005300:	60a3      	str	r3, [r4, #8]
 8005302:	b9e9      	cbnz	r1, 8005340 <_puts_r+0x78>
 8005304:	2b00      	cmp	r3, #0
 8005306:	da2e      	bge.n	8005366 <_puts_r+0x9e>
 8005308:	4622      	mov	r2, r4
 800530a:	210a      	movs	r1, #10
 800530c:	4628      	mov	r0, r5
 800530e:	f000 f83f 	bl	8005390 <__swbuf_r>
 8005312:	3001      	adds	r0, #1
 8005314:	d011      	beq.n	800533a <_puts_r+0x72>
 8005316:	200a      	movs	r0, #10
 8005318:	e011      	b.n	800533e <_puts_r+0x76>
 800531a:	4b17      	ldr	r3, [pc, #92]	; (8005378 <_puts_r+0xb0>)
 800531c:	429c      	cmp	r4, r3
 800531e:	d101      	bne.n	8005324 <_puts_r+0x5c>
 8005320:	68ac      	ldr	r4, [r5, #8]
 8005322:	e7e3      	b.n	80052ec <_puts_r+0x24>
 8005324:	4b15      	ldr	r3, [pc, #84]	; (800537c <_puts_r+0xb4>)
 8005326:	429c      	cmp	r4, r3
 8005328:	bf08      	it	eq
 800532a:	68ec      	ldreq	r4, [r5, #12]
 800532c:	e7de      	b.n	80052ec <_puts_r+0x24>
 800532e:	4621      	mov	r1, r4
 8005330:	4628      	mov	r0, r5
 8005332:	f000 f87f 	bl	8005434 <__swsetup_r>
 8005336:	2800      	cmp	r0, #0
 8005338:	d0dd      	beq.n	80052f6 <_puts_r+0x2e>
 800533a:	f04f 30ff 	mov.w	r0, #4294967295
 800533e:	bd70      	pop	{r4, r5, r6, pc}
 8005340:	2b00      	cmp	r3, #0
 8005342:	da04      	bge.n	800534e <_puts_r+0x86>
 8005344:	69a2      	ldr	r2, [r4, #24]
 8005346:	429a      	cmp	r2, r3
 8005348:	dc06      	bgt.n	8005358 <_puts_r+0x90>
 800534a:	290a      	cmp	r1, #10
 800534c:	d004      	beq.n	8005358 <_puts_r+0x90>
 800534e:	6823      	ldr	r3, [r4, #0]
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	6022      	str	r2, [r4, #0]
 8005354:	7019      	strb	r1, [r3, #0]
 8005356:	e7cf      	b.n	80052f8 <_puts_r+0x30>
 8005358:	4622      	mov	r2, r4
 800535a:	4628      	mov	r0, r5
 800535c:	f000 f818 	bl	8005390 <__swbuf_r>
 8005360:	3001      	adds	r0, #1
 8005362:	d1c9      	bne.n	80052f8 <_puts_r+0x30>
 8005364:	e7e9      	b.n	800533a <_puts_r+0x72>
 8005366:	6823      	ldr	r3, [r4, #0]
 8005368:	200a      	movs	r0, #10
 800536a:	1c5a      	adds	r2, r3, #1
 800536c:	6022      	str	r2, [r4, #0]
 800536e:	7018      	strb	r0, [r3, #0]
 8005370:	e7e5      	b.n	800533e <_puts_r+0x76>
 8005372:	bf00      	nop
 8005374:	080072c0 	.word	0x080072c0
 8005378:	080072e0 	.word	0x080072e0
 800537c:	080072a0 	.word	0x080072a0

08005380 <puts>:
 8005380:	4b02      	ldr	r3, [pc, #8]	; (800538c <puts+0xc>)
 8005382:	4601      	mov	r1, r0
 8005384:	6818      	ldr	r0, [r3, #0]
 8005386:	f7ff bf9f 	b.w	80052c8 <_puts_r>
 800538a:	bf00      	nop
 800538c:	20000010 	.word	0x20000010

08005390 <__swbuf_r>:
 8005390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005392:	460e      	mov	r6, r1
 8005394:	4614      	mov	r4, r2
 8005396:	4605      	mov	r5, r0
 8005398:	b118      	cbz	r0, 80053a2 <__swbuf_r+0x12>
 800539a:	6983      	ldr	r3, [r0, #24]
 800539c:	b90b      	cbnz	r3, 80053a2 <__swbuf_r+0x12>
 800539e:	f000 ffeb 	bl	8006378 <__sinit>
 80053a2:	4b21      	ldr	r3, [pc, #132]	; (8005428 <__swbuf_r+0x98>)
 80053a4:	429c      	cmp	r4, r3
 80053a6:	d12a      	bne.n	80053fe <__swbuf_r+0x6e>
 80053a8:	686c      	ldr	r4, [r5, #4]
 80053aa:	69a3      	ldr	r3, [r4, #24]
 80053ac:	60a3      	str	r3, [r4, #8]
 80053ae:	89a3      	ldrh	r3, [r4, #12]
 80053b0:	071a      	lsls	r2, r3, #28
 80053b2:	d52e      	bpl.n	8005412 <__swbuf_r+0x82>
 80053b4:	6923      	ldr	r3, [r4, #16]
 80053b6:	b363      	cbz	r3, 8005412 <__swbuf_r+0x82>
 80053b8:	6923      	ldr	r3, [r4, #16]
 80053ba:	6820      	ldr	r0, [r4, #0]
 80053bc:	1ac0      	subs	r0, r0, r3
 80053be:	6963      	ldr	r3, [r4, #20]
 80053c0:	b2f6      	uxtb	r6, r6
 80053c2:	4283      	cmp	r3, r0
 80053c4:	4637      	mov	r7, r6
 80053c6:	dc04      	bgt.n	80053d2 <__swbuf_r+0x42>
 80053c8:	4621      	mov	r1, r4
 80053ca:	4628      	mov	r0, r5
 80053cc:	f000 ff6a 	bl	80062a4 <_fflush_r>
 80053d0:	bb28      	cbnz	r0, 800541e <__swbuf_r+0x8e>
 80053d2:	68a3      	ldr	r3, [r4, #8]
 80053d4:	3b01      	subs	r3, #1
 80053d6:	60a3      	str	r3, [r4, #8]
 80053d8:	6823      	ldr	r3, [r4, #0]
 80053da:	1c5a      	adds	r2, r3, #1
 80053dc:	6022      	str	r2, [r4, #0]
 80053de:	701e      	strb	r6, [r3, #0]
 80053e0:	6963      	ldr	r3, [r4, #20]
 80053e2:	3001      	adds	r0, #1
 80053e4:	4283      	cmp	r3, r0
 80053e6:	d004      	beq.n	80053f2 <__swbuf_r+0x62>
 80053e8:	89a3      	ldrh	r3, [r4, #12]
 80053ea:	07db      	lsls	r3, r3, #31
 80053ec:	d519      	bpl.n	8005422 <__swbuf_r+0x92>
 80053ee:	2e0a      	cmp	r6, #10
 80053f0:	d117      	bne.n	8005422 <__swbuf_r+0x92>
 80053f2:	4621      	mov	r1, r4
 80053f4:	4628      	mov	r0, r5
 80053f6:	f000 ff55 	bl	80062a4 <_fflush_r>
 80053fa:	b190      	cbz	r0, 8005422 <__swbuf_r+0x92>
 80053fc:	e00f      	b.n	800541e <__swbuf_r+0x8e>
 80053fe:	4b0b      	ldr	r3, [pc, #44]	; (800542c <__swbuf_r+0x9c>)
 8005400:	429c      	cmp	r4, r3
 8005402:	d101      	bne.n	8005408 <__swbuf_r+0x78>
 8005404:	68ac      	ldr	r4, [r5, #8]
 8005406:	e7d0      	b.n	80053aa <__swbuf_r+0x1a>
 8005408:	4b09      	ldr	r3, [pc, #36]	; (8005430 <__swbuf_r+0xa0>)
 800540a:	429c      	cmp	r4, r3
 800540c:	bf08      	it	eq
 800540e:	68ec      	ldreq	r4, [r5, #12]
 8005410:	e7cb      	b.n	80053aa <__swbuf_r+0x1a>
 8005412:	4621      	mov	r1, r4
 8005414:	4628      	mov	r0, r5
 8005416:	f000 f80d 	bl	8005434 <__swsetup_r>
 800541a:	2800      	cmp	r0, #0
 800541c:	d0cc      	beq.n	80053b8 <__swbuf_r+0x28>
 800541e:	f04f 37ff 	mov.w	r7, #4294967295
 8005422:	4638      	mov	r0, r7
 8005424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005426:	bf00      	nop
 8005428:	080072c0 	.word	0x080072c0
 800542c:	080072e0 	.word	0x080072e0
 8005430:	080072a0 	.word	0x080072a0

08005434 <__swsetup_r>:
 8005434:	4b32      	ldr	r3, [pc, #200]	; (8005500 <__swsetup_r+0xcc>)
 8005436:	b570      	push	{r4, r5, r6, lr}
 8005438:	681d      	ldr	r5, [r3, #0]
 800543a:	4606      	mov	r6, r0
 800543c:	460c      	mov	r4, r1
 800543e:	b125      	cbz	r5, 800544a <__swsetup_r+0x16>
 8005440:	69ab      	ldr	r3, [r5, #24]
 8005442:	b913      	cbnz	r3, 800544a <__swsetup_r+0x16>
 8005444:	4628      	mov	r0, r5
 8005446:	f000 ff97 	bl	8006378 <__sinit>
 800544a:	4b2e      	ldr	r3, [pc, #184]	; (8005504 <__swsetup_r+0xd0>)
 800544c:	429c      	cmp	r4, r3
 800544e:	d10f      	bne.n	8005470 <__swsetup_r+0x3c>
 8005450:	686c      	ldr	r4, [r5, #4]
 8005452:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005456:	b29a      	uxth	r2, r3
 8005458:	0715      	lsls	r5, r2, #28
 800545a:	d42c      	bmi.n	80054b6 <__swsetup_r+0x82>
 800545c:	06d0      	lsls	r0, r2, #27
 800545e:	d411      	bmi.n	8005484 <__swsetup_r+0x50>
 8005460:	2209      	movs	r2, #9
 8005462:	6032      	str	r2, [r6, #0]
 8005464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005468:	81a3      	strh	r3, [r4, #12]
 800546a:	f04f 30ff 	mov.w	r0, #4294967295
 800546e:	e03e      	b.n	80054ee <__swsetup_r+0xba>
 8005470:	4b25      	ldr	r3, [pc, #148]	; (8005508 <__swsetup_r+0xd4>)
 8005472:	429c      	cmp	r4, r3
 8005474:	d101      	bne.n	800547a <__swsetup_r+0x46>
 8005476:	68ac      	ldr	r4, [r5, #8]
 8005478:	e7eb      	b.n	8005452 <__swsetup_r+0x1e>
 800547a:	4b24      	ldr	r3, [pc, #144]	; (800550c <__swsetup_r+0xd8>)
 800547c:	429c      	cmp	r4, r3
 800547e:	bf08      	it	eq
 8005480:	68ec      	ldreq	r4, [r5, #12]
 8005482:	e7e6      	b.n	8005452 <__swsetup_r+0x1e>
 8005484:	0751      	lsls	r1, r2, #29
 8005486:	d512      	bpl.n	80054ae <__swsetup_r+0x7a>
 8005488:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800548a:	b141      	cbz	r1, 800549e <__swsetup_r+0x6a>
 800548c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005490:	4299      	cmp	r1, r3
 8005492:	d002      	beq.n	800549a <__swsetup_r+0x66>
 8005494:	4630      	mov	r0, r6
 8005496:	f001 fb67 	bl	8006b68 <_free_r>
 800549a:	2300      	movs	r3, #0
 800549c:	6363      	str	r3, [r4, #52]	; 0x34
 800549e:	89a3      	ldrh	r3, [r4, #12]
 80054a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80054a4:	81a3      	strh	r3, [r4, #12]
 80054a6:	2300      	movs	r3, #0
 80054a8:	6063      	str	r3, [r4, #4]
 80054aa:	6923      	ldr	r3, [r4, #16]
 80054ac:	6023      	str	r3, [r4, #0]
 80054ae:	89a3      	ldrh	r3, [r4, #12]
 80054b0:	f043 0308 	orr.w	r3, r3, #8
 80054b4:	81a3      	strh	r3, [r4, #12]
 80054b6:	6923      	ldr	r3, [r4, #16]
 80054b8:	b94b      	cbnz	r3, 80054ce <__swsetup_r+0x9a>
 80054ba:	89a3      	ldrh	r3, [r4, #12]
 80054bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80054c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054c4:	d003      	beq.n	80054ce <__swsetup_r+0x9a>
 80054c6:	4621      	mov	r1, r4
 80054c8:	4630      	mov	r0, r6
 80054ca:	f001 f811 	bl	80064f0 <__smakebuf_r>
 80054ce:	89a2      	ldrh	r2, [r4, #12]
 80054d0:	f012 0301 	ands.w	r3, r2, #1
 80054d4:	d00c      	beq.n	80054f0 <__swsetup_r+0xbc>
 80054d6:	2300      	movs	r3, #0
 80054d8:	60a3      	str	r3, [r4, #8]
 80054da:	6963      	ldr	r3, [r4, #20]
 80054dc:	425b      	negs	r3, r3
 80054de:	61a3      	str	r3, [r4, #24]
 80054e0:	6923      	ldr	r3, [r4, #16]
 80054e2:	b953      	cbnz	r3, 80054fa <__swsetup_r+0xc6>
 80054e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054e8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80054ec:	d1ba      	bne.n	8005464 <__swsetup_r+0x30>
 80054ee:	bd70      	pop	{r4, r5, r6, pc}
 80054f0:	0792      	lsls	r2, r2, #30
 80054f2:	bf58      	it	pl
 80054f4:	6963      	ldrpl	r3, [r4, #20]
 80054f6:	60a3      	str	r3, [r4, #8]
 80054f8:	e7f2      	b.n	80054e0 <__swsetup_r+0xac>
 80054fa:	2000      	movs	r0, #0
 80054fc:	e7f7      	b.n	80054ee <__swsetup_r+0xba>
 80054fe:	bf00      	nop
 8005500:	20000010 	.word	0x20000010
 8005504:	080072c0 	.word	0x080072c0
 8005508:	080072e0 	.word	0x080072e0
 800550c:	080072a0 	.word	0x080072a0

08005510 <quorem>:
 8005510:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005514:	6903      	ldr	r3, [r0, #16]
 8005516:	690c      	ldr	r4, [r1, #16]
 8005518:	42a3      	cmp	r3, r4
 800551a:	4680      	mov	r8, r0
 800551c:	f2c0 8082 	blt.w	8005624 <quorem+0x114>
 8005520:	3c01      	subs	r4, #1
 8005522:	f101 0714 	add.w	r7, r1, #20
 8005526:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800552a:	f100 0614 	add.w	r6, r0, #20
 800552e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005532:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005536:	eb06 030c 	add.w	r3, r6, ip
 800553a:	3501      	adds	r5, #1
 800553c:	eb07 090c 	add.w	r9, r7, ip
 8005540:	9301      	str	r3, [sp, #4]
 8005542:	fbb0 f5f5 	udiv	r5, r0, r5
 8005546:	b395      	cbz	r5, 80055ae <quorem+0x9e>
 8005548:	f04f 0a00 	mov.w	sl, #0
 800554c:	4638      	mov	r0, r7
 800554e:	46b6      	mov	lr, r6
 8005550:	46d3      	mov	fp, sl
 8005552:	f850 2b04 	ldr.w	r2, [r0], #4
 8005556:	b293      	uxth	r3, r2
 8005558:	fb05 a303 	mla	r3, r5, r3, sl
 800555c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005560:	b29b      	uxth	r3, r3
 8005562:	ebab 0303 	sub.w	r3, fp, r3
 8005566:	0c12      	lsrs	r2, r2, #16
 8005568:	f8de b000 	ldr.w	fp, [lr]
 800556c:	fb05 a202 	mla	r2, r5, r2, sl
 8005570:	fa13 f38b 	uxtah	r3, r3, fp
 8005574:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005578:	fa1f fb82 	uxth.w	fp, r2
 800557c:	f8de 2000 	ldr.w	r2, [lr]
 8005580:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005584:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005588:	b29b      	uxth	r3, r3
 800558a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800558e:	4581      	cmp	r9, r0
 8005590:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005594:	f84e 3b04 	str.w	r3, [lr], #4
 8005598:	d2db      	bcs.n	8005552 <quorem+0x42>
 800559a:	f856 300c 	ldr.w	r3, [r6, ip]
 800559e:	b933      	cbnz	r3, 80055ae <quorem+0x9e>
 80055a0:	9b01      	ldr	r3, [sp, #4]
 80055a2:	3b04      	subs	r3, #4
 80055a4:	429e      	cmp	r6, r3
 80055a6:	461a      	mov	r2, r3
 80055a8:	d330      	bcc.n	800560c <quorem+0xfc>
 80055aa:	f8c8 4010 	str.w	r4, [r8, #16]
 80055ae:	4640      	mov	r0, r8
 80055b0:	f001 fa06 	bl	80069c0 <__mcmp>
 80055b4:	2800      	cmp	r0, #0
 80055b6:	db25      	blt.n	8005604 <quorem+0xf4>
 80055b8:	3501      	adds	r5, #1
 80055ba:	4630      	mov	r0, r6
 80055bc:	f04f 0c00 	mov.w	ip, #0
 80055c0:	f857 2b04 	ldr.w	r2, [r7], #4
 80055c4:	f8d0 e000 	ldr.w	lr, [r0]
 80055c8:	b293      	uxth	r3, r2
 80055ca:	ebac 0303 	sub.w	r3, ip, r3
 80055ce:	0c12      	lsrs	r2, r2, #16
 80055d0:	fa13 f38e 	uxtah	r3, r3, lr
 80055d4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80055d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80055dc:	b29b      	uxth	r3, r3
 80055de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055e2:	45b9      	cmp	r9, r7
 80055e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80055e8:	f840 3b04 	str.w	r3, [r0], #4
 80055ec:	d2e8      	bcs.n	80055c0 <quorem+0xb0>
 80055ee:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80055f2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80055f6:	b92a      	cbnz	r2, 8005604 <quorem+0xf4>
 80055f8:	3b04      	subs	r3, #4
 80055fa:	429e      	cmp	r6, r3
 80055fc:	461a      	mov	r2, r3
 80055fe:	d30b      	bcc.n	8005618 <quorem+0x108>
 8005600:	f8c8 4010 	str.w	r4, [r8, #16]
 8005604:	4628      	mov	r0, r5
 8005606:	b003      	add	sp, #12
 8005608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800560c:	6812      	ldr	r2, [r2, #0]
 800560e:	3b04      	subs	r3, #4
 8005610:	2a00      	cmp	r2, #0
 8005612:	d1ca      	bne.n	80055aa <quorem+0x9a>
 8005614:	3c01      	subs	r4, #1
 8005616:	e7c5      	b.n	80055a4 <quorem+0x94>
 8005618:	6812      	ldr	r2, [r2, #0]
 800561a:	3b04      	subs	r3, #4
 800561c:	2a00      	cmp	r2, #0
 800561e:	d1ef      	bne.n	8005600 <quorem+0xf0>
 8005620:	3c01      	subs	r4, #1
 8005622:	e7ea      	b.n	80055fa <quorem+0xea>
 8005624:	2000      	movs	r0, #0
 8005626:	e7ee      	b.n	8005606 <quorem+0xf6>

08005628 <_dtoa_r>:
 8005628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800562c:	ec57 6b10 	vmov	r6, r7, d0
 8005630:	b097      	sub	sp, #92	; 0x5c
 8005632:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005634:	9106      	str	r1, [sp, #24]
 8005636:	4604      	mov	r4, r0
 8005638:	920b      	str	r2, [sp, #44]	; 0x2c
 800563a:	9312      	str	r3, [sp, #72]	; 0x48
 800563c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005640:	e9cd 6700 	strd	r6, r7, [sp]
 8005644:	b93d      	cbnz	r5, 8005656 <_dtoa_r+0x2e>
 8005646:	2010      	movs	r0, #16
 8005648:	f000 ff92 	bl	8006570 <malloc>
 800564c:	6260      	str	r0, [r4, #36]	; 0x24
 800564e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005652:	6005      	str	r5, [r0, #0]
 8005654:	60c5      	str	r5, [r0, #12]
 8005656:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005658:	6819      	ldr	r1, [r3, #0]
 800565a:	b151      	cbz	r1, 8005672 <_dtoa_r+0x4a>
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	604a      	str	r2, [r1, #4]
 8005660:	2301      	movs	r3, #1
 8005662:	4093      	lsls	r3, r2
 8005664:	608b      	str	r3, [r1, #8]
 8005666:	4620      	mov	r0, r4
 8005668:	f000 ffc9 	bl	80065fe <_Bfree>
 800566c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800566e:	2200      	movs	r2, #0
 8005670:	601a      	str	r2, [r3, #0]
 8005672:	1e3b      	subs	r3, r7, #0
 8005674:	bfbb      	ittet	lt
 8005676:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800567a:	9301      	strlt	r3, [sp, #4]
 800567c:	2300      	movge	r3, #0
 800567e:	2201      	movlt	r2, #1
 8005680:	bfac      	ite	ge
 8005682:	f8c8 3000 	strge.w	r3, [r8]
 8005686:	f8c8 2000 	strlt.w	r2, [r8]
 800568a:	4baf      	ldr	r3, [pc, #700]	; (8005948 <_dtoa_r+0x320>)
 800568c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005690:	ea33 0308 	bics.w	r3, r3, r8
 8005694:	d114      	bne.n	80056c0 <_dtoa_r+0x98>
 8005696:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005698:	f242 730f 	movw	r3, #9999	; 0x270f
 800569c:	6013      	str	r3, [r2, #0]
 800569e:	9b00      	ldr	r3, [sp, #0]
 80056a0:	b923      	cbnz	r3, 80056ac <_dtoa_r+0x84>
 80056a2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80056a6:	2800      	cmp	r0, #0
 80056a8:	f000 8542 	beq.w	8006130 <_dtoa_r+0xb08>
 80056ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056ae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800595c <_dtoa_r+0x334>
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f000 8544 	beq.w	8006140 <_dtoa_r+0xb18>
 80056b8:	f10b 0303 	add.w	r3, fp, #3
 80056bc:	f000 bd3e 	b.w	800613c <_dtoa_r+0xb14>
 80056c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80056c4:	2200      	movs	r2, #0
 80056c6:	2300      	movs	r3, #0
 80056c8:	4630      	mov	r0, r6
 80056ca:	4639      	mov	r1, r7
 80056cc:	f7fb fa04 	bl	8000ad8 <__aeabi_dcmpeq>
 80056d0:	4681      	mov	r9, r0
 80056d2:	b168      	cbz	r0, 80056f0 <_dtoa_r+0xc8>
 80056d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80056d6:	2301      	movs	r3, #1
 80056d8:	6013      	str	r3, [r2, #0]
 80056da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056dc:	2b00      	cmp	r3, #0
 80056de:	f000 8524 	beq.w	800612a <_dtoa_r+0xb02>
 80056e2:	4b9a      	ldr	r3, [pc, #616]	; (800594c <_dtoa_r+0x324>)
 80056e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80056e6:	f103 3bff 	add.w	fp, r3, #4294967295
 80056ea:	6013      	str	r3, [r2, #0]
 80056ec:	f000 bd28 	b.w	8006140 <_dtoa_r+0xb18>
 80056f0:	aa14      	add	r2, sp, #80	; 0x50
 80056f2:	a915      	add	r1, sp, #84	; 0x54
 80056f4:	ec47 6b10 	vmov	d0, r6, r7
 80056f8:	4620      	mov	r0, r4
 80056fa:	f001 f9d8 	bl	8006aae <__d2b>
 80056fe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005702:	9004      	str	r0, [sp, #16]
 8005704:	2d00      	cmp	r5, #0
 8005706:	d07c      	beq.n	8005802 <_dtoa_r+0x1da>
 8005708:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800570c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005710:	46b2      	mov	sl, r6
 8005712:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8005716:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800571a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800571e:	2200      	movs	r2, #0
 8005720:	4b8b      	ldr	r3, [pc, #556]	; (8005950 <_dtoa_r+0x328>)
 8005722:	4650      	mov	r0, sl
 8005724:	4659      	mov	r1, fp
 8005726:	f7fa fdb7 	bl	8000298 <__aeabi_dsub>
 800572a:	a381      	add	r3, pc, #516	; (adr r3, 8005930 <_dtoa_r+0x308>)
 800572c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005730:	f7fa ff6a 	bl	8000608 <__aeabi_dmul>
 8005734:	a380      	add	r3, pc, #512	; (adr r3, 8005938 <_dtoa_r+0x310>)
 8005736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800573a:	f7fa fdaf 	bl	800029c <__adddf3>
 800573e:	4606      	mov	r6, r0
 8005740:	4628      	mov	r0, r5
 8005742:	460f      	mov	r7, r1
 8005744:	f7fa fef6 	bl	8000534 <__aeabi_i2d>
 8005748:	a37d      	add	r3, pc, #500	; (adr r3, 8005940 <_dtoa_r+0x318>)
 800574a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574e:	f7fa ff5b 	bl	8000608 <__aeabi_dmul>
 8005752:	4602      	mov	r2, r0
 8005754:	460b      	mov	r3, r1
 8005756:	4630      	mov	r0, r6
 8005758:	4639      	mov	r1, r7
 800575a:	f7fa fd9f 	bl	800029c <__adddf3>
 800575e:	4606      	mov	r6, r0
 8005760:	460f      	mov	r7, r1
 8005762:	f7fb fa01 	bl	8000b68 <__aeabi_d2iz>
 8005766:	2200      	movs	r2, #0
 8005768:	4682      	mov	sl, r0
 800576a:	2300      	movs	r3, #0
 800576c:	4630      	mov	r0, r6
 800576e:	4639      	mov	r1, r7
 8005770:	f7fb f9bc 	bl	8000aec <__aeabi_dcmplt>
 8005774:	b148      	cbz	r0, 800578a <_dtoa_r+0x162>
 8005776:	4650      	mov	r0, sl
 8005778:	f7fa fedc 	bl	8000534 <__aeabi_i2d>
 800577c:	4632      	mov	r2, r6
 800577e:	463b      	mov	r3, r7
 8005780:	f7fb f9aa 	bl	8000ad8 <__aeabi_dcmpeq>
 8005784:	b908      	cbnz	r0, 800578a <_dtoa_r+0x162>
 8005786:	f10a 3aff 	add.w	sl, sl, #4294967295
 800578a:	f1ba 0f16 	cmp.w	sl, #22
 800578e:	d859      	bhi.n	8005844 <_dtoa_r+0x21c>
 8005790:	4970      	ldr	r1, [pc, #448]	; (8005954 <_dtoa_r+0x32c>)
 8005792:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005796:	e9dd 2300 	ldrd	r2, r3, [sp]
 800579a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800579e:	f7fb f9c3 	bl	8000b28 <__aeabi_dcmpgt>
 80057a2:	2800      	cmp	r0, #0
 80057a4:	d050      	beq.n	8005848 <_dtoa_r+0x220>
 80057a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057aa:	2300      	movs	r3, #0
 80057ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80057ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80057b0:	1b5d      	subs	r5, r3, r5
 80057b2:	f1b5 0801 	subs.w	r8, r5, #1
 80057b6:	bf49      	itett	mi
 80057b8:	f1c5 0301 	rsbmi	r3, r5, #1
 80057bc:	2300      	movpl	r3, #0
 80057be:	9305      	strmi	r3, [sp, #20]
 80057c0:	f04f 0800 	movmi.w	r8, #0
 80057c4:	bf58      	it	pl
 80057c6:	9305      	strpl	r3, [sp, #20]
 80057c8:	f1ba 0f00 	cmp.w	sl, #0
 80057cc:	db3e      	blt.n	800584c <_dtoa_r+0x224>
 80057ce:	2300      	movs	r3, #0
 80057d0:	44d0      	add	r8, sl
 80057d2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80057d6:	9307      	str	r3, [sp, #28]
 80057d8:	9b06      	ldr	r3, [sp, #24]
 80057da:	2b09      	cmp	r3, #9
 80057dc:	f200 8090 	bhi.w	8005900 <_dtoa_r+0x2d8>
 80057e0:	2b05      	cmp	r3, #5
 80057e2:	bfc4      	itt	gt
 80057e4:	3b04      	subgt	r3, #4
 80057e6:	9306      	strgt	r3, [sp, #24]
 80057e8:	9b06      	ldr	r3, [sp, #24]
 80057ea:	f1a3 0302 	sub.w	r3, r3, #2
 80057ee:	bfcc      	ite	gt
 80057f0:	2500      	movgt	r5, #0
 80057f2:	2501      	movle	r5, #1
 80057f4:	2b03      	cmp	r3, #3
 80057f6:	f200 808f 	bhi.w	8005918 <_dtoa_r+0x2f0>
 80057fa:	e8df f003 	tbb	[pc, r3]
 80057fe:	7f7d      	.short	0x7f7d
 8005800:	7131      	.short	0x7131
 8005802:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8005806:	441d      	add	r5, r3
 8005808:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800580c:	2820      	cmp	r0, #32
 800580e:	dd13      	ble.n	8005838 <_dtoa_r+0x210>
 8005810:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005814:	9b00      	ldr	r3, [sp, #0]
 8005816:	fa08 f800 	lsl.w	r8, r8, r0
 800581a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800581e:	fa23 f000 	lsr.w	r0, r3, r0
 8005822:	ea48 0000 	orr.w	r0, r8, r0
 8005826:	f7fa fe75 	bl	8000514 <__aeabi_ui2d>
 800582a:	2301      	movs	r3, #1
 800582c:	4682      	mov	sl, r0
 800582e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8005832:	3d01      	subs	r5, #1
 8005834:	9313      	str	r3, [sp, #76]	; 0x4c
 8005836:	e772      	b.n	800571e <_dtoa_r+0xf6>
 8005838:	9b00      	ldr	r3, [sp, #0]
 800583a:	f1c0 0020 	rsb	r0, r0, #32
 800583e:	fa03 f000 	lsl.w	r0, r3, r0
 8005842:	e7f0      	b.n	8005826 <_dtoa_r+0x1fe>
 8005844:	2301      	movs	r3, #1
 8005846:	e7b1      	b.n	80057ac <_dtoa_r+0x184>
 8005848:	900f      	str	r0, [sp, #60]	; 0x3c
 800584a:	e7b0      	b.n	80057ae <_dtoa_r+0x186>
 800584c:	9b05      	ldr	r3, [sp, #20]
 800584e:	eba3 030a 	sub.w	r3, r3, sl
 8005852:	9305      	str	r3, [sp, #20]
 8005854:	f1ca 0300 	rsb	r3, sl, #0
 8005858:	9307      	str	r3, [sp, #28]
 800585a:	2300      	movs	r3, #0
 800585c:	930e      	str	r3, [sp, #56]	; 0x38
 800585e:	e7bb      	b.n	80057d8 <_dtoa_r+0x1b0>
 8005860:	2301      	movs	r3, #1
 8005862:	930a      	str	r3, [sp, #40]	; 0x28
 8005864:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005866:	2b00      	cmp	r3, #0
 8005868:	dd59      	ble.n	800591e <_dtoa_r+0x2f6>
 800586a:	9302      	str	r3, [sp, #8]
 800586c:	4699      	mov	r9, r3
 800586e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005870:	2200      	movs	r2, #0
 8005872:	6072      	str	r2, [r6, #4]
 8005874:	2204      	movs	r2, #4
 8005876:	f102 0014 	add.w	r0, r2, #20
 800587a:	4298      	cmp	r0, r3
 800587c:	6871      	ldr	r1, [r6, #4]
 800587e:	d953      	bls.n	8005928 <_dtoa_r+0x300>
 8005880:	4620      	mov	r0, r4
 8005882:	f000 fe88 	bl	8006596 <_Balloc>
 8005886:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005888:	6030      	str	r0, [r6, #0]
 800588a:	f1b9 0f0e 	cmp.w	r9, #14
 800588e:	f8d3 b000 	ldr.w	fp, [r3]
 8005892:	f200 80e6 	bhi.w	8005a62 <_dtoa_r+0x43a>
 8005896:	2d00      	cmp	r5, #0
 8005898:	f000 80e3 	beq.w	8005a62 <_dtoa_r+0x43a>
 800589c:	ed9d 7b00 	vldr	d7, [sp]
 80058a0:	f1ba 0f00 	cmp.w	sl, #0
 80058a4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80058a8:	dd74      	ble.n	8005994 <_dtoa_r+0x36c>
 80058aa:	4a2a      	ldr	r2, [pc, #168]	; (8005954 <_dtoa_r+0x32c>)
 80058ac:	f00a 030f 	and.w	r3, sl, #15
 80058b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80058b4:	ed93 7b00 	vldr	d7, [r3]
 80058b8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80058bc:	06f0      	lsls	r0, r6, #27
 80058be:	ed8d 7b08 	vstr	d7, [sp, #32]
 80058c2:	d565      	bpl.n	8005990 <_dtoa_r+0x368>
 80058c4:	4b24      	ldr	r3, [pc, #144]	; (8005958 <_dtoa_r+0x330>)
 80058c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80058ca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80058ce:	f7fa ffc5 	bl	800085c <__aeabi_ddiv>
 80058d2:	e9cd 0100 	strd	r0, r1, [sp]
 80058d6:	f006 060f 	and.w	r6, r6, #15
 80058da:	2503      	movs	r5, #3
 80058dc:	4f1e      	ldr	r7, [pc, #120]	; (8005958 <_dtoa_r+0x330>)
 80058de:	e04c      	b.n	800597a <_dtoa_r+0x352>
 80058e0:	2301      	movs	r3, #1
 80058e2:	930a      	str	r3, [sp, #40]	; 0x28
 80058e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058e6:	4453      	add	r3, sl
 80058e8:	f103 0901 	add.w	r9, r3, #1
 80058ec:	9302      	str	r3, [sp, #8]
 80058ee:	464b      	mov	r3, r9
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	bfb8      	it	lt
 80058f4:	2301      	movlt	r3, #1
 80058f6:	e7ba      	b.n	800586e <_dtoa_r+0x246>
 80058f8:	2300      	movs	r3, #0
 80058fa:	e7b2      	b.n	8005862 <_dtoa_r+0x23a>
 80058fc:	2300      	movs	r3, #0
 80058fe:	e7f0      	b.n	80058e2 <_dtoa_r+0x2ba>
 8005900:	2501      	movs	r5, #1
 8005902:	2300      	movs	r3, #0
 8005904:	9306      	str	r3, [sp, #24]
 8005906:	950a      	str	r5, [sp, #40]	; 0x28
 8005908:	f04f 33ff 	mov.w	r3, #4294967295
 800590c:	9302      	str	r3, [sp, #8]
 800590e:	4699      	mov	r9, r3
 8005910:	2200      	movs	r2, #0
 8005912:	2312      	movs	r3, #18
 8005914:	920b      	str	r2, [sp, #44]	; 0x2c
 8005916:	e7aa      	b.n	800586e <_dtoa_r+0x246>
 8005918:	2301      	movs	r3, #1
 800591a:	930a      	str	r3, [sp, #40]	; 0x28
 800591c:	e7f4      	b.n	8005908 <_dtoa_r+0x2e0>
 800591e:	2301      	movs	r3, #1
 8005920:	9302      	str	r3, [sp, #8]
 8005922:	4699      	mov	r9, r3
 8005924:	461a      	mov	r2, r3
 8005926:	e7f5      	b.n	8005914 <_dtoa_r+0x2ec>
 8005928:	3101      	adds	r1, #1
 800592a:	6071      	str	r1, [r6, #4]
 800592c:	0052      	lsls	r2, r2, #1
 800592e:	e7a2      	b.n	8005876 <_dtoa_r+0x24e>
 8005930:	636f4361 	.word	0x636f4361
 8005934:	3fd287a7 	.word	0x3fd287a7
 8005938:	8b60c8b3 	.word	0x8b60c8b3
 800593c:	3fc68a28 	.word	0x3fc68a28
 8005940:	509f79fb 	.word	0x509f79fb
 8005944:	3fd34413 	.word	0x3fd34413
 8005948:	7ff00000 	.word	0x7ff00000
 800594c:	0800726d 	.word	0x0800726d
 8005950:	3ff80000 	.word	0x3ff80000
 8005954:	08007328 	.word	0x08007328
 8005958:	08007300 	.word	0x08007300
 800595c:	08007299 	.word	0x08007299
 8005960:	07f1      	lsls	r1, r6, #31
 8005962:	d508      	bpl.n	8005976 <_dtoa_r+0x34e>
 8005964:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005968:	e9d7 2300 	ldrd	r2, r3, [r7]
 800596c:	f7fa fe4c 	bl	8000608 <__aeabi_dmul>
 8005970:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005974:	3501      	adds	r5, #1
 8005976:	1076      	asrs	r6, r6, #1
 8005978:	3708      	adds	r7, #8
 800597a:	2e00      	cmp	r6, #0
 800597c:	d1f0      	bne.n	8005960 <_dtoa_r+0x338>
 800597e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005982:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005986:	f7fa ff69 	bl	800085c <__aeabi_ddiv>
 800598a:	e9cd 0100 	strd	r0, r1, [sp]
 800598e:	e01a      	b.n	80059c6 <_dtoa_r+0x39e>
 8005990:	2502      	movs	r5, #2
 8005992:	e7a3      	b.n	80058dc <_dtoa_r+0x2b4>
 8005994:	f000 80a0 	beq.w	8005ad8 <_dtoa_r+0x4b0>
 8005998:	f1ca 0600 	rsb	r6, sl, #0
 800599c:	4b9f      	ldr	r3, [pc, #636]	; (8005c1c <_dtoa_r+0x5f4>)
 800599e:	4fa0      	ldr	r7, [pc, #640]	; (8005c20 <_dtoa_r+0x5f8>)
 80059a0:	f006 020f 	and.w	r2, r6, #15
 80059a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80059b0:	f7fa fe2a 	bl	8000608 <__aeabi_dmul>
 80059b4:	e9cd 0100 	strd	r0, r1, [sp]
 80059b8:	1136      	asrs	r6, r6, #4
 80059ba:	2300      	movs	r3, #0
 80059bc:	2502      	movs	r5, #2
 80059be:	2e00      	cmp	r6, #0
 80059c0:	d17f      	bne.n	8005ac2 <_dtoa_r+0x49a>
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1e1      	bne.n	800598a <_dtoa_r+0x362>
 80059c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	f000 8087 	beq.w	8005adc <_dtoa_r+0x4b4>
 80059ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80059d2:	2200      	movs	r2, #0
 80059d4:	4b93      	ldr	r3, [pc, #588]	; (8005c24 <_dtoa_r+0x5fc>)
 80059d6:	4630      	mov	r0, r6
 80059d8:	4639      	mov	r1, r7
 80059da:	f7fb f887 	bl	8000aec <__aeabi_dcmplt>
 80059de:	2800      	cmp	r0, #0
 80059e0:	d07c      	beq.n	8005adc <_dtoa_r+0x4b4>
 80059e2:	f1b9 0f00 	cmp.w	r9, #0
 80059e6:	d079      	beq.n	8005adc <_dtoa_r+0x4b4>
 80059e8:	9b02      	ldr	r3, [sp, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	dd35      	ble.n	8005a5a <_dtoa_r+0x432>
 80059ee:	f10a 33ff 	add.w	r3, sl, #4294967295
 80059f2:	9308      	str	r3, [sp, #32]
 80059f4:	4639      	mov	r1, r7
 80059f6:	2200      	movs	r2, #0
 80059f8:	4b8b      	ldr	r3, [pc, #556]	; (8005c28 <_dtoa_r+0x600>)
 80059fa:	4630      	mov	r0, r6
 80059fc:	f7fa fe04 	bl	8000608 <__aeabi_dmul>
 8005a00:	e9cd 0100 	strd	r0, r1, [sp]
 8005a04:	9f02      	ldr	r7, [sp, #8]
 8005a06:	3501      	adds	r5, #1
 8005a08:	4628      	mov	r0, r5
 8005a0a:	f7fa fd93 	bl	8000534 <__aeabi_i2d>
 8005a0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a12:	f7fa fdf9 	bl	8000608 <__aeabi_dmul>
 8005a16:	2200      	movs	r2, #0
 8005a18:	4b84      	ldr	r3, [pc, #528]	; (8005c2c <_dtoa_r+0x604>)
 8005a1a:	f7fa fc3f 	bl	800029c <__adddf3>
 8005a1e:	4605      	mov	r5, r0
 8005a20:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005a24:	2f00      	cmp	r7, #0
 8005a26:	d15d      	bne.n	8005ae4 <_dtoa_r+0x4bc>
 8005a28:	2200      	movs	r2, #0
 8005a2a:	4b81      	ldr	r3, [pc, #516]	; (8005c30 <_dtoa_r+0x608>)
 8005a2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a30:	f7fa fc32 	bl	8000298 <__aeabi_dsub>
 8005a34:	462a      	mov	r2, r5
 8005a36:	4633      	mov	r3, r6
 8005a38:	e9cd 0100 	strd	r0, r1, [sp]
 8005a3c:	f7fb f874 	bl	8000b28 <__aeabi_dcmpgt>
 8005a40:	2800      	cmp	r0, #0
 8005a42:	f040 8288 	bne.w	8005f56 <_dtoa_r+0x92e>
 8005a46:	462a      	mov	r2, r5
 8005a48:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005a4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005a50:	f7fb f84c 	bl	8000aec <__aeabi_dcmplt>
 8005a54:	2800      	cmp	r0, #0
 8005a56:	f040 827c 	bne.w	8005f52 <_dtoa_r+0x92a>
 8005a5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005a5e:	e9cd 2300 	strd	r2, r3, [sp]
 8005a62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f2c0 8150 	blt.w	8005d0a <_dtoa_r+0x6e2>
 8005a6a:	f1ba 0f0e 	cmp.w	sl, #14
 8005a6e:	f300 814c 	bgt.w	8005d0a <_dtoa_r+0x6e2>
 8005a72:	4b6a      	ldr	r3, [pc, #424]	; (8005c1c <_dtoa_r+0x5f4>)
 8005a74:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005a78:	ed93 7b00 	vldr	d7, [r3]
 8005a7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005a84:	f280 80d8 	bge.w	8005c38 <_dtoa_r+0x610>
 8005a88:	f1b9 0f00 	cmp.w	r9, #0
 8005a8c:	f300 80d4 	bgt.w	8005c38 <_dtoa_r+0x610>
 8005a90:	f040 825e 	bne.w	8005f50 <_dtoa_r+0x928>
 8005a94:	2200      	movs	r2, #0
 8005a96:	4b66      	ldr	r3, [pc, #408]	; (8005c30 <_dtoa_r+0x608>)
 8005a98:	ec51 0b17 	vmov	r0, r1, d7
 8005a9c:	f7fa fdb4 	bl	8000608 <__aeabi_dmul>
 8005aa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005aa4:	f7fb f836 	bl	8000b14 <__aeabi_dcmpge>
 8005aa8:	464f      	mov	r7, r9
 8005aaa:	464e      	mov	r6, r9
 8005aac:	2800      	cmp	r0, #0
 8005aae:	f040 8234 	bne.w	8005f1a <_dtoa_r+0x8f2>
 8005ab2:	2331      	movs	r3, #49	; 0x31
 8005ab4:	f10b 0501 	add.w	r5, fp, #1
 8005ab8:	f88b 3000 	strb.w	r3, [fp]
 8005abc:	f10a 0a01 	add.w	sl, sl, #1
 8005ac0:	e22f      	b.n	8005f22 <_dtoa_r+0x8fa>
 8005ac2:	07f2      	lsls	r2, r6, #31
 8005ac4:	d505      	bpl.n	8005ad2 <_dtoa_r+0x4aa>
 8005ac6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aca:	f7fa fd9d 	bl	8000608 <__aeabi_dmul>
 8005ace:	3501      	adds	r5, #1
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	1076      	asrs	r6, r6, #1
 8005ad4:	3708      	adds	r7, #8
 8005ad6:	e772      	b.n	80059be <_dtoa_r+0x396>
 8005ad8:	2502      	movs	r5, #2
 8005ada:	e774      	b.n	80059c6 <_dtoa_r+0x39e>
 8005adc:	f8cd a020 	str.w	sl, [sp, #32]
 8005ae0:	464f      	mov	r7, r9
 8005ae2:	e791      	b.n	8005a08 <_dtoa_r+0x3e0>
 8005ae4:	4b4d      	ldr	r3, [pc, #308]	; (8005c1c <_dtoa_r+0x5f4>)
 8005ae6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005aea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005aee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d047      	beq.n	8005b84 <_dtoa_r+0x55c>
 8005af4:	4602      	mov	r2, r0
 8005af6:	460b      	mov	r3, r1
 8005af8:	2000      	movs	r0, #0
 8005afa:	494e      	ldr	r1, [pc, #312]	; (8005c34 <_dtoa_r+0x60c>)
 8005afc:	f7fa feae 	bl	800085c <__aeabi_ddiv>
 8005b00:	462a      	mov	r2, r5
 8005b02:	4633      	mov	r3, r6
 8005b04:	f7fa fbc8 	bl	8000298 <__aeabi_dsub>
 8005b08:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005b0c:	465d      	mov	r5, fp
 8005b0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b12:	f7fb f829 	bl	8000b68 <__aeabi_d2iz>
 8005b16:	4606      	mov	r6, r0
 8005b18:	f7fa fd0c 	bl	8000534 <__aeabi_i2d>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	460b      	mov	r3, r1
 8005b20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b24:	f7fa fbb8 	bl	8000298 <__aeabi_dsub>
 8005b28:	3630      	adds	r6, #48	; 0x30
 8005b2a:	f805 6b01 	strb.w	r6, [r5], #1
 8005b2e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005b32:	e9cd 0100 	strd	r0, r1, [sp]
 8005b36:	f7fa ffd9 	bl	8000aec <__aeabi_dcmplt>
 8005b3a:	2800      	cmp	r0, #0
 8005b3c:	d163      	bne.n	8005c06 <_dtoa_r+0x5de>
 8005b3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b42:	2000      	movs	r0, #0
 8005b44:	4937      	ldr	r1, [pc, #220]	; (8005c24 <_dtoa_r+0x5fc>)
 8005b46:	f7fa fba7 	bl	8000298 <__aeabi_dsub>
 8005b4a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005b4e:	f7fa ffcd 	bl	8000aec <__aeabi_dcmplt>
 8005b52:	2800      	cmp	r0, #0
 8005b54:	f040 80b7 	bne.w	8005cc6 <_dtoa_r+0x69e>
 8005b58:	eba5 030b 	sub.w	r3, r5, fp
 8005b5c:	429f      	cmp	r7, r3
 8005b5e:	f77f af7c 	ble.w	8005a5a <_dtoa_r+0x432>
 8005b62:	2200      	movs	r2, #0
 8005b64:	4b30      	ldr	r3, [pc, #192]	; (8005c28 <_dtoa_r+0x600>)
 8005b66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005b6a:	f7fa fd4d 	bl	8000608 <__aeabi_dmul>
 8005b6e:	2200      	movs	r2, #0
 8005b70:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005b74:	4b2c      	ldr	r3, [pc, #176]	; (8005c28 <_dtoa_r+0x600>)
 8005b76:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b7a:	f7fa fd45 	bl	8000608 <__aeabi_dmul>
 8005b7e:	e9cd 0100 	strd	r0, r1, [sp]
 8005b82:	e7c4      	b.n	8005b0e <_dtoa_r+0x4e6>
 8005b84:	462a      	mov	r2, r5
 8005b86:	4633      	mov	r3, r6
 8005b88:	f7fa fd3e 	bl	8000608 <__aeabi_dmul>
 8005b8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005b90:	eb0b 0507 	add.w	r5, fp, r7
 8005b94:	465e      	mov	r6, fp
 8005b96:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b9a:	f7fa ffe5 	bl	8000b68 <__aeabi_d2iz>
 8005b9e:	4607      	mov	r7, r0
 8005ba0:	f7fa fcc8 	bl	8000534 <__aeabi_i2d>
 8005ba4:	3730      	adds	r7, #48	; 0x30
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	460b      	mov	r3, r1
 8005baa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bae:	f7fa fb73 	bl	8000298 <__aeabi_dsub>
 8005bb2:	f806 7b01 	strb.w	r7, [r6], #1
 8005bb6:	42ae      	cmp	r6, r5
 8005bb8:	e9cd 0100 	strd	r0, r1, [sp]
 8005bbc:	f04f 0200 	mov.w	r2, #0
 8005bc0:	d126      	bne.n	8005c10 <_dtoa_r+0x5e8>
 8005bc2:	4b1c      	ldr	r3, [pc, #112]	; (8005c34 <_dtoa_r+0x60c>)
 8005bc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005bc8:	f7fa fb68 	bl	800029c <__adddf3>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	460b      	mov	r3, r1
 8005bd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bd4:	f7fa ffa8 	bl	8000b28 <__aeabi_dcmpgt>
 8005bd8:	2800      	cmp	r0, #0
 8005bda:	d174      	bne.n	8005cc6 <_dtoa_r+0x69e>
 8005bdc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005be0:	2000      	movs	r0, #0
 8005be2:	4914      	ldr	r1, [pc, #80]	; (8005c34 <_dtoa_r+0x60c>)
 8005be4:	f7fa fb58 	bl	8000298 <__aeabi_dsub>
 8005be8:	4602      	mov	r2, r0
 8005bea:	460b      	mov	r3, r1
 8005bec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bf0:	f7fa ff7c 	bl	8000aec <__aeabi_dcmplt>
 8005bf4:	2800      	cmp	r0, #0
 8005bf6:	f43f af30 	beq.w	8005a5a <_dtoa_r+0x432>
 8005bfa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005bfe:	2b30      	cmp	r3, #48	; 0x30
 8005c00:	f105 32ff 	add.w	r2, r5, #4294967295
 8005c04:	d002      	beq.n	8005c0c <_dtoa_r+0x5e4>
 8005c06:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005c0a:	e04a      	b.n	8005ca2 <_dtoa_r+0x67a>
 8005c0c:	4615      	mov	r5, r2
 8005c0e:	e7f4      	b.n	8005bfa <_dtoa_r+0x5d2>
 8005c10:	4b05      	ldr	r3, [pc, #20]	; (8005c28 <_dtoa_r+0x600>)
 8005c12:	f7fa fcf9 	bl	8000608 <__aeabi_dmul>
 8005c16:	e9cd 0100 	strd	r0, r1, [sp]
 8005c1a:	e7bc      	b.n	8005b96 <_dtoa_r+0x56e>
 8005c1c:	08007328 	.word	0x08007328
 8005c20:	08007300 	.word	0x08007300
 8005c24:	3ff00000 	.word	0x3ff00000
 8005c28:	40240000 	.word	0x40240000
 8005c2c:	401c0000 	.word	0x401c0000
 8005c30:	40140000 	.word	0x40140000
 8005c34:	3fe00000 	.word	0x3fe00000
 8005c38:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005c3c:	465d      	mov	r5, fp
 8005c3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c42:	4630      	mov	r0, r6
 8005c44:	4639      	mov	r1, r7
 8005c46:	f7fa fe09 	bl	800085c <__aeabi_ddiv>
 8005c4a:	f7fa ff8d 	bl	8000b68 <__aeabi_d2iz>
 8005c4e:	4680      	mov	r8, r0
 8005c50:	f7fa fc70 	bl	8000534 <__aeabi_i2d>
 8005c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c58:	f7fa fcd6 	bl	8000608 <__aeabi_dmul>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	460b      	mov	r3, r1
 8005c60:	4630      	mov	r0, r6
 8005c62:	4639      	mov	r1, r7
 8005c64:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005c68:	f7fa fb16 	bl	8000298 <__aeabi_dsub>
 8005c6c:	f805 6b01 	strb.w	r6, [r5], #1
 8005c70:	eba5 060b 	sub.w	r6, r5, fp
 8005c74:	45b1      	cmp	r9, r6
 8005c76:	4602      	mov	r2, r0
 8005c78:	460b      	mov	r3, r1
 8005c7a:	d139      	bne.n	8005cf0 <_dtoa_r+0x6c8>
 8005c7c:	f7fa fb0e 	bl	800029c <__adddf3>
 8005c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c84:	4606      	mov	r6, r0
 8005c86:	460f      	mov	r7, r1
 8005c88:	f7fa ff4e 	bl	8000b28 <__aeabi_dcmpgt>
 8005c8c:	b9c8      	cbnz	r0, 8005cc2 <_dtoa_r+0x69a>
 8005c8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c92:	4630      	mov	r0, r6
 8005c94:	4639      	mov	r1, r7
 8005c96:	f7fa ff1f 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c9a:	b110      	cbz	r0, 8005ca2 <_dtoa_r+0x67a>
 8005c9c:	f018 0f01 	tst.w	r8, #1
 8005ca0:	d10f      	bne.n	8005cc2 <_dtoa_r+0x69a>
 8005ca2:	9904      	ldr	r1, [sp, #16]
 8005ca4:	4620      	mov	r0, r4
 8005ca6:	f000 fcaa 	bl	80065fe <_Bfree>
 8005caa:	2300      	movs	r3, #0
 8005cac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005cae:	702b      	strb	r3, [r5, #0]
 8005cb0:	f10a 0301 	add.w	r3, sl, #1
 8005cb4:	6013      	str	r3, [r2, #0]
 8005cb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	f000 8241 	beq.w	8006140 <_dtoa_r+0xb18>
 8005cbe:	601d      	str	r5, [r3, #0]
 8005cc0:	e23e      	b.n	8006140 <_dtoa_r+0xb18>
 8005cc2:	f8cd a020 	str.w	sl, [sp, #32]
 8005cc6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005cca:	2a39      	cmp	r2, #57	; 0x39
 8005ccc:	f105 33ff 	add.w	r3, r5, #4294967295
 8005cd0:	d108      	bne.n	8005ce4 <_dtoa_r+0x6bc>
 8005cd2:	459b      	cmp	fp, r3
 8005cd4:	d10a      	bne.n	8005cec <_dtoa_r+0x6c4>
 8005cd6:	9b08      	ldr	r3, [sp, #32]
 8005cd8:	3301      	adds	r3, #1
 8005cda:	9308      	str	r3, [sp, #32]
 8005cdc:	2330      	movs	r3, #48	; 0x30
 8005cde:	f88b 3000 	strb.w	r3, [fp]
 8005ce2:	465b      	mov	r3, fp
 8005ce4:	781a      	ldrb	r2, [r3, #0]
 8005ce6:	3201      	adds	r2, #1
 8005ce8:	701a      	strb	r2, [r3, #0]
 8005cea:	e78c      	b.n	8005c06 <_dtoa_r+0x5de>
 8005cec:	461d      	mov	r5, r3
 8005cee:	e7ea      	b.n	8005cc6 <_dtoa_r+0x69e>
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	4b9b      	ldr	r3, [pc, #620]	; (8005f60 <_dtoa_r+0x938>)
 8005cf4:	f7fa fc88 	bl	8000608 <__aeabi_dmul>
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	4606      	mov	r6, r0
 8005cfe:	460f      	mov	r7, r1
 8005d00:	f7fa feea 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d04:	2800      	cmp	r0, #0
 8005d06:	d09a      	beq.n	8005c3e <_dtoa_r+0x616>
 8005d08:	e7cb      	b.n	8005ca2 <_dtoa_r+0x67a>
 8005d0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d0c:	2a00      	cmp	r2, #0
 8005d0e:	f000 808b 	beq.w	8005e28 <_dtoa_r+0x800>
 8005d12:	9a06      	ldr	r2, [sp, #24]
 8005d14:	2a01      	cmp	r2, #1
 8005d16:	dc6e      	bgt.n	8005df6 <_dtoa_r+0x7ce>
 8005d18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005d1a:	2a00      	cmp	r2, #0
 8005d1c:	d067      	beq.n	8005dee <_dtoa_r+0x7c6>
 8005d1e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d22:	9f07      	ldr	r7, [sp, #28]
 8005d24:	9d05      	ldr	r5, [sp, #20]
 8005d26:	9a05      	ldr	r2, [sp, #20]
 8005d28:	2101      	movs	r1, #1
 8005d2a:	441a      	add	r2, r3
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	9205      	str	r2, [sp, #20]
 8005d30:	4498      	add	r8, r3
 8005d32:	f000 fd04 	bl	800673e <__i2b>
 8005d36:	4606      	mov	r6, r0
 8005d38:	2d00      	cmp	r5, #0
 8005d3a:	dd0c      	ble.n	8005d56 <_dtoa_r+0x72e>
 8005d3c:	f1b8 0f00 	cmp.w	r8, #0
 8005d40:	dd09      	ble.n	8005d56 <_dtoa_r+0x72e>
 8005d42:	4545      	cmp	r5, r8
 8005d44:	9a05      	ldr	r2, [sp, #20]
 8005d46:	462b      	mov	r3, r5
 8005d48:	bfa8      	it	ge
 8005d4a:	4643      	movge	r3, r8
 8005d4c:	1ad2      	subs	r2, r2, r3
 8005d4e:	9205      	str	r2, [sp, #20]
 8005d50:	1aed      	subs	r5, r5, r3
 8005d52:	eba8 0803 	sub.w	r8, r8, r3
 8005d56:	9b07      	ldr	r3, [sp, #28]
 8005d58:	b1eb      	cbz	r3, 8005d96 <_dtoa_r+0x76e>
 8005d5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d067      	beq.n	8005e30 <_dtoa_r+0x808>
 8005d60:	b18f      	cbz	r7, 8005d86 <_dtoa_r+0x75e>
 8005d62:	4631      	mov	r1, r6
 8005d64:	463a      	mov	r2, r7
 8005d66:	4620      	mov	r0, r4
 8005d68:	f000 fd88 	bl	800687c <__pow5mult>
 8005d6c:	9a04      	ldr	r2, [sp, #16]
 8005d6e:	4601      	mov	r1, r0
 8005d70:	4606      	mov	r6, r0
 8005d72:	4620      	mov	r0, r4
 8005d74:	f000 fcec 	bl	8006750 <__multiply>
 8005d78:	9904      	ldr	r1, [sp, #16]
 8005d7a:	9008      	str	r0, [sp, #32]
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	f000 fc3e 	bl	80065fe <_Bfree>
 8005d82:	9b08      	ldr	r3, [sp, #32]
 8005d84:	9304      	str	r3, [sp, #16]
 8005d86:	9b07      	ldr	r3, [sp, #28]
 8005d88:	1bda      	subs	r2, r3, r7
 8005d8a:	d004      	beq.n	8005d96 <_dtoa_r+0x76e>
 8005d8c:	9904      	ldr	r1, [sp, #16]
 8005d8e:	4620      	mov	r0, r4
 8005d90:	f000 fd74 	bl	800687c <__pow5mult>
 8005d94:	9004      	str	r0, [sp, #16]
 8005d96:	2101      	movs	r1, #1
 8005d98:	4620      	mov	r0, r4
 8005d9a:	f000 fcd0 	bl	800673e <__i2b>
 8005d9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005da0:	4607      	mov	r7, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 81d0 	beq.w	8006148 <_dtoa_r+0xb20>
 8005da8:	461a      	mov	r2, r3
 8005daa:	4601      	mov	r1, r0
 8005dac:	4620      	mov	r0, r4
 8005dae:	f000 fd65 	bl	800687c <__pow5mult>
 8005db2:	9b06      	ldr	r3, [sp, #24]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	4607      	mov	r7, r0
 8005db8:	dc40      	bgt.n	8005e3c <_dtoa_r+0x814>
 8005dba:	9b00      	ldr	r3, [sp, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d139      	bne.n	8005e34 <_dtoa_r+0x80c>
 8005dc0:	9b01      	ldr	r3, [sp, #4]
 8005dc2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d136      	bne.n	8005e38 <_dtoa_r+0x810>
 8005dca:	9b01      	ldr	r3, [sp, #4]
 8005dcc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005dd0:	0d1b      	lsrs	r3, r3, #20
 8005dd2:	051b      	lsls	r3, r3, #20
 8005dd4:	b12b      	cbz	r3, 8005de2 <_dtoa_r+0x7ba>
 8005dd6:	9b05      	ldr	r3, [sp, #20]
 8005dd8:	3301      	adds	r3, #1
 8005dda:	9305      	str	r3, [sp, #20]
 8005ddc:	f108 0801 	add.w	r8, r8, #1
 8005de0:	2301      	movs	r3, #1
 8005de2:	9307      	str	r3, [sp, #28]
 8005de4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d12a      	bne.n	8005e40 <_dtoa_r+0x818>
 8005dea:	2001      	movs	r0, #1
 8005dec:	e030      	b.n	8005e50 <_dtoa_r+0x828>
 8005dee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005df0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005df4:	e795      	b.n	8005d22 <_dtoa_r+0x6fa>
 8005df6:	9b07      	ldr	r3, [sp, #28]
 8005df8:	f109 37ff 	add.w	r7, r9, #4294967295
 8005dfc:	42bb      	cmp	r3, r7
 8005dfe:	bfbf      	itttt	lt
 8005e00:	9b07      	ldrlt	r3, [sp, #28]
 8005e02:	9707      	strlt	r7, [sp, #28]
 8005e04:	1afa      	sublt	r2, r7, r3
 8005e06:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005e08:	bfbb      	ittet	lt
 8005e0a:	189b      	addlt	r3, r3, r2
 8005e0c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005e0e:	1bdf      	subge	r7, r3, r7
 8005e10:	2700      	movlt	r7, #0
 8005e12:	f1b9 0f00 	cmp.w	r9, #0
 8005e16:	bfb5      	itete	lt
 8005e18:	9b05      	ldrlt	r3, [sp, #20]
 8005e1a:	9d05      	ldrge	r5, [sp, #20]
 8005e1c:	eba3 0509 	sublt.w	r5, r3, r9
 8005e20:	464b      	movge	r3, r9
 8005e22:	bfb8      	it	lt
 8005e24:	2300      	movlt	r3, #0
 8005e26:	e77e      	b.n	8005d26 <_dtoa_r+0x6fe>
 8005e28:	9f07      	ldr	r7, [sp, #28]
 8005e2a:	9d05      	ldr	r5, [sp, #20]
 8005e2c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005e2e:	e783      	b.n	8005d38 <_dtoa_r+0x710>
 8005e30:	9a07      	ldr	r2, [sp, #28]
 8005e32:	e7ab      	b.n	8005d8c <_dtoa_r+0x764>
 8005e34:	2300      	movs	r3, #0
 8005e36:	e7d4      	b.n	8005de2 <_dtoa_r+0x7ba>
 8005e38:	9b00      	ldr	r3, [sp, #0]
 8005e3a:	e7d2      	b.n	8005de2 <_dtoa_r+0x7ba>
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	9307      	str	r3, [sp, #28]
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005e46:	6918      	ldr	r0, [r3, #16]
 8005e48:	f000 fc2b 	bl	80066a2 <__hi0bits>
 8005e4c:	f1c0 0020 	rsb	r0, r0, #32
 8005e50:	4440      	add	r0, r8
 8005e52:	f010 001f 	ands.w	r0, r0, #31
 8005e56:	d047      	beq.n	8005ee8 <_dtoa_r+0x8c0>
 8005e58:	f1c0 0320 	rsb	r3, r0, #32
 8005e5c:	2b04      	cmp	r3, #4
 8005e5e:	dd3b      	ble.n	8005ed8 <_dtoa_r+0x8b0>
 8005e60:	9b05      	ldr	r3, [sp, #20]
 8005e62:	f1c0 001c 	rsb	r0, r0, #28
 8005e66:	4403      	add	r3, r0
 8005e68:	9305      	str	r3, [sp, #20]
 8005e6a:	4405      	add	r5, r0
 8005e6c:	4480      	add	r8, r0
 8005e6e:	9b05      	ldr	r3, [sp, #20]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	dd05      	ble.n	8005e80 <_dtoa_r+0x858>
 8005e74:	461a      	mov	r2, r3
 8005e76:	9904      	ldr	r1, [sp, #16]
 8005e78:	4620      	mov	r0, r4
 8005e7a:	f000 fd4d 	bl	8006918 <__lshift>
 8005e7e:	9004      	str	r0, [sp, #16]
 8005e80:	f1b8 0f00 	cmp.w	r8, #0
 8005e84:	dd05      	ble.n	8005e92 <_dtoa_r+0x86a>
 8005e86:	4639      	mov	r1, r7
 8005e88:	4642      	mov	r2, r8
 8005e8a:	4620      	mov	r0, r4
 8005e8c:	f000 fd44 	bl	8006918 <__lshift>
 8005e90:	4607      	mov	r7, r0
 8005e92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e94:	b353      	cbz	r3, 8005eec <_dtoa_r+0x8c4>
 8005e96:	4639      	mov	r1, r7
 8005e98:	9804      	ldr	r0, [sp, #16]
 8005e9a:	f000 fd91 	bl	80069c0 <__mcmp>
 8005e9e:	2800      	cmp	r0, #0
 8005ea0:	da24      	bge.n	8005eec <_dtoa_r+0x8c4>
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	220a      	movs	r2, #10
 8005ea6:	9904      	ldr	r1, [sp, #16]
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	f000 fbbf 	bl	800662c <__multadd>
 8005eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb0:	9004      	str	r0, [sp, #16]
 8005eb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	f000 814d 	beq.w	8006156 <_dtoa_r+0xb2e>
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	4631      	mov	r1, r6
 8005ec0:	220a      	movs	r2, #10
 8005ec2:	4620      	mov	r0, r4
 8005ec4:	f000 fbb2 	bl	800662c <__multadd>
 8005ec8:	9b02      	ldr	r3, [sp, #8]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	4606      	mov	r6, r0
 8005ece:	dc4f      	bgt.n	8005f70 <_dtoa_r+0x948>
 8005ed0:	9b06      	ldr	r3, [sp, #24]
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	dd4c      	ble.n	8005f70 <_dtoa_r+0x948>
 8005ed6:	e011      	b.n	8005efc <_dtoa_r+0x8d4>
 8005ed8:	d0c9      	beq.n	8005e6e <_dtoa_r+0x846>
 8005eda:	9a05      	ldr	r2, [sp, #20]
 8005edc:	331c      	adds	r3, #28
 8005ede:	441a      	add	r2, r3
 8005ee0:	9205      	str	r2, [sp, #20]
 8005ee2:	441d      	add	r5, r3
 8005ee4:	4498      	add	r8, r3
 8005ee6:	e7c2      	b.n	8005e6e <_dtoa_r+0x846>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	e7f6      	b.n	8005eda <_dtoa_r+0x8b2>
 8005eec:	f1b9 0f00 	cmp.w	r9, #0
 8005ef0:	dc38      	bgt.n	8005f64 <_dtoa_r+0x93c>
 8005ef2:	9b06      	ldr	r3, [sp, #24]
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	dd35      	ble.n	8005f64 <_dtoa_r+0x93c>
 8005ef8:	f8cd 9008 	str.w	r9, [sp, #8]
 8005efc:	9b02      	ldr	r3, [sp, #8]
 8005efe:	b963      	cbnz	r3, 8005f1a <_dtoa_r+0x8f2>
 8005f00:	4639      	mov	r1, r7
 8005f02:	2205      	movs	r2, #5
 8005f04:	4620      	mov	r0, r4
 8005f06:	f000 fb91 	bl	800662c <__multadd>
 8005f0a:	4601      	mov	r1, r0
 8005f0c:	4607      	mov	r7, r0
 8005f0e:	9804      	ldr	r0, [sp, #16]
 8005f10:	f000 fd56 	bl	80069c0 <__mcmp>
 8005f14:	2800      	cmp	r0, #0
 8005f16:	f73f adcc 	bgt.w	8005ab2 <_dtoa_r+0x48a>
 8005f1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f1c:	465d      	mov	r5, fp
 8005f1e:	ea6f 0a03 	mvn.w	sl, r3
 8005f22:	f04f 0900 	mov.w	r9, #0
 8005f26:	4639      	mov	r1, r7
 8005f28:	4620      	mov	r0, r4
 8005f2a:	f000 fb68 	bl	80065fe <_Bfree>
 8005f2e:	2e00      	cmp	r6, #0
 8005f30:	f43f aeb7 	beq.w	8005ca2 <_dtoa_r+0x67a>
 8005f34:	f1b9 0f00 	cmp.w	r9, #0
 8005f38:	d005      	beq.n	8005f46 <_dtoa_r+0x91e>
 8005f3a:	45b1      	cmp	r9, r6
 8005f3c:	d003      	beq.n	8005f46 <_dtoa_r+0x91e>
 8005f3e:	4649      	mov	r1, r9
 8005f40:	4620      	mov	r0, r4
 8005f42:	f000 fb5c 	bl	80065fe <_Bfree>
 8005f46:	4631      	mov	r1, r6
 8005f48:	4620      	mov	r0, r4
 8005f4a:	f000 fb58 	bl	80065fe <_Bfree>
 8005f4e:	e6a8      	b.n	8005ca2 <_dtoa_r+0x67a>
 8005f50:	2700      	movs	r7, #0
 8005f52:	463e      	mov	r6, r7
 8005f54:	e7e1      	b.n	8005f1a <_dtoa_r+0x8f2>
 8005f56:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005f5a:	463e      	mov	r6, r7
 8005f5c:	e5a9      	b.n	8005ab2 <_dtoa_r+0x48a>
 8005f5e:	bf00      	nop
 8005f60:	40240000 	.word	0x40240000
 8005f64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f66:	f8cd 9008 	str.w	r9, [sp, #8]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	f000 80fa 	beq.w	8006164 <_dtoa_r+0xb3c>
 8005f70:	2d00      	cmp	r5, #0
 8005f72:	dd05      	ble.n	8005f80 <_dtoa_r+0x958>
 8005f74:	4631      	mov	r1, r6
 8005f76:	462a      	mov	r2, r5
 8005f78:	4620      	mov	r0, r4
 8005f7a:	f000 fccd 	bl	8006918 <__lshift>
 8005f7e:	4606      	mov	r6, r0
 8005f80:	9b07      	ldr	r3, [sp, #28]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d04c      	beq.n	8006020 <_dtoa_r+0x9f8>
 8005f86:	6871      	ldr	r1, [r6, #4]
 8005f88:	4620      	mov	r0, r4
 8005f8a:	f000 fb04 	bl	8006596 <_Balloc>
 8005f8e:	6932      	ldr	r2, [r6, #16]
 8005f90:	3202      	adds	r2, #2
 8005f92:	4605      	mov	r5, r0
 8005f94:	0092      	lsls	r2, r2, #2
 8005f96:	f106 010c 	add.w	r1, r6, #12
 8005f9a:	300c      	adds	r0, #12
 8005f9c:	f000 faf0 	bl	8006580 <memcpy>
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	4629      	mov	r1, r5
 8005fa4:	4620      	mov	r0, r4
 8005fa6:	f000 fcb7 	bl	8006918 <__lshift>
 8005faa:	9b00      	ldr	r3, [sp, #0]
 8005fac:	f8cd b014 	str.w	fp, [sp, #20]
 8005fb0:	f003 0301 	and.w	r3, r3, #1
 8005fb4:	46b1      	mov	r9, r6
 8005fb6:	9307      	str	r3, [sp, #28]
 8005fb8:	4606      	mov	r6, r0
 8005fba:	4639      	mov	r1, r7
 8005fbc:	9804      	ldr	r0, [sp, #16]
 8005fbe:	f7ff faa7 	bl	8005510 <quorem>
 8005fc2:	4649      	mov	r1, r9
 8005fc4:	4605      	mov	r5, r0
 8005fc6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005fca:	9804      	ldr	r0, [sp, #16]
 8005fcc:	f000 fcf8 	bl	80069c0 <__mcmp>
 8005fd0:	4632      	mov	r2, r6
 8005fd2:	9000      	str	r0, [sp, #0]
 8005fd4:	4639      	mov	r1, r7
 8005fd6:	4620      	mov	r0, r4
 8005fd8:	f000 fd0c 	bl	80069f4 <__mdiff>
 8005fdc:	68c3      	ldr	r3, [r0, #12]
 8005fde:	4602      	mov	r2, r0
 8005fe0:	bb03      	cbnz	r3, 8006024 <_dtoa_r+0x9fc>
 8005fe2:	4601      	mov	r1, r0
 8005fe4:	9008      	str	r0, [sp, #32]
 8005fe6:	9804      	ldr	r0, [sp, #16]
 8005fe8:	f000 fcea 	bl	80069c0 <__mcmp>
 8005fec:	9a08      	ldr	r2, [sp, #32]
 8005fee:	4603      	mov	r3, r0
 8005ff0:	4611      	mov	r1, r2
 8005ff2:	4620      	mov	r0, r4
 8005ff4:	9308      	str	r3, [sp, #32]
 8005ff6:	f000 fb02 	bl	80065fe <_Bfree>
 8005ffa:	9b08      	ldr	r3, [sp, #32]
 8005ffc:	b9a3      	cbnz	r3, 8006028 <_dtoa_r+0xa00>
 8005ffe:	9a06      	ldr	r2, [sp, #24]
 8006000:	b992      	cbnz	r2, 8006028 <_dtoa_r+0xa00>
 8006002:	9a07      	ldr	r2, [sp, #28]
 8006004:	b982      	cbnz	r2, 8006028 <_dtoa_r+0xa00>
 8006006:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800600a:	d029      	beq.n	8006060 <_dtoa_r+0xa38>
 800600c:	9b00      	ldr	r3, [sp, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	dd01      	ble.n	8006016 <_dtoa_r+0x9ee>
 8006012:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006016:	9b05      	ldr	r3, [sp, #20]
 8006018:	1c5d      	adds	r5, r3, #1
 800601a:	f883 8000 	strb.w	r8, [r3]
 800601e:	e782      	b.n	8005f26 <_dtoa_r+0x8fe>
 8006020:	4630      	mov	r0, r6
 8006022:	e7c2      	b.n	8005faa <_dtoa_r+0x982>
 8006024:	2301      	movs	r3, #1
 8006026:	e7e3      	b.n	8005ff0 <_dtoa_r+0x9c8>
 8006028:	9a00      	ldr	r2, [sp, #0]
 800602a:	2a00      	cmp	r2, #0
 800602c:	db04      	blt.n	8006038 <_dtoa_r+0xa10>
 800602e:	d125      	bne.n	800607c <_dtoa_r+0xa54>
 8006030:	9a06      	ldr	r2, [sp, #24]
 8006032:	bb1a      	cbnz	r2, 800607c <_dtoa_r+0xa54>
 8006034:	9a07      	ldr	r2, [sp, #28]
 8006036:	bb0a      	cbnz	r2, 800607c <_dtoa_r+0xa54>
 8006038:	2b00      	cmp	r3, #0
 800603a:	ddec      	ble.n	8006016 <_dtoa_r+0x9ee>
 800603c:	2201      	movs	r2, #1
 800603e:	9904      	ldr	r1, [sp, #16]
 8006040:	4620      	mov	r0, r4
 8006042:	f000 fc69 	bl	8006918 <__lshift>
 8006046:	4639      	mov	r1, r7
 8006048:	9004      	str	r0, [sp, #16]
 800604a:	f000 fcb9 	bl	80069c0 <__mcmp>
 800604e:	2800      	cmp	r0, #0
 8006050:	dc03      	bgt.n	800605a <_dtoa_r+0xa32>
 8006052:	d1e0      	bne.n	8006016 <_dtoa_r+0x9ee>
 8006054:	f018 0f01 	tst.w	r8, #1
 8006058:	d0dd      	beq.n	8006016 <_dtoa_r+0x9ee>
 800605a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800605e:	d1d8      	bne.n	8006012 <_dtoa_r+0x9ea>
 8006060:	9b05      	ldr	r3, [sp, #20]
 8006062:	9a05      	ldr	r2, [sp, #20]
 8006064:	1c5d      	adds	r5, r3, #1
 8006066:	2339      	movs	r3, #57	; 0x39
 8006068:	7013      	strb	r3, [r2, #0]
 800606a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800606e:	2b39      	cmp	r3, #57	; 0x39
 8006070:	f105 32ff 	add.w	r2, r5, #4294967295
 8006074:	d04f      	beq.n	8006116 <_dtoa_r+0xaee>
 8006076:	3301      	adds	r3, #1
 8006078:	7013      	strb	r3, [r2, #0]
 800607a:	e754      	b.n	8005f26 <_dtoa_r+0x8fe>
 800607c:	9a05      	ldr	r2, [sp, #20]
 800607e:	2b00      	cmp	r3, #0
 8006080:	f102 0501 	add.w	r5, r2, #1
 8006084:	dd06      	ble.n	8006094 <_dtoa_r+0xa6c>
 8006086:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800608a:	d0e9      	beq.n	8006060 <_dtoa_r+0xa38>
 800608c:	f108 0801 	add.w	r8, r8, #1
 8006090:	9b05      	ldr	r3, [sp, #20]
 8006092:	e7c2      	b.n	800601a <_dtoa_r+0x9f2>
 8006094:	9a02      	ldr	r2, [sp, #8]
 8006096:	f805 8c01 	strb.w	r8, [r5, #-1]
 800609a:	eba5 030b 	sub.w	r3, r5, fp
 800609e:	4293      	cmp	r3, r2
 80060a0:	d021      	beq.n	80060e6 <_dtoa_r+0xabe>
 80060a2:	2300      	movs	r3, #0
 80060a4:	220a      	movs	r2, #10
 80060a6:	9904      	ldr	r1, [sp, #16]
 80060a8:	4620      	mov	r0, r4
 80060aa:	f000 fabf 	bl	800662c <__multadd>
 80060ae:	45b1      	cmp	r9, r6
 80060b0:	9004      	str	r0, [sp, #16]
 80060b2:	f04f 0300 	mov.w	r3, #0
 80060b6:	f04f 020a 	mov.w	r2, #10
 80060ba:	4649      	mov	r1, r9
 80060bc:	4620      	mov	r0, r4
 80060be:	d105      	bne.n	80060cc <_dtoa_r+0xaa4>
 80060c0:	f000 fab4 	bl	800662c <__multadd>
 80060c4:	4681      	mov	r9, r0
 80060c6:	4606      	mov	r6, r0
 80060c8:	9505      	str	r5, [sp, #20]
 80060ca:	e776      	b.n	8005fba <_dtoa_r+0x992>
 80060cc:	f000 faae 	bl	800662c <__multadd>
 80060d0:	4631      	mov	r1, r6
 80060d2:	4681      	mov	r9, r0
 80060d4:	2300      	movs	r3, #0
 80060d6:	220a      	movs	r2, #10
 80060d8:	4620      	mov	r0, r4
 80060da:	f000 faa7 	bl	800662c <__multadd>
 80060de:	4606      	mov	r6, r0
 80060e0:	e7f2      	b.n	80060c8 <_dtoa_r+0xaa0>
 80060e2:	f04f 0900 	mov.w	r9, #0
 80060e6:	2201      	movs	r2, #1
 80060e8:	9904      	ldr	r1, [sp, #16]
 80060ea:	4620      	mov	r0, r4
 80060ec:	f000 fc14 	bl	8006918 <__lshift>
 80060f0:	4639      	mov	r1, r7
 80060f2:	9004      	str	r0, [sp, #16]
 80060f4:	f000 fc64 	bl	80069c0 <__mcmp>
 80060f8:	2800      	cmp	r0, #0
 80060fa:	dcb6      	bgt.n	800606a <_dtoa_r+0xa42>
 80060fc:	d102      	bne.n	8006104 <_dtoa_r+0xadc>
 80060fe:	f018 0f01 	tst.w	r8, #1
 8006102:	d1b2      	bne.n	800606a <_dtoa_r+0xa42>
 8006104:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006108:	2b30      	cmp	r3, #48	; 0x30
 800610a:	f105 32ff 	add.w	r2, r5, #4294967295
 800610e:	f47f af0a 	bne.w	8005f26 <_dtoa_r+0x8fe>
 8006112:	4615      	mov	r5, r2
 8006114:	e7f6      	b.n	8006104 <_dtoa_r+0xadc>
 8006116:	4593      	cmp	fp, r2
 8006118:	d105      	bne.n	8006126 <_dtoa_r+0xafe>
 800611a:	2331      	movs	r3, #49	; 0x31
 800611c:	f10a 0a01 	add.w	sl, sl, #1
 8006120:	f88b 3000 	strb.w	r3, [fp]
 8006124:	e6ff      	b.n	8005f26 <_dtoa_r+0x8fe>
 8006126:	4615      	mov	r5, r2
 8006128:	e79f      	b.n	800606a <_dtoa_r+0xa42>
 800612a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8006190 <_dtoa_r+0xb68>
 800612e:	e007      	b.n	8006140 <_dtoa_r+0xb18>
 8006130:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006132:	f8df b060 	ldr.w	fp, [pc, #96]	; 8006194 <_dtoa_r+0xb6c>
 8006136:	b11b      	cbz	r3, 8006140 <_dtoa_r+0xb18>
 8006138:	f10b 0308 	add.w	r3, fp, #8
 800613c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800613e:	6013      	str	r3, [r2, #0]
 8006140:	4658      	mov	r0, fp
 8006142:	b017      	add	sp, #92	; 0x5c
 8006144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006148:	9b06      	ldr	r3, [sp, #24]
 800614a:	2b01      	cmp	r3, #1
 800614c:	f77f ae35 	ble.w	8005dba <_dtoa_r+0x792>
 8006150:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006152:	9307      	str	r3, [sp, #28]
 8006154:	e649      	b.n	8005dea <_dtoa_r+0x7c2>
 8006156:	9b02      	ldr	r3, [sp, #8]
 8006158:	2b00      	cmp	r3, #0
 800615a:	dc03      	bgt.n	8006164 <_dtoa_r+0xb3c>
 800615c:	9b06      	ldr	r3, [sp, #24]
 800615e:	2b02      	cmp	r3, #2
 8006160:	f73f aecc 	bgt.w	8005efc <_dtoa_r+0x8d4>
 8006164:	465d      	mov	r5, fp
 8006166:	4639      	mov	r1, r7
 8006168:	9804      	ldr	r0, [sp, #16]
 800616a:	f7ff f9d1 	bl	8005510 <quorem>
 800616e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006172:	f805 8b01 	strb.w	r8, [r5], #1
 8006176:	9a02      	ldr	r2, [sp, #8]
 8006178:	eba5 030b 	sub.w	r3, r5, fp
 800617c:	429a      	cmp	r2, r3
 800617e:	ddb0      	ble.n	80060e2 <_dtoa_r+0xaba>
 8006180:	2300      	movs	r3, #0
 8006182:	220a      	movs	r2, #10
 8006184:	9904      	ldr	r1, [sp, #16]
 8006186:	4620      	mov	r0, r4
 8006188:	f000 fa50 	bl	800662c <__multadd>
 800618c:	9004      	str	r0, [sp, #16]
 800618e:	e7ea      	b.n	8006166 <_dtoa_r+0xb3e>
 8006190:	0800726c 	.word	0x0800726c
 8006194:	08007290 	.word	0x08007290

08006198 <__sflush_r>:
 8006198:	898a      	ldrh	r2, [r1, #12]
 800619a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800619e:	4605      	mov	r5, r0
 80061a0:	0710      	lsls	r0, r2, #28
 80061a2:	460c      	mov	r4, r1
 80061a4:	d458      	bmi.n	8006258 <__sflush_r+0xc0>
 80061a6:	684b      	ldr	r3, [r1, #4]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	dc05      	bgt.n	80061b8 <__sflush_r+0x20>
 80061ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	dc02      	bgt.n	80061b8 <__sflush_r+0x20>
 80061b2:	2000      	movs	r0, #0
 80061b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061ba:	2e00      	cmp	r6, #0
 80061bc:	d0f9      	beq.n	80061b2 <__sflush_r+0x1a>
 80061be:	2300      	movs	r3, #0
 80061c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80061c4:	682f      	ldr	r7, [r5, #0]
 80061c6:	6a21      	ldr	r1, [r4, #32]
 80061c8:	602b      	str	r3, [r5, #0]
 80061ca:	d032      	beq.n	8006232 <__sflush_r+0x9a>
 80061cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80061ce:	89a3      	ldrh	r3, [r4, #12]
 80061d0:	075a      	lsls	r2, r3, #29
 80061d2:	d505      	bpl.n	80061e0 <__sflush_r+0x48>
 80061d4:	6863      	ldr	r3, [r4, #4]
 80061d6:	1ac0      	subs	r0, r0, r3
 80061d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80061da:	b10b      	cbz	r3, 80061e0 <__sflush_r+0x48>
 80061dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80061de:	1ac0      	subs	r0, r0, r3
 80061e0:	2300      	movs	r3, #0
 80061e2:	4602      	mov	r2, r0
 80061e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061e6:	6a21      	ldr	r1, [r4, #32]
 80061e8:	4628      	mov	r0, r5
 80061ea:	47b0      	blx	r6
 80061ec:	1c43      	adds	r3, r0, #1
 80061ee:	89a3      	ldrh	r3, [r4, #12]
 80061f0:	d106      	bne.n	8006200 <__sflush_r+0x68>
 80061f2:	6829      	ldr	r1, [r5, #0]
 80061f4:	291d      	cmp	r1, #29
 80061f6:	d848      	bhi.n	800628a <__sflush_r+0xf2>
 80061f8:	4a29      	ldr	r2, [pc, #164]	; (80062a0 <__sflush_r+0x108>)
 80061fa:	40ca      	lsrs	r2, r1
 80061fc:	07d6      	lsls	r6, r2, #31
 80061fe:	d544      	bpl.n	800628a <__sflush_r+0xf2>
 8006200:	2200      	movs	r2, #0
 8006202:	6062      	str	r2, [r4, #4]
 8006204:	04d9      	lsls	r1, r3, #19
 8006206:	6922      	ldr	r2, [r4, #16]
 8006208:	6022      	str	r2, [r4, #0]
 800620a:	d504      	bpl.n	8006216 <__sflush_r+0x7e>
 800620c:	1c42      	adds	r2, r0, #1
 800620e:	d101      	bne.n	8006214 <__sflush_r+0x7c>
 8006210:	682b      	ldr	r3, [r5, #0]
 8006212:	b903      	cbnz	r3, 8006216 <__sflush_r+0x7e>
 8006214:	6560      	str	r0, [r4, #84]	; 0x54
 8006216:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006218:	602f      	str	r7, [r5, #0]
 800621a:	2900      	cmp	r1, #0
 800621c:	d0c9      	beq.n	80061b2 <__sflush_r+0x1a>
 800621e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006222:	4299      	cmp	r1, r3
 8006224:	d002      	beq.n	800622c <__sflush_r+0x94>
 8006226:	4628      	mov	r0, r5
 8006228:	f000 fc9e 	bl	8006b68 <_free_r>
 800622c:	2000      	movs	r0, #0
 800622e:	6360      	str	r0, [r4, #52]	; 0x34
 8006230:	e7c0      	b.n	80061b4 <__sflush_r+0x1c>
 8006232:	2301      	movs	r3, #1
 8006234:	4628      	mov	r0, r5
 8006236:	47b0      	blx	r6
 8006238:	1c41      	adds	r1, r0, #1
 800623a:	d1c8      	bne.n	80061ce <__sflush_r+0x36>
 800623c:	682b      	ldr	r3, [r5, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d0c5      	beq.n	80061ce <__sflush_r+0x36>
 8006242:	2b1d      	cmp	r3, #29
 8006244:	d001      	beq.n	800624a <__sflush_r+0xb2>
 8006246:	2b16      	cmp	r3, #22
 8006248:	d101      	bne.n	800624e <__sflush_r+0xb6>
 800624a:	602f      	str	r7, [r5, #0]
 800624c:	e7b1      	b.n	80061b2 <__sflush_r+0x1a>
 800624e:	89a3      	ldrh	r3, [r4, #12]
 8006250:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006254:	81a3      	strh	r3, [r4, #12]
 8006256:	e7ad      	b.n	80061b4 <__sflush_r+0x1c>
 8006258:	690f      	ldr	r7, [r1, #16]
 800625a:	2f00      	cmp	r7, #0
 800625c:	d0a9      	beq.n	80061b2 <__sflush_r+0x1a>
 800625e:	0793      	lsls	r3, r2, #30
 8006260:	680e      	ldr	r6, [r1, #0]
 8006262:	bf08      	it	eq
 8006264:	694b      	ldreq	r3, [r1, #20]
 8006266:	600f      	str	r7, [r1, #0]
 8006268:	bf18      	it	ne
 800626a:	2300      	movne	r3, #0
 800626c:	eba6 0807 	sub.w	r8, r6, r7
 8006270:	608b      	str	r3, [r1, #8]
 8006272:	f1b8 0f00 	cmp.w	r8, #0
 8006276:	dd9c      	ble.n	80061b2 <__sflush_r+0x1a>
 8006278:	4643      	mov	r3, r8
 800627a:	463a      	mov	r2, r7
 800627c:	6a21      	ldr	r1, [r4, #32]
 800627e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006280:	4628      	mov	r0, r5
 8006282:	47b0      	blx	r6
 8006284:	2800      	cmp	r0, #0
 8006286:	dc06      	bgt.n	8006296 <__sflush_r+0xfe>
 8006288:	89a3      	ldrh	r3, [r4, #12]
 800628a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800628e:	81a3      	strh	r3, [r4, #12]
 8006290:	f04f 30ff 	mov.w	r0, #4294967295
 8006294:	e78e      	b.n	80061b4 <__sflush_r+0x1c>
 8006296:	4407      	add	r7, r0
 8006298:	eba8 0800 	sub.w	r8, r8, r0
 800629c:	e7e9      	b.n	8006272 <__sflush_r+0xda>
 800629e:	bf00      	nop
 80062a0:	20400001 	.word	0x20400001

080062a4 <_fflush_r>:
 80062a4:	b538      	push	{r3, r4, r5, lr}
 80062a6:	690b      	ldr	r3, [r1, #16]
 80062a8:	4605      	mov	r5, r0
 80062aa:	460c      	mov	r4, r1
 80062ac:	b1db      	cbz	r3, 80062e6 <_fflush_r+0x42>
 80062ae:	b118      	cbz	r0, 80062b8 <_fflush_r+0x14>
 80062b0:	6983      	ldr	r3, [r0, #24]
 80062b2:	b90b      	cbnz	r3, 80062b8 <_fflush_r+0x14>
 80062b4:	f000 f860 	bl	8006378 <__sinit>
 80062b8:	4b0c      	ldr	r3, [pc, #48]	; (80062ec <_fflush_r+0x48>)
 80062ba:	429c      	cmp	r4, r3
 80062bc:	d109      	bne.n	80062d2 <_fflush_r+0x2e>
 80062be:	686c      	ldr	r4, [r5, #4]
 80062c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062c4:	b17b      	cbz	r3, 80062e6 <_fflush_r+0x42>
 80062c6:	4621      	mov	r1, r4
 80062c8:	4628      	mov	r0, r5
 80062ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062ce:	f7ff bf63 	b.w	8006198 <__sflush_r>
 80062d2:	4b07      	ldr	r3, [pc, #28]	; (80062f0 <_fflush_r+0x4c>)
 80062d4:	429c      	cmp	r4, r3
 80062d6:	d101      	bne.n	80062dc <_fflush_r+0x38>
 80062d8:	68ac      	ldr	r4, [r5, #8]
 80062da:	e7f1      	b.n	80062c0 <_fflush_r+0x1c>
 80062dc:	4b05      	ldr	r3, [pc, #20]	; (80062f4 <_fflush_r+0x50>)
 80062de:	429c      	cmp	r4, r3
 80062e0:	bf08      	it	eq
 80062e2:	68ec      	ldreq	r4, [r5, #12]
 80062e4:	e7ec      	b.n	80062c0 <_fflush_r+0x1c>
 80062e6:	2000      	movs	r0, #0
 80062e8:	bd38      	pop	{r3, r4, r5, pc}
 80062ea:	bf00      	nop
 80062ec:	080072c0 	.word	0x080072c0
 80062f0:	080072e0 	.word	0x080072e0
 80062f4:	080072a0 	.word	0x080072a0

080062f8 <std>:
 80062f8:	2300      	movs	r3, #0
 80062fa:	b510      	push	{r4, lr}
 80062fc:	4604      	mov	r4, r0
 80062fe:	e9c0 3300 	strd	r3, r3, [r0]
 8006302:	6083      	str	r3, [r0, #8]
 8006304:	8181      	strh	r1, [r0, #12]
 8006306:	6643      	str	r3, [r0, #100]	; 0x64
 8006308:	81c2      	strh	r2, [r0, #14]
 800630a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800630e:	6183      	str	r3, [r0, #24]
 8006310:	4619      	mov	r1, r3
 8006312:	2208      	movs	r2, #8
 8006314:	305c      	adds	r0, #92	; 0x5c
 8006316:	f7fe fb5b 	bl	80049d0 <memset>
 800631a:	4b05      	ldr	r3, [pc, #20]	; (8006330 <std+0x38>)
 800631c:	6263      	str	r3, [r4, #36]	; 0x24
 800631e:	4b05      	ldr	r3, [pc, #20]	; (8006334 <std+0x3c>)
 8006320:	62a3      	str	r3, [r4, #40]	; 0x28
 8006322:	4b05      	ldr	r3, [pc, #20]	; (8006338 <std+0x40>)
 8006324:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006326:	4b05      	ldr	r3, [pc, #20]	; (800633c <std+0x44>)
 8006328:	6224      	str	r4, [r4, #32]
 800632a:	6323      	str	r3, [r4, #48]	; 0x30
 800632c:	bd10      	pop	{r4, pc}
 800632e:	bf00      	nop
 8006330:	08006f59 	.word	0x08006f59
 8006334:	08006f7b 	.word	0x08006f7b
 8006338:	08006fb3 	.word	0x08006fb3
 800633c:	08006fd7 	.word	0x08006fd7

08006340 <_cleanup_r>:
 8006340:	4901      	ldr	r1, [pc, #4]	; (8006348 <_cleanup_r+0x8>)
 8006342:	f000 b885 	b.w	8006450 <_fwalk_reent>
 8006346:	bf00      	nop
 8006348:	080062a5 	.word	0x080062a5

0800634c <__sfmoreglue>:
 800634c:	b570      	push	{r4, r5, r6, lr}
 800634e:	1e4a      	subs	r2, r1, #1
 8006350:	2568      	movs	r5, #104	; 0x68
 8006352:	4355      	muls	r5, r2
 8006354:	460e      	mov	r6, r1
 8006356:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800635a:	f000 fc53 	bl	8006c04 <_malloc_r>
 800635e:	4604      	mov	r4, r0
 8006360:	b140      	cbz	r0, 8006374 <__sfmoreglue+0x28>
 8006362:	2100      	movs	r1, #0
 8006364:	e9c0 1600 	strd	r1, r6, [r0]
 8006368:	300c      	adds	r0, #12
 800636a:	60a0      	str	r0, [r4, #8]
 800636c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006370:	f7fe fb2e 	bl	80049d0 <memset>
 8006374:	4620      	mov	r0, r4
 8006376:	bd70      	pop	{r4, r5, r6, pc}

08006378 <__sinit>:
 8006378:	6983      	ldr	r3, [r0, #24]
 800637a:	b510      	push	{r4, lr}
 800637c:	4604      	mov	r4, r0
 800637e:	bb33      	cbnz	r3, 80063ce <__sinit+0x56>
 8006380:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006384:	6503      	str	r3, [r0, #80]	; 0x50
 8006386:	4b12      	ldr	r3, [pc, #72]	; (80063d0 <__sinit+0x58>)
 8006388:	4a12      	ldr	r2, [pc, #72]	; (80063d4 <__sinit+0x5c>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	6282      	str	r2, [r0, #40]	; 0x28
 800638e:	4298      	cmp	r0, r3
 8006390:	bf04      	itt	eq
 8006392:	2301      	moveq	r3, #1
 8006394:	6183      	streq	r3, [r0, #24]
 8006396:	f000 f81f 	bl	80063d8 <__sfp>
 800639a:	6060      	str	r0, [r4, #4]
 800639c:	4620      	mov	r0, r4
 800639e:	f000 f81b 	bl	80063d8 <__sfp>
 80063a2:	60a0      	str	r0, [r4, #8]
 80063a4:	4620      	mov	r0, r4
 80063a6:	f000 f817 	bl	80063d8 <__sfp>
 80063aa:	2200      	movs	r2, #0
 80063ac:	60e0      	str	r0, [r4, #12]
 80063ae:	2104      	movs	r1, #4
 80063b0:	6860      	ldr	r0, [r4, #4]
 80063b2:	f7ff ffa1 	bl	80062f8 <std>
 80063b6:	2201      	movs	r2, #1
 80063b8:	2109      	movs	r1, #9
 80063ba:	68a0      	ldr	r0, [r4, #8]
 80063bc:	f7ff ff9c 	bl	80062f8 <std>
 80063c0:	2202      	movs	r2, #2
 80063c2:	2112      	movs	r1, #18
 80063c4:	68e0      	ldr	r0, [r4, #12]
 80063c6:	f7ff ff97 	bl	80062f8 <std>
 80063ca:	2301      	movs	r3, #1
 80063cc:	61a3      	str	r3, [r4, #24]
 80063ce:	bd10      	pop	{r4, pc}
 80063d0:	08007258 	.word	0x08007258
 80063d4:	08006341 	.word	0x08006341

080063d8 <__sfp>:
 80063d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063da:	4b1b      	ldr	r3, [pc, #108]	; (8006448 <__sfp+0x70>)
 80063dc:	681e      	ldr	r6, [r3, #0]
 80063de:	69b3      	ldr	r3, [r6, #24]
 80063e0:	4607      	mov	r7, r0
 80063e2:	b913      	cbnz	r3, 80063ea <__sfp+0x12>
 80063e4:	4630      	mov	r0, r6
 80063e6:	f7ff ffc7 	bl	8006378 <__sinit>
 80063ea:	3648      	adds	r6, #72	; 0x48
 80063ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80063f0:	3b01      	subs	r3, #1
 80063f2:	d503      	bpl.n	80063fc <__sfp+0x24>
 80063f4:	6833      	ldr	r3, [r6, #0]
 80063f6:	b133      	cbz	r3, 8006406 <__sfp+0x2e>
 80063f8:	6836      	ldr	r6, [r6, #0]
 80063fa:	e7f7      	b.n	80063ec <__sfp+0x14>
 80063fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006400:	b16d      	cbz	r5, 800641e <__sfp+0x46>
 8006402:	3468      	adds	r4, #104	; 0x68
 8006404:	e7f4      	b.n	80063f0 <__sfp+0x18>
 8006406:	2104      	movs	r1, #4
 8006408:	4638      	mov	r0, r7
 800640a:	f7ff ff9f 	bl	800634c <__sfmoreglue>
 800640e:	6030      	str	r0, [r6, #0]
 8006410:	2800      	cmp	r0, #0
 8006412:	d1f1      	bne.n	80063f8 <__sfp+0x20>
 8006414:	230c      	movs	r3, #12
 8006416:	603b      	str	r3, [r7, #0]
 8006418:	4604      	mov	r4, r0
 800641a:	4620      	mov	r0, r4
 800641c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800641e:	4b0b      	ldr	r3, [pc, #44]	; (800644c <__sfp+0x74>)
 8006420:	6665      	str	r5, [r4, #100]	; 0x64
 8006422:	e9c4 5500 	strd	r5, r5, [r4]
 8006426:	60a5      	str	r5, [r4, #8]
 8006428:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800642c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006430:	2208      	movs	r2, #8
 8006432:	4629      	mov	r1, r5
 8006434:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006438:	f7fe faca 	bl	80049d0 <memset>
 800643c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006440:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006444:	e7e9      	b.n	800641a <__sfp+0x42>
 8006446:	bf00      	nop
 8006448:	08007258 	.word	0x08007258
 800644c:	ffff0001 	.word	0xffff0001

08006450 <_fwalk_reent>:
 8006450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006454:	4680      	mov	r8, r0
 8006456:	4689      	mov	r9, r1
 8006458:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800645c:	2600      	movs	r6, #0
 800645e:	b914      	cbnz	r4, 8006466 <_fwalk_reent+0x16>
 8006460:	4630      	mov	r0, r6
 8006462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006466:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800646a:	3f01      	subs	r7, #1
 800646c:	d501      	bpl.n	8006472 <_fwalk_reent+0x22>
 800646e:	6824      	ldr	r4, [r4, #0]
 8006470:	e7f5      	b.n	800645e <_fwalk_reent+0xe>
 8006472:	89ab      	ldrh	r3, [r5, #12]
 8006474:	2b01      	cmp	r3, #1
 8006476:	d907      	bls.n	8006488 <_fwalk_reent+0x38>
 8006478:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800647c:	3301      	adds	r3, #1
 800647e:	d003      	beq.n	8006488 <_fwalk_reent+0x38>
 8006480:	4629      	mov	r1, r5
 8006482:	4640      	mov	r0, r8
 8006484:	47c8      	blx	r9
 8006486:	4306      	orrs	r6, r0
 8006488:	3568      	adds	r5, #104	; 0x68
 800648a:	e7ee      	b.n	800646a <_fwalk_reent+0x1a>

0800648c <_localeconv_r>:
 800648c:	4b04      	ldr	r3, [pc, #16]	; (80064a0 <_localeconv_r+0x14>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	6a18      	ldr	r0, [r3, #32]
 8006492:	4b04      	ldr	r3, [pc, #16]	; (80064a4 <_localeconv_r+0x18>)
 8006494:	2800      	cmp	r0, #0
 8006496:	bf08      	it	eq
 8006498:	4618      	moveq	r0, r3
 800649a:	30f0      	adds	r0, #240	; 0xf0
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	20000010 	.word	0x20000010
 80064a4:	20000074 	.word	0x20000074

080064a8 <__swhatbuf_r>:
 80064a8:	b570      	push	{r4, r5, r6, lr}
 80064aa:	460e      	mov	r6, r1
 80064ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064b0:	2900      	cmp	r1, #0
 80064b2:	b096      	sub	sp, #88	; 0x58
 80064b4:	4614      	mov	r4, r2
 80064b6:	461d      	mov	r5, r3
 80064b8:	da07      	bge.n	80064ca <__swhatbuf_r+0x22>
 80064ba:	2300      	movs	r3, #0
 80064bc:	602b      	str	r3, [r5, #0]
 80064be:	89b3      	ldrh	r3, [r6, #12]
 80064c0:	061a      	lsls	r2, r3, #24
 80064c2:	d410      	bmi.n	80064e6 <__swhatbuf_r+0x3e>
 80064c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064c8:	e00e      	b.n	80064e8 <__swhatbuf_r+0x40>
 80064ca:	466a      	mov	r2, sp
 80064cc:	f000 fdaa 	bl	8007024 <_fstat_r>
 80064d0:	2800      	cmp	r0, #0
 80064d2:	dbf2      	blt.n	80064ba <__swhatbuf_r+0x12>
 80064d4:	9a01      	ldr	r2, [sp, #4]
 80064d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80064da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80064de:	425a      	negs	r2, r3
 80064e0:	415a      	adcs	r2, r3
 80064e2:	602a      	str	r2, [r5, #0]
 80064e4:	e7ee      	b.n	80064c4 <__swhatbuf_r+0x1c>
 80064e6:	2340      	movs	r3, #64	; 0x40
 80064e8:	2000      	movs	r0, #0
 80064ea:	6023      	str	r3, [r4, #0]
 80064ec:	b016      	add	sp, #88	; 0x58
 80064ee:	bd70      	pop	{r4, r5, r6, pc}

080064f0 <__smakebuf_r>:
 80064f0:	898b      	ldrh	r3, [r1, #12]
 80064f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80064f4:	079d      	lsls	r5, r3, #30
 80064f6:	4606      	mov	r6, r0
 80064f8:	460c      	mov	r4, r1
 80064fa:	d507      	bpl.n	800650c <__smakebuf_r+0x1c>
 80064fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006500:	6023      	str	r3, [r4, #0]
 8006502:	6123      	str	r3, [r4, #16]
 8006504:	2301      	movs	r3, #1
 8006506:	6163      	str	r3, [r4, #20]
 8006508:	b002      	add	sp, #8
 800650a:	bd70      	pop	{r4, r5, r6, pc}
 800650c:	ab01      	add	r3, sp, #4
 800650e:	466a      	mov	r2, sp
 8006510:	f7ff ffca 	bl	80064a8 <__swhatbuf_r>
 8006514:	9900      	ldr	r1, [sp, #0]
 8006516:	4605      	mov	r5, r0
 8006518:	4630      	mov	r0, r6
 800651a:	f000 fb73 	bl	8006c04 <_malloc_r>
 800651e:	b948      	cbnz	r0, 8006534 <__smakebuf_r+0x44>
 8006520:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006524:	059a      	lsls	r2, r3, #22
 8006526:	d4ef      	bmi.n	8006508 <__smakebuf_r+0x18>
 8006528:	f023 0303 	bic.w	r3, r3, #3
 800652c:	f043 0302 	orr.w	r3, r3, #2
 8006530:	81a3      	strh	r3, [r4, #12]
 8006532:	e7e3      	b.n	80064fc <__smakebuf_r+0xc>
 8006534:	4b0d      	ldr	r3, [pc, #52]	; (800656c <__smakebuf_r+0x7c>)
 8006536:	62b3      	str	r3, [r6, #40]	; 0x28
 8006538:	89a3      	ldrh	r3, [r4, #12]
 800653a:	6020      	str	r0, [r4, #0]
 800653c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006540:	81a3      	strh	r3, [r4, #12]
 8006542:	9b00      	ldr	r3, [sp, #0]
 8006544:	6163      	str	r3, [r4, #20]
 8006546:	9b01      	ldr	r3, [sp, #4]
 8006548:	6120      	str	r0, [r4, #16]
 800654a:	b15b      	cbz	r3, 8006564 <__smakebuf_r+0x74>
 800654c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006550:	4630      	mov	r0, r6
 8006552:	f000 fd79 	bl	8007048 <_isatty_r>
 8006556:	b128      	cbz	r0, 8006564 <__smakebuf_r+0x74>
 8006558:	89a3      	ldrh	r3, [r4, #12]
 800655a:	f023 0303 	bic.w	r3, r3, #3
 800655e:	f043 0301 	orr.w	r3, r3, #1
 8006562:	81a3      	strh	r3, [r4, #12]
 8006564:	89a3      	ldrh	r3, [r4, #12]
 8006566:	431d      	orrs	r5, r3
 8006568:	81a5      	strh	r5, [r4, #12]
 800656a:	e7cd      	b.n	8006508 <__smakebuf_r+0x18>
 800656c:	08006341 	.word	0x08006341

08006570 <malloc>:
 8006570:	4b02      	ldr	r3, [pc, #8]	; (800657c <malloc+0xc>)
 8006572:	4601      	mov	r1, r0
 8006574:	6818      	ldr	r0, [r3, #0]
 8006576:	f000 bb45 	b.w	8006c04 <_malloc_r>
 800657a:	bf00      	nop
 800657c:	20000010 	.word	0x20000010

08006580 <memcpy>:
 8006580:	b510      	push	{r4, lr}
 8006582:	1e43      	subs	r3, r0, #1
 8006584:	440a      	add	r2, r1
 8006586:	4291      	cmp	r1, r2
 8006588:	d100      	bne.n	800658c <memcpy+0xc>
 800658a:	bd10      	pop	{r4, pc}
 800658c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006590:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006594:	e7f7      	b.n	8006586 <memcpy+0x6>

08006596 <_Balloc>:
 8006596:	b570      	push	{r4, r5, r6, lr}
 8006598:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800659a:	4604      	mov	r4, r0
 800659c:	460e      	mov	r6, r1
 800659e:	b93d      	cbnz	r5, 80065b0 <_Balloc+0x1a>
 80065a0:	2010      	movs	r0, #16
 80065a2:	f7ff ffe5 	bl	8006570 <malloc>
 80065a6:	6260      	str	r0, [r4, #36]	; 0x24
 80065a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80065ac:	6005      	str	r5, [r0, #0]
 80065ae:	60c5      	str	r5, [r0, #12]
 80065b0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80065b2:	68eb      	ldr	r3, [r5, #12]
 80065b4:	b183      	cbz	r3, 80065d8 <_Balloc+0x42>
 80065b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80065be:	b9b8      	cbnz	r0, 80065f0 <_Balloc+0x5a>
 80065c0:	2101      	movs	r1, #1
 80065c2:	fa01 f506 	lsl.w	r5, r1, r6
 80065c6:	1d6a      	adds	r2, r5, #5
 80065c8:	0092      	lsls	r2, r2, #2
 80065ca:	4620      	mov	r0, r4
 80065cc:	f000 fabe 	bl	8006b4c <_calloc_r>
 80065d0:	b160      	cbz	r0, 80065ec <_Balloc+0x56>
 80065d2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80065d6:	e00e      	b.n	80065f6 <_Balloc+0x60>
 80065d8:	2221      	movs	r2, #33	; 0x21
 80065da:	2104      	movs	r1, #4
 80065dc:	4620      	mov	r0, r4
 80065de:	f000 fab5 	bl	8006b4c <_calloc_r>
 80065e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065e4:	60e8      	str	r0, [r5, #12]
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d1e4      	bne.n	80065b6 <_Balloc+0x20>
 80065ec:	2000      	movs	r0, #0
 80065ee:	bd70      	pop	{r4, r5, r6, pc}
 80065f0:	6802      	ldr	r2, [r0, #0]
 80065f2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80065f6:	2300      	movs	r3, #0
 80065f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80065fc:	e7f7      	b.n	80065ee <_Balloc+0x58>

080065fe <_Bfree>:
 80065fe:	b570      	push	{r4, r5, r6, lr}
 8006600:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006602:	4606      	mov	r6, r0
 8006604:	460d      	mov	r5, r1
 8006606:	b93c      	cbnz	r4, 8006618 <_Bfree+0x1a>
 8006608:	2010      	movs	r0, #16
 800660a:	f7ff ffb1 	bl	8006570 <malloc>
 800660e:	6270      	str	r0, [r6, #36]	; 0x24
 8006610:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006614:	6004      	str	r4, [r0, #0]
 8006616:	60c4      	str	r4, [r0, #12]
 8006618:	b13d      	cbz	r5, 800662a <_Bfree+0x2c>
 800661a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800661c:	686a      	ldr	r2, [r5, #4]
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006624:	6029      	str	r1, [r5, #0]
 8006626:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800662a:	bd70      	pop	{r4, r5, r6, pc}

0800662c <__multadd>:
 800662c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006630:	690d      	ldr	r5, [r1, #16]
 8006632:	461f      	mov	r7, r3
 8006634:	4606      	mov	r6, r0
 8006636:	460c      	mov	r4, r1
 8006638:	f101 0c14 	add.w	ip, r1, #20
 800663c:	2300      	movs	r3, #0
 800663e:	f8dc 0000 	ldr.w	r0, [ip]
 8006642:	b281      	uxth	r1, r0
 8006644:	fb02 7101 	mla	r1, r2, r1, r7
 8006648:	0c0f      	lsrs	r7, r1, #16
 800664a:	0c00      	lsrs	r0, r0, #16
 800664c:	fb02 7000 	mla	r0, r2, r0, r7
 8006650:	b289      	uxth	r1, r1
 8006652:	3301      	adds	r3, #1
 8006654:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006658:	429d      	cmp	r5, r3
 800665a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800665e:	f84c 1b04 	str.w	r1, [ip], #4
 8006662:	dcec      	bgt.n	800663e <__multadd+0x12>
 8006664:	b1d7      	cbz	r7, 800669c <__multadd+0x70>
 8006666:	68a3      	ldr	r3, [r4, #8]
 8006668:	42ab      	cmp	r3, r5
 800666a:	dc12      	bgt.n	8006692 <__multadd+0x66>
 800666c:	6861      	ldr	r1, [r4, #4]
 800666e:	4630      	mov	r0, r6
 8006670:	3101      	adds	r1, #1
 8006672:	f7ff ff90 	bl	8006596 <_Balloc>
 8006676:	6922      	ldr	r2, [r4, #16]
 8006678:	3202      	adds	r2, #2
 800667a:	f104 010c 	add.w	r1, r4, #12
 800667e:	4680      	mov	r8, r0
 8006680:	0092      	lsls	r2, r2, #2
 8006682:	300c      	adds	r0, #12
 8006684:	f7ff ff7c 	bl	8006580 <memcpy>
 8006688:	4621      	mov	r1, r4
 800668a:	4630      	mov	r0, r6
 800668c:	f7ff ffb7 	bl	80065fe <_Bfree>
 8006690:	4644      	mov	r4, r8
 8006692:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006696:	3501      	adds	r5, #1
 8006698:	615f      	str	r7, [r3, #20]
 800669a:	6125      	str	r5, [r4, #16]
 800669c:	4620      	mov	r0, r4
 800669e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080066a2 <__hi0bits>:
 80066a2:	0c02      	lsrs	r2, r0, #16
 80066a4:	0412      	lsls	r2, r2, #16
 80066a6:	4603      	mov	r3, r0
 80066a8:	b9b2      	cbnz	r2, 80066d8 <__hi0bits+0x36>
 80066aa:	0403      	lsls	r3, r0, #16
 80066ac:	2010      	movs	r0, #16
 80066ae:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80066b2:	bf04      	itt	eq
 80066b4:	021b      	lsleq	r3, r3, #8
 80066b6:	3008      	addeq	r0, #8
 80066b8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80066bc:	bf04      	itt	eq
 80066be:	011b      	lsleq	r3, r3, #4
 80066c0:	3004      	addeq	r0, #4
 80066c2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80066c6:	bf04      	itt	eq
 80066c8:	009b      	lsleq	r3, r3, #2
 80066ca:	3002      	addeq	r0, #2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	db06      	blt.n	80066de <__hi0bits+0x3c>
 80066d0:	005b      	lsls	r3, r3, #1
 80066d2:	d503      	bpl.n	80066dc <__hi0bits+0x3a>
 80066d4:	3001      	adds	r0, #1
 80066d6:	4770      	bx	lr
 80066d8:	2000      	movs	r0, #0
 80066da:	e7e8      	b.n	80066ae <__hi0bits+0xc>
 80066dc:	2020      	movs	r0, #32
 80066de:	4770      	bx	lr

080066e0 <__lo0bits>:
 80066e0:	6803      	ldr	r3, [r0, #0]
 80066e2:	f013 0207 	ands.w	r2, r3, #7
 80066e6:	4601      	mov	r1, r0
 80066e8:	d00b      	beq.n	8006702 <__lo0bits+0x22>
 80066ea:	07da      	lsls	r2, r3, #31
 80066ec:	d423      	bmi.n	8006736 <__lo0bits+0x56>
 80066ee:	0798      	lsls	r0, r3, #30
 80066f0:	bf49      	itett	mi
 80066f2:	085b      	lsrmi	r3, r3, #1
 80066f4:	089b      	lsrpl	r3, r3, #2
 80066f6:	2001      	movmi	r0, #1
 80066f8:	600b      	strmi	r3, [r1, #0]
 80066fa:	bf5c      	itt	pl
 80066fc:	600b      	strpl	r3, [r1, #0]
 80066fe:	2002      	movpl	r0, #2
 8006700:	4770      	bx	lr
 8006702:	b298      	uxth	r0, r3
 8006704:	b9a8      	cbnz	r0, 8006732 <__lo0bits+0x52>
 8006706:	0c1b      	lsrs	r3, r3, #16
 8006708:	2010      	movs	r0, #16
 800670a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800670e:	bf04      	itt	eq
 8006710:	0a1b      	lsreq	r3, r3, #8
 8006712:	3008      	addeq	r0, #8
 8006714:	071a      	lsls	r2, r3, #28
 8006716:	bf04      	itt	eq
 8006718:	091b      	lsreq	r3, r3, #4
 800671a:	3004      	addeq	r0, #4
 800671c:	079a      	lsls	r2, r3, #30
 800671e:	bf04      	itt	eq
 8006720:	089b      	lsreq	r3, r3, #2
 8006722:	3002      	addeq	r0, #2
 8006724:	07da      	lsls	r2, r3, #31
 8006726:	d402      	bmi.n	800672e <__lo0bits+0x4e>
 8006728:	085b      	lsrs	r3, r3, #1
 800672a:	d006      	beq.n	800673a <__lo0bits+0x5a>
 800672c:	3001      	adds	r0, #1
 800672e:	600b      	str	r3, [r1, #0]
 8006730:	4770      	bx	lr
 8006732:	4610      	mov	r0, r2
 8006734:	e7e9      	b.n	800670a <__lo0bits+0x2a>
 8006736:	2000      	movs	r0, #0
 8006738:	4770      	bx	lr
 800673a:	2020      	movs	r0, #32
 800673c:	4770      	bx	lr

0800673e <__i2b>:
 800673e:	b510      	push	{r4, lr}
 8006740:	460c      	mov	r4, r1
 8006742:	2101      	movs	r1, #1
 8006744:	f7ff ff27 	bl	8006596 <_Balloc>
 8006748:	2201      	movs	r2, #1
 800674a:	6144      	str	r4, [r0, #20]
 800674c:	6102      	str	r2, [r0, #16]
 800674e:	bd10      	pop	{r4, pc}

08006750 <__multiply>:
 8006750:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006754:	4614      	mov	r4, r2
 8006756:	690a      	ldr	r2, [r1, #16]
 8006758:	6923      	ldr	r3, [r4, #16]
 800675a:	429a      	cmp	r2, r3
 800675c:	bfb8      	it	lt
 800675e:	460b      	movlt	r3, r1
 8006760:	4688      	mov	r8, r1
 8006762:	bfbc      	itt	lt
 8006764:	46a0      	movlt	r8, r4
 8006766:	461c      	movlt	r4, r3
 8006768:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800676c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006770:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006774:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006778:	eb07 0609 	add.w	r6, r7, r9
 800677c:	42b3      	cmp	r3, r6
 800677e:	bfb8      	it	lt
 8006780:	3101      	addlt	r1, #1
 8006782:	f7ff ff08 	bl	8006596 <_Balloc>
 8006786:	f100 0514 	add.w	r5, r0, #20
 800678a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800678e:	462b      	mov	r3, r5
 8006790:	2200      	movs	r2, #0
 8006792:	4573      	cmp	r3, lr
 8006794:	d316      	bcc.n	80067c4 <__multiply+0x74>
 8006796:	f104 0214 	add.w	r2, r4, #20
 800679a:	f108 0114 	add.w	r1, r8, #20
 800679e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80067a2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80067a6:	9300      	str	r3, [sp, #0]
 80067a8:	9b00      	ldr	r3, [sp, #0]
 80067aa:	9201      	str	r2, [sp, #4]
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d80c      	bhi.n	80067ca <__multiply+0x7a>
 80067b0:	2e00      	cmp	r6, #0
 80067b2:	dd03      	ble.n	80067bc <__multiply+0x6c>
 80067b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d05d      	beq.n	8006878 <__multiply+0x128>
 80067bc:	6106      	str	r6, [r0, #16]
 80067be:	b003      	add	sp, #12
 80067c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067c4:	f843 2b04 	str.w	r2, [r3], #4
 80067c8:	e7e3      	b.n	8006792 <__multiply+0x42>
 80067ca:	f8b2 b000 	ldrh.w	fp, [r2]
 80067ce:	f1bb 0f00 	cmp.w	fp, #0
 80067d2:	d023      	beq.n	800681c <__multiply+0xcc>
 80067d4:	4689      	mov	r9, r1
 80067d6:	46ac      	mov	ip, r5
 80067d8:	f04f 0800 	mov.w	r8, #0
 80067dc:	f859 4b04 	ldr.w	r4, [r9], #4
 80067e0:	f8dc a000 	ldr.w	sl, [ip]
 80067e4:	b2a3      	uxth	r3, r4
 80067e6:	fa1f fa8a 	uxth.w	sl, sl
 80067ea:	fb0b a303 	mla	r3, fp, r3, sl
 80067ee:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80067f2:	f8dc 4000 	ldr.w	r4, [ip]
 80067f6:	4443      	add	r3, r8
 80067f8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80067fc:	fb0b 840a 	mla	r4, fp, sl, r8
 8006800:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006804:	46e2      	mov	sl, ip
 8006806:	b29b      	uxth	r3, r3
 8006808:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800680c:	454f      	cmp	r7, r9
 800680e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006812:	f84a 3b04 	str.w	r3, [sl], #4
 8006816:	d82b      	bhi.n	8006870 <__multiply+0x120>
 8006818:	f8cc 8004 	str.w	r8, [ip, #4]
 800681c:	9b01      	ldr	r3, [sp, #4]
 800681e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006822:	3204      	adds	r2, #4
 8006824:	f1ba 0f00 	cmp.w	sl, #0
 8006828:	d020      	beq.n	800686c <__multiply+0x11c>
 800682a:	682b      	ldr	r3, [r5, #0]
 800682c:	4689      	mov	r9, r1
 800682e:	46a8      	mov	r8, r5
 8006830:	f04f 0b00 	mov.w	fp, #0
 8006834:	f8b9 c000 	ldrh.w	ip, [r9]
 8006838:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800683c:	fb0a 440c 	mla	r4, sl, ip, r4
 8006840:	445c      	add	r4, fp
 8006842:	46c4      	mov	ip, r8
 8006844:	b29b      	uxth	r3, r3
 8006846:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800684a:	f84c 3b04 	str.w	r3, [ip], #4
 800684e:	f859 3b04 	ldr.w	r3, [r9], #4
 8006852:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006856:	0c1b      	lsrs	r3, r3, #16
 8006858:	fb0a b303 	mla	r3, sl, r3, fp
 800685c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006860:	454f      	cmp	r7, r9
 8006862:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006866:	d805      	bhi.n	8006874 <__multiply+0x124>
 8006868:	f8c8 3004 	str.w	r3, [r8, #4]
 800686c:	3504      	adds	r5, #4
 800686e:	e79b      	b.n	80067a8 <__multiply+0x58>
 8006870:	46d4      	mov	ip, sl
 8006872:	e7b3      	b.n	80067dc <__multiply+0x8c>
 8006874:	46e0      	mov	r8, ip
 8006876:	e7dd      	b.n	8006834 <__multiply+0xe4>
 8006878:	3e01      	subs	r6, #1
 800687a:	e799      	b.n	80067b0 <__multiply+0x60>

0800687c <__pow5mult>:
 800687c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006880:	4615      	mov	r5, r2
 8006882:	f012 0203 	ands.w	r2, r2, #3
 8006886:	4606      	mov	r6, r0
 8006888:	460f      	mov	r7, r1
 800688a:	d007      	beq.n	800689c <__pow5mult+0x20>
 800688c:	3a01      	subs	r2, #1
 800688e:	4c21      	ldr	r4, [pc, #132]	; (8006914 <__pow5mult+0x98>)
 8006890:	2300      	movs	r3, #0
 8006892:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006896:	f7ff fec9 	bl	800662c <__multadd>
 800689a:	4607      	mov	r7, r0
 800689c:	10ad      	asrs	r5, r5, #2
 800689e:	d035      	beq.n	800690c <__pow5mult+0x90>
 80068a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80068a2:	b93c      	cbnz	r4, 80068b4 <__pow5mult+0x38>
 80068a4:	2010      	movs	r0, #16
 80068a6:	f7ff fe63 	bl	8006570 <malloc>
 80068aa:	6270      	str	r0, [r6, #36]	; 0x24
 80068ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80068b0:	6004      	str	r4, [r0, #0]
 80068b2:	60c4      	str	r4, [r0, #12]
 80068b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80068b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80068bc:	b94c      	cbnz	r4, 80068d2 <__pow5mult+0x56>
 80068be:	f240 2171 	movw	r1, #625	; 0x271
 80068c2:	4630      	mov	r0, r6
 80068c4:	f7ff ff3b 	bl	800673e <__i2b>
 80068c8:	2300      	movs	r3, #0
 80068ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80068ce:	4604      	mov	r4, r0
 80068d0:	6003      	str	r3, [r0, #0]
 80068d2:	f04f 0800 	mov.w	r8, #0
 80068d6:	07eb      	lsls	r3, r5, #31
 80068d8:	d50a      	bpl.n	80068f0 <__pow5mult+0x74>
 80068da:	4639      	mov	r1, r7
 80068dc:	4622      	mov	r2, r4
 80068de:	4630      	mov	r0, r6
 80068e0:	f7ff ff36 	bl	8006750 <__multiply>
 80068e4:	4639      	mov	r1, r7
 80068e6:	4681      	mov	r9, r0
 80068e8:	4630      	mov	r0, r6
 80068ea:	f7ff fe88 	bl	80065fe <_Bfree>
 80068ee:	464f      	mov	r7, r9
 80068f0:	106d      	asrs	r5, r5, #1
 80068f2:	d00b      	beq.n	800690c <__pow5mult+0x90>
 80068f4:	6820      	ldr	r0, [r4, #0]
 80068f6:	b938      	cbnz	r0, 8006908 <__pow5mult+0x8c>
 80068f8:	4622      	mov	r2, r4
 80068fa:	4621      	mov	r1, r4
 80068fc:	4630      	mov	r0, r6
 80068fe:	f7ff ff27 	bl	8006750 <__multiply>
 8006902:	6020      	str	r0, [r4, #0]
 8006904:	f8c0 8000 	str.w	r8, [r0]
 8006908:	4604      	mov	r4, r0
 800690a:	e7e4      	b.n	80068d6 <__pow5mult+0x5a>
 800690c:	4638      	mov	r0, r7
 800690e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006912:	bf00      	nop
 8006914:	080073f0 	.word	0x080073f0

08006918 <__lshift>:
 8006918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800691c:	460c      	mov	r4, r1
 800691e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006922:	6923      	ldr	r3, [r4, #16]
 8006924:	6849      	ldr	r1, [r1, #4]
 8006926:	eb0a 0903 	add.w	r9, sl, r3
 800692a:	68a3      	ldr	r3, [r4, #8]
 800692c:	4607      	mov	r7, r0
 800692e:	4616      	mov	r6, r2
 8006930:	f109 0501 	add.w	r5, r9, #1
 8006934:	42ab      	cmp	r3, r5
 8006936:	db32      	blt.n	800699e <__lshift+0x86>
 8006938:	4638      	mov	r0, r7
 800693a:	f7ff fe2c 	bl	8006596 <_Balloc>
 800693e:	2300      	movs	r3, #0
 8006940:	4680      	mov	r8, r0
 8006942:	f100 0114 	add.w	r1, r0, #20
 8006946:	461a      	mov	r2, r3
 8006948:	4553      	cmp	r3, sl
 800694a:	db2b      	blt.n	80069a4 <__lshift+0x8c>
 800694c:	6920      	ldr	r0, [r4, #16]
 800694e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006952:	f104 0314 	add.w	r3, r4, #20
 8006956:	f016 021f 	ands.w	r2, r6, #31
 800695a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800695e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006962:	d025      	beq.n	80069b0 <__lshift+0x98>
 8006964:	f1c2 0e20 	rsb	lr, r2, #32
 8006968:	2000      	movs	r0, #0
 800696a:	681e      	ldr	r6, [r3, #0]
 800696c:	468a      	mov	sl, r1
 800696e:	4096      	lsls	r6, r2
 8006970:	4330      	orrs	r0, r6
 8006972:	f84a 0b04 	str.w	r0, [sl], #4
 8006976:	f853 0b04 	ldr.w	r0, [r3], #4
 800697a:	459c      	cmp	ip, r3
 800697c:	fa20 f00e 	lsr.w	r0, r0, lr
 8006980:	d814      	bhi.n	80069ac <__lshift+0x94>
 8006982:	6048      	str	r0, [r1, #4]
 8006984:	b108      	cbz	r0, 800698a <__lshift+0x72>
 8006986:	f109 0502 	add.w	r5, r9, #2
 800698a:	3d01      	subs	r5, #1
 800698c:	4638      	mov	r0, r7
 800698e:	f8c8 5010 	str.w	r5, [r8, #16]
 8006992:	4621      	mov	r1, r4
 8006994:	f7ff fe33 	bl	80065fe <_Bfree>
 8006998:	4640      	mov	r0, r8
 800699a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800699e:	3101      	adds	r1, #1
 80069a0:	005b      	lsls	r3, r3, #1
 80069a2:	e7c7      	b.n	8006934 <__lshift+0x1c>
 80069a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80069a8:	3301      	adds	r3, #1
 80069aa:	e7cd      	b.n	8006948 <__lshift+0x30>
 80069ac:	4651      	mov	r1, sl
 80069ae:	e7dc      	b.n	800696a <__lshift+0x52>
 80069b0:	3904      	subs	r1, #4
 80069b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80069b6:	f841 2f04 	str.w	r2, [r1, #4]!
 80069ba:	459c      	cmp	ip, r3
 80069bc:	d8f9      	bhi.n	80069b2 <__lshift+0x9a>
 80069be:	e7e4      	b.n	800698a <__lshift+0x72>

080069c0 <__mcmp>:
 80069c0:	6903      	ldr	r3, [r0, #16]
 80069c2:	690a      	ldr	r2, [r1, #16]
 80069c4:	1a9b      	subs	r3, r3, r2
 80069c6:	b530      	push	{r4, r5, lr}
 80069c8:	d10c      	bne.n	80069e4 <__mcmp+0x24>
 80069ca:	0092      	lsls	r2, r2, #2
 80069cc:	3014      	adds	r0, #20
 80069ce:	3114      	adds	r1, #20
 80069d0:	1884      	adds	r4, r0, r2
 80069d2:	4411      	add	r1, r2
 80069d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80069d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80069dc:	4295      	cmp	r5, r2
 80069de:	d003      	beq.n	80069e8 <__mcmp+0x28>
 80069e0:	d305      	bcc.n	80069ee <__mcmp+0x2e>
 80069e2:	2301      	movs	r3, #1
 80069e4:	4618      	mov	r0, r3
 80069e6:	bd30      	pop	{r4, r5, pc}
 80069e8:	42a0      	cmp	r0, r4
 80069ea:	d3f3      	bcc.n	80069d4 <__mcmp+0x14>
 80069ec:	e7fa      	b.n	80069e4 <__mcmp+0x24>
 80069ee:	f04f 33ff 	mov.w	r3, #4294967295
 80069f2:	e7f7      	b.n	80069e4 <__mcmp+0x24>

080069f4 <__mdiff>:
 80069f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069f8:	460d      	mov	r5, r1
 80069fa:	4607      	mov	r7, r0
 80069fc:	4611      	mov	r1, r2
 80069fe:	4628      	mov	r0, r5
 8006a00:	4614      	mov	r4, r2
 8006a02:	f7ff ffdd 	bl	80069c0 <__mcmp>
 8006a06:	1e06      	subs	r6, r0, #0
 8006a08:	d108      	bne.n	8006a1c <__mdiff+0x28>
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4638      	mov	r0, r7
 8006a0e:	f7ff fdc2 	bl	8006596 <_Balloc>
 8006a12:	2301      	movs	r3, #1
 8006a14:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a1c:	bfa4      	itt	ge
 8006a1e:	4623      	movge	r3, r4
 8006a20:	462c      	movge	r4, r5
 8006a22:	4638      	mov	r0, r7
 8006a24:	6861      	ldr	r1, [r4, #4]
 8006a26:	bfa6      	itte	ge
 8006a28:	461d      	movge	r5, r3
 8006a2a:	2600      	movge	r6, #0
 8006a2c:	2601      	movlt	r6, #1
 8006a2e:	f7ff fdb2 	bl	8006596 <_Balloc>
 8006a32:	692b      	ldr	r3, [r5, #16]
 8006a34:	60c6      	str	r6, [r0, #12]
 8006a36:	6926      	ldr	r6, [r4, #16]
 8006a38:	f105 0914 	add.w	r9, r5, #20
 8006a3c:	f104 0214 	add.w	r2, r4, #20
 8006a40:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006a44:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006a48:	f100 0514 	add.w	r5, r0, #20
 8006a4c:	f04f 0e00 	mov.w	lr, #0
 8006a50:	f852 ab04 	ldr.w	sl, [r2], #4
 8006a54:	f859 4b04 	ldr.w	r4, [r9], #4
 8006a58:	fa1e f18a 	uxtah	r1, lr, sl
 8006a5c:	b2a3      	uxth	r3, r4
 8006a5e:	1ac9      	subs	r1, r1, r3
 8006a60:	0c23      	lsrs	r3, r4, #16
 8006a62:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006a66:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006a6a:	b289      	uxth	r1, r1
 8006a6c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006a70:	45c8      	cmp	r8, r9
 8006a72:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006a76:	4694      	mov	ip, r2
 8006a78:	f845 3b04 	str.w	r3, [r5], #4
 8006a7c:	d8e8      	bhi.n	8006a50 <__mdiff+0x5c>
 8006a7e:	45bc      	cmp	ip, r7
 8006a80:	d304      	bcc.n	8006a8c <__mdiff+0x98>
 8006a82:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006a86:	b183      	cbz	r3, 8006aaa <__mdiff+0xb6>
 8006a88:	6106      	str	r6, [r0, #16]
 8006a8a:	e7c5      	b.n	8006a18 <__mdiff+0x24>
 8006a8c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006a90:	fa1e f381 	uxtah	r3, lr, r1
 8006a94:	141a      	asrs	r2, r3, #16
 8006a96:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006aa0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006aa4:	f845 3b04 	str.w	r3, [r5], #4
 8006aa8:	e7e9      	b.n	8006a7e <__mdiff+0x8a>
 8006aaa:	3e01      	subs	r6, #1
 8006aac:	e7e9      	b.n	8006a82 <__mdiff+0x8e>

08006aae <__d2b>:
 8006aae:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ab2:	460e      	mov	r6, r1
 8006ab4:	2101      	movs	r1, #1
 8006ab6:	ec59 8b10 	vmov	r8, r9, d0
 8006aba:	4615      	mov	r5, r2
 8006abc:	f7ff fd6b 	bl	8006596 <_Balloc>
 8006ac0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006ac4:	4607      	mov	r7, r0
 8006ac6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006aca:	bb34      	cbnz	r4, 8006b1a <__d2b+0x6c>
 8006acc:	9301      	str	r3, [sp, #4]
 8006ace:	f1b8 0300 	subs.w	r3, r8, #0
 8006ad2:	d027      	beq.n	8006b24 <__d2b+0x76>
 8006ad4:	a802      	add	r0, sp, #8
 8006ad6:	f840 3d08 	str.w	r3, [r0, #-8]!
 8006ada:	f7ff fe01 	bl	80066e0 <__lo0bits>
 8006ade:	9900      	ldr	r1, [sp, #0]
 8006ae0:	b1f0      	cbz	r0, 8006b20 <__d2b+0x72>
 8006ae2:	9a01      	ldr	r2, [sp, #4]
 8006ae4:	f1c0 0320 	rsb	r3, r0, #32
 8006ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8006aec:	430b      	orrs	r3, r1
 8006aee:	40c2      	lsrs	r2, r0
 8006af0:	617b      	str	r3, [r7, #20]
 8006af2:	9201      	str	r2, [sp, #4]
 8006af4:	9b01      	ldr	r3, [sp, #4]
 8006af6:	61bb      	str	r3, [r7, #24]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	bf14      	ite	ne
 8006afc:	2102      	movne	r1, #2
 8006afe:	2101      	moveq	r1, #1
 8006b00:	6139      	str	r1, [r7, #16]
 8006b02:	b1c4      	cbz	r4, 8006b36 <__d2b+0x88>
 8006b04:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006b08:	4404      	add	r4, r0
 8006b0a:	6034      	str	r4, [r6, #0]
 8006b0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006b10:	6028      	str	r0, [r5, #0]
 8006b12:	4638      	mov	r0, r7
 8006b14:	b003      	add	sp, #12
 8006b16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b1e:	e7d5      	b.n	8006acc <__d2b+0x1e>
 8006b20:	6179      	str	r1, [r7, #20]
 8006b22:	e7e7      	b.n	8006af4 <__d2b+0x46>
 8006b24:	a801      	add	r0, sp, #4
 8006b26:	f7ff fddb 	bl	80066e0 <__lo0bits>
 8006b2a:	9b01      	ldr	r3, [sp, #4]
 8006b2c:	617b      	str	r3, [r7, #20]
 8006b2e:	2101      	movs	r1, #1
 8006b30:	6139      	str	r1, [r7, #16]
 8006b32:	3020      	adds	r0, #32
 8006b34:	e7e5      	b.n	8006b02 <__d2b+0x54>
 8006b36:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006b3a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006b3e:	6030      	str	r0, [r6, #0]
 8006b40:	6918      	ldr	r0, [r3, #16]
 8006b42:	f7ff fdae 	bl	80066a2 <__hi0bits>
 8006b46:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006b4a:	e7e1      	b.n	8006b10 <__d2b+0x62>

08006b4c <_calloc_r>:
 8006b4c:	b538      	push	{r3, r4, r5, lr}
 8006b4e:	fb02 f401 	mul.w	r4, r2, r1
 8006b52:	4621      	mov	r1, r4
 8006b54:	f000 f856 	bl	8006c04 <_malloc_r>
 8006b58:	4605      	mov	r5, r0
 8006b5a:	b118      	cbz	r0, 8006b64 <_calloc_r+0x18>
 8006b5c:	4622      	mov	r2, r4
 8006b5e:	2100      	movs	r1, #0
 8006b60:	f7fd ff36 	bl	80049d0 <memset>
 8006b64:	4628      	mov	r0, r5
 8006b66:	bd38      	pop	{r3, r4, r5, pc}

08006b68 <_free_r>:
 8006b68:	b538      	push	{r3, r4, r5, lr}
 8006b6a:	4605      	mov	r5, r0
 8006b6c:	2900      	cmp	r1, #0
 8006b6e:	d045      	beq.n	8006bfc <_free_r+0x94>
 8006b70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b74:	1f0c      	subs	r4, r1, #4
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	bfb8      	it	lt
 8006b7a:	18e4      	addlt	r4, r4, r3
 8006b7c:	f000 fa98 	bl	80070b0 <__malloc_lock>
 8006b80:	4a1f      	ldr	r2, [pc, #124]	; (8006c00 <_free_r+0x98>)
 8006b82:	6813      	ldr	r3, [r2, #0]
 8006b84:	4610      	mov	r0, r2
 8006b86:	b933      	cbnz	r3, 8006b96 <_free_r+0x2e>
 8006b88:	6063      	str	r3, [r4, #4]
 8006b8a:	6014      	str	r4, [r2, #0]
 8006b8c:	4628      	mov	r0, r5
 8006b8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b92:	f000 ba8e 	b.w	80070b2 <__malloc_unlock>
 8006b96:	42a3      	cmp	r3, r4
 8006b98:	d90c      	bls.n	8006bb4 <_free_r+0x4c>
 8006b9a:	6821      	ldr	r1, [r4, #0]
 8006b9c:	1862      	adds	r2, r4, r1
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	bf04      	itt	eq
 8006ba2:	681a      	ldreq	r2, [r3, #0]
 8006ba4:	685b      	ldreq	r3, [r3, #4]
 8006ba6:	6063      	str	r3, [r4, #4]
 8006ba8:	bf04      	itt	eq
 8006baa:	1852      	addeq	r2, r2, r1
 8006bac:	6022      	streq	r2, [r4, #0]
 8006bae:	6004      	str	r4, [r0, #0]
 8006bb0:	e7ec      	b.n	8006b8c <_free_r+0x24>
 8006bb2:	4613      	mov	r3, r2
 8006bb4:	685a      	ldr	r2, [r3, #4]
 8006bb6:	b10a      	cbz	r2, 8006bbc <_free_r+0x54>
 8006bb8:	42a2      	cmp	r2, r4
 8006bba:	d9fa      	bls.n	8006bb2 <_free_r+0x4a>
 8006bbc:	6819      	ldr	r1, [r3, #0]
 8006bbe:	1858      	adds	r0, r3, r1
 8006bc0:	42a0      	cmp	r0, r4
 8006bc2:	d10b      	bne.n	8006bdc <_free_r+0x74>
 8006bc4:	6820      	ldr	r0, [r4, #0]
 8006bc6:	4401      	add	r1, r0
 8006bc8:	1858      	adds	r0, r3, r1
 8006bca:	4282      	cmp	r2, r0
 8006bcc:	6019      	str	r1, [r3, #0]
 8006bce:	d1dd      	bne.n	8006b8c <_free_r+0x24>
 8006bd0:	6810      	ldr	r0, [r2, #0]
 8006bd2:	6852      	ldr	r2, [r2, #4]
 8006bd4:	605a      	str	r2, [r3, #4]
 8006bd6:	4401      	add	r1, r0
 8006bd8:	6019      	str	r1, [r3, #0]
 8006bda:	e7d7      	b.n	8006b8c <_free_r+0x24>
 8006bdc:	d902      	bls.n	8006be4 <_free_r+0x7c>
 8006bde:	230c      	movs	r3, #12
 8006be0:	602b      	str	r3, [r5, #0]
 8006be2:	e7d3      	b.n	8006b8c <_free_r+0x24>
 8006be4:	6820      	ldr	r0, [r4, #0]
 8006be6:	1821      	adds	r1, r4, r0
 8006be8:	428a      	cmp	r2, r1
 8006bea:	bf04      	itt	eq
 8006bec:	6811      	ldreq	r1, [r2, #0]
 8006bee:	6852      	ldreq	r2, [r2, #4]
 8006bf0:	6062      	str	r2, [r4, #4]
 8006bf2:	bf04      	itt	eq
 8006bf4:	1809      	addeq	r1, r1, r0
 8006bf6:	6021      	streq	r1, [r4, #0]
 8006bf8:	605c      	str	r4, [r3, #4]
 8006bfa:	e7c7      	b.n	8006b8c <_free_r+0x24>
 8006bfc:	bd38      	pop	{r3, r4, r5, pc}
 8006bfe:	bf00      	nop
 8006c00:	20000200 	.word	0x20000200

08006c04 <_malloc_r>:
 8006c04:	b570      	push	{r4, r5, r6, lr}
 8006c06:	1ccd      	adds	r5, r1, #3
 8006c08:	f025 0503 	bic.w	r5, r5, #3
 8006c0c:	3508      	adds	r5, #8
 8006c0e:	2d0c      	cmp	r5, #12
 8006c10:	bf38      	it	cc
 8006c12:	250c      	movcc	r5, #12
 8006c14:	2d00      	cmp	r5, #0
 8006c16:	4606      	mov	r6, r0
 8006c18:	db01      	blt.n	8006c1e <_malloc_r+0x1a>
 8006c1a:	42a9      	cmp	r1, r5
 8006c1c:	d903      	bls.n	8006c26 <_malloc_r+0x22>
 8006c1e:	230c      	movs	r3, #12
 8006c20:	6033      	str	r3, [r6, #0]
 8006c22:	2000      	movs	r0, #0
 8006c24:	bd70      	pop	{r4, r5, r6, pc}
 8006c26:	f000 fa43 	bl	80070b0 <__malloc_lock>
 8006c2a:	4a21      	ldr	r2, [pc, #132]	; (8006cb0 <_malloc_r+0xac>)
 8006c2c:	6814      	ldr	r4, [r2, #0]
 8006c2e:	4621      	mov	r1, r4
 8006c30:	b991      	cbnz	r1, 8006c58 <_malloc_r+0x54>
 8006c32:	4c20      	ldr	r4, [pc, #128]	; (8006cb4 <_malloc_r+0xb0>)
 8006c34:	6823      	ldr	r3, [r4, #0]
 8006c36:	b91b      	cbnz	r3, 8006c40 <_malloc_r+0x3c>
 8006c38:	4630      	mov	r0, r6
 8006c3a:	f000 f97d 	bl	8006f38 <_sbrk_r>
 8006c3e:	6020      	str	r0, [r4, #0]
 8006c40:	4629      	mov	r1, r5
 8006c42:	4630      	mov	r0, r6
 8006c44:	f000 f978 	bl	8006f38 <_sbrk_r>
 8006c48:	1c43      	adds	r3, r0, #1
 8006c4a:	d124      	bne.n	8006c96 <_malloc_r+0x92>
 8006c4c:	230c      	movs	r3, #12
 8006c4e:	6033      	str	r3, [r6, #0]
 8006c50:	4630      	mov	r0, r6
 8006c52:	f000 fa2e 	bl	80070b2 <__malloc_unlock>
 8006c56:	e7e4      	b.n	8006c22 <_malloc_r+0x1e>
 8006c58:	680b      	ldr	r3, [r1, #0]
 8006c5a:	1b5b      	subs	r3, r3, r5
 8006c5c:	d418      	bmi.n	8006c90 <_malloc_r+0x8c>
 8006c5e:	2b0b      	cmp	r3, #11
 8006c60:	d90f      	bls.n	8006c82 <_malloc_r+0x7e>
 8006c62:	600b      	str	r3, [r1, #0]
 8006c64:	50cd      	str	r5, [r1, r3]
 8006c66:	18cc      	adds	r4, r1, r3
 8006c68:	4630      	mov	r0, r6
 8006c6a:	f000 fa22 	bl	80070b2 <__malloc_unlock>
 8006c6e:	f104 000b 	add.w	r0, r4, #11
 8006c72:	1d23      	adds	r3, r4, #4
 8006c74:	f020 0007 	bic.w	r0, r0, #7
 8006c78:	1ac3      	subs	r3, r0, r3
 8006c7a:	d0d3      	beq.n	8006c24 <_malloc_r+0x20>
 8006c7c:	425a      	negs	r2, r3
 8006c7e:	50e2      	str	r2, [r4, r3]
 8006c80:	e7d0      	b.n	8006c24 <_malloc_r+0x20>
 8006c82:	428c      	cmp	r4, r1
 8006c84:	684b      	ldr	r3, [r1, #4]
 8006c86:	bf16      	itet	ne
 8006c88:	6063      	strne	r3, [r4, #4]
 8006c8a:	6013      	streq	r3, [r2, #0]
 8006c8c:	460c      	movne	r4, r1
 8006c8e:	e7eb      	b.n	8006c68 <_malloc_r+0x64>
 8006c90:	460c      	mov	r4, r1
 8006c92:	6849      	ldr	r1, [r1, #4]
 8006c94:	e7cc      	b.n	8006c30 <_malloc_r+0x2c>
 8006c96:	1cc4      	adds	r4, r0, #3
 8006c98:	f024 0403 	bic.w	r4, r4, #3
 8006c9c:	42a0      	cmp	r0, r4
 8006c9e:	d005      	beq.n	8006cac <_malloc_r+0xa8>
 8006ca0:	1a21      	subs	r1, r4, r0
 8006ca2:	4630      	mov	r0, r6
 8006ca4:	f000 f948 	bl	8006f38 <_sbrk_r>
 8006ca8:	3001      	adds	r0, #1
 8006caa:	d0cf      	beq.n	8006c4c <_malloc_r+0x48>
 8006cac:	6025      	str	r5, [r4, #0]
 8006cae:	e7db      	b.n	8006c68 <_malloc_r+0x64>
 8006cb0:	20000200 	.word	0x20000200
 8006cb4:	20000204 	.word	0x20000204

08006cb8 <__sfputc_r>:
 8006cb8:	6893      	ldr	r3, [r2, #8]
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	b410      	push	{r4}
 8006cc0:	6093      	str	r3, [r2, #8]
 8006cc2:	da08      	bge.n	8006cd6 <__sfputc_r+0x1e>
 8006cc4:	6994      	ldr	r4, [r2, #24]
 8006cc6:	42a3      	cmp	r3, r4
 8006cc8:	db01      	blt.n	8006cce <__sfputc_r+0x16>
 8006cca:	290a      	cmp	r1, #10
 8006ccc:	d103      	bne.n	8006cd6 <__sfputc_r+0x1e>
 8006cce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cd2:	f7fe bb5d 	b.w	8005390 <__swbuf_r>
 8006cd6:	6813      	ldr	r3, [r2, #0]
 8006cd8:	1c58      	adds	r0, r3, #1
 8006cda:	6010      	str	r0, [r2, #0]
 8006cdc:	7019      	strb	r1, [r3, #0]
 8006cde:	4608      	mov	r0, r1
 8006ce0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ce4:	4770      	bx	lr

08006ce6 <__sfputs_r>:
 8006ce6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce8:	4606      	mov	r6, r0
 8006cea:	460f      	mov	r7, r1
 8006cec:	4614      	mov	r4, r2
 8006cee:	18d5      	adds	r5, r2, r3
 8006cf0:	42ac      	cmp	r4, r5
 8006cf2:	d101      	bne.n	8006cf8 <__sfputs_r+0x12>
 8006cf4:	2000      	movs	r0, #0
 8006cf6:	e007      	b.n	8006d08 <__sfputs_r+0x22>
 8006cf8:	463a      	mov	r2, r7
 8006cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cfe:	4630      	mov	r0, r6
 8006d00:	f7ff ffda 	bl	8006cb8 <__sfputc_r>
 8006d04:	1c43      	adds	r3, r0, #1
 8006d06:	d1f3      	bne.n	8006cf0 <__sfputs_r+0xa>
 8006d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d0c <_vfiprintf_r>:
 8006d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d10:	460c      	mov	r4, r1
 8006d12:	b09d      	sub	sp, #116	; 0x74
 8006d14:	4617      	mov	r7, r2
 8006d16:	461d      	mov	r5, r3
 8006d18:	4606      	mov	r6, r0
 8006d1a:	b118      	cbz	r0, 8006d24 <_vfiprintf_r+0x18>
 8006d1c:	6983      	ldr	r3, [r0, #24]
 8006d1e:	b90b      	cbnz	r3, 8006d24 <_vfiprintf_r+0x18>
 8006d20:	f7ff fb2a 	bl	8006378 <__sinit>
 8006d24:	4b7c      	ldr	r3, [pc, #496]	; (8006f18 <_vfiprintf_r+0x20c>)
 8006d26:	429c      	cmp	r4, r3
 8006d28:	d158      	bne.n	8006ddc <_vfiprintf_r+0xd0>
 8006d2a:	6874      	ldr	r4, [r6, #4]
 8006d2c:	89a3      	ldrh	r3, [r4, #12]
 8006d2e:	0718      	lsls	r0, r3, #28
 8006d30:	d55e      	bpl.n	8006df0 <_vfiprintf_r+0xe4>
 8006d32:	6923      	ldr	r3, [r4, #16]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d05b      	beq.n	8006df0 <_vfiprintf_r+0xe4>
 8006d38:	2300      	movs	r3, #0
 8006d3a:	9309      	str	r3, [sp, #36]	; 0x24
 8006d3c:	2320      	movs	r3, #32
 8006d3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d42:	2330      	movs	r3, #48	; 0x30
 8006d44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d48:	9503      	str	r5, [sp, #12]
 8006d4a:	f04f 0b01 	mov.w	fp, #1
 8006d4e:	46b8      	mov	r8, r7
 8006d50:	4645      	mov	r5, r8
 8006d52:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006d56:	b10b      	cbz	r3, 8006d5c <_vfiprintf_r+0x50>
 8006d58:	2b25      	cmp	r3, #37	; 0x25
 8006d5a:	d154      	bne.n	8006e06 <_vfiprintf_r+0xfa>
 8006d5c:	ebb8 0a07 	subs.w	sl, r8, r7
 8006d60:	d00b      	beq.n	8006d7a <_vfiprintf_r+0x6e>
 8006d62:	4653      	mov	r3, sl
 8006d64:	463a      	mov	r2, r7
 8006d66:	4621      	mov	r1, r4
 8006d68:	4630      	mov	r0, r6
 8006d6a:	f7ff ffbc 	bl	8006ce6 <__sfputs_r>
 8006d6e:	3001      	adds	r0, #1
 8006d70:	f000 80c2 	beq.w	8006ef8 <_vfiprintf_r+0x1ec>
 8006d74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d76:	4453      	add	r3, sl
 8006d78:	9309      	str	r3, [sp, #36]	; 0x24
 8006d7a:	f898 3000 	ldrb.w	r3, [r8]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	f000 80ba 	beq.w	8006ef8 <_vfiprintf_r+0x1ec>
 8006d84:	2300      	movs	r3, #0
 8006d86:	f04f 32ff 	mov.w	r2, #4294967295
 8006d8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d8e:	9304      	str	r3, [sp, #16]
 8006d90:	9307      	str	r3, [sp, #28]
 8006d92:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006d96:	931a      	str	r3, [sp, #104]	; 0x68
 8006d98:	46a8      	mov	r8, r5
 8006d9a:	2205      	movs	r2, #5
 8006d9c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006da0:	485e      	ldr	r0, [pc, #376]	; (8006f1c <_vfiprintf_r+0x210>)
 8006da2:	f7f9 fa25 	bl	80001f0 <memchr>
 8006da6:	9b04      	ldr	r3, [sp, #16]
 8006da8:	bb78      	cbnz	r0, 8006e0a <_vfiprintf_r+0xfe>
 8006daa:	06d9      	lsls	r1, r3, #27
 8006dac:	bf44      	itt	mi
 8006dae:	2220      	movmi	r2, #32
 8006db0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006db4:	071a      	lsls	r2, r3, #28
 8006db6:	bf44      	itt	mi
 8006db8:	222b      	movmi	r2, #43	; 0x2b
 8006dba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006dbe:	782a      	ldrb	r2, [r5, #0]
 8006dc0:	2a2a      	cmp	r2, #42	; 0x2a
 8006dc2:	d02a      	beq.n	8006e1a <_vfiprintf_r+0x10e>
 8006dc4:	9a07      	ldr	r2, [sp, #28]
 8006dc6:	46a8      	mov	r8, r5
 8006dc8:	2000      	movs	r0, #0
 8006dca:	250a      	movs	r5, #10
 8006dcc:	4641      	mov	r1, r8
 8006dce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006dd2:	3b30      	subs	r3, #48	; 0x30
 8006dd4:	2b09      	cmp	r3, #9
 8006dd6:	d969      	bls.n	8006eac <_vfiprintf_r+0x1a0>
 8006dd8:	b360      	cbz	r0, 8006e34 <_vfiprintf_r+0x128>
 8006dda:	e024      	b.n	8006e26 <_vfiprintf_r+0x11a>
 8006ddc:	4b50      	ldr	r3, [pc, #320]	; (8006f20 <_vfiprintf_r+0x214>)
 8006dde:	429c      	cmp	r4, r3
 8006de0:	d101      	bne.n	8006de6 <_vfiprintf_r+0xda>
 8006de2:	68b4      	ldr	r4, [r6, #8]
 8006de4:	e7a2      	b.n	8006d2c <_vfiprintf_r+0x20>
 8006de6:	4b4f      	ldr	r3, [pc, #316]	; (8006f24 <_vfiprintf_r+0x218>)
 8006de8:	429c      	cmp	r4, r3
 8006dea:	bf08      	it	eq
 8006dec:	68f4      	ldreq	r4, [r6, #12]
 8006dee:	e79d      	b.n	8006d2c <_vfiprintf_r+0x20>
 8006df0:	4621      	mov	r1, r4
 8006df2:	4630      	mov	r0, r6
 8006df4:	f7fe fb1e 	bl	8005434 <__swsetup_r>
 8006df8:	2800      	cmp	r0, #0
 8006dfa:	d09d      	beq.n	8006d38 <_vfiprintf_r+0x2c>
 8006dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8006e00:	b01d      	add	sp, #116	; 0x74
 8006e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e06:	46a8      	mov	r8, r5
 8006e08:	e7a2      	b.n	8006d50 <_vfiprintf_r+0x44>
 8006e0a:	4a44      	ldr	r2, [pc, #272]	; (8006f1c <_vfiprintf_r+0x210>)
 8006e0c:	1a80      	subs	r0, r0, r2
 8006e0e:	fa0b f000 	lsl.w	r0, fp, r0
 8006e12:	4318      	orrs	r0, r3
 8006e14:	9004      	str	r0, [sp, #16]
 8006e16:	4645      	mov	r5, r8
 8006e18:	e7be      	b.n	8006d98 <_vfiprintf_r+0x8c>
 8006e1a:	9a03      	ldr	r2, [sp, #12]
 8006e1c:	1d11      	adds	r1, r2, #4
 8006e1e:	6812      	ldr	r2, [r2, #0]
 8006e20:	9103      	str	r1, [sp, #12]
 8006e22:	2a00      	cmp	r2, #0
 8006e24:	db01      	blt.n	8006e2a <_vfiprintf_r+0x11e>
 8006e26:	9207      	str	r2, [sp, #28]
 8006e28:	e004      	b.n	8006e34 <_vfiprintf_r+0x128>
 8006e2a:	4252      	negs	r2, r2
 8006e2c:	f043 0302 	orr.w	r3, r3, #2
 8006e30:	9207      	str	r2, [sp, #28]
 8006e32:	9304      	str	r3, [sp, #16]
 8006e34:	f898 3000 	ldrb.w	r3, [r8]
 8006e38:	2b2e      	cmp	r3, #46	; 0x2e
 8006e3a:	d10e      	bne.n	8006e5a <_vfiprintf_r+0x14e>
 8006e3c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006e40:	2b2a      	cmp	r3, #42	; 0x2a
 8006e42:	d138      	bne.n	8006eb6 <_vfiprintf_r+0x1aa>
 8006e44:	9b03      	ldr	r3, [sp, #12]
 8006e46:	1d1a      	adds	r2, r3, #4
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	9203      	str	r2, [sp, #12]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	bfb8      	it	lt
 8006e50:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e54:	f108 0802 	add.w	r8, r8, #2
 8006e58:	9305      	str	r3, [sp, #20]
 8006e5a:	4d33      	ldr	r5, [pc, #204]	; (8006f28 <_vfiprintf_r+0x21c>)
 8006e5c:	f898 1000 	ldrb.w	r1, [r8]
 8006e60:	2203      	movs	r2, #3
 8006e62:	4628      	mov	r0, r5
 8006e64:	f7f9 f9c4 	bl	80001f0 <memchr>
 8006e68:	b140      	cbz	r0, 8006e7c <_vfiprintf_r+0x170>
 8006e6a:	2340      	movs	r3, #64	; 0x40
 8006e6c:	1b40      	subs	r0, r0, r5
 8006e6e:	fa03 f000 	lsl.w	r0, r3, r0
 8006e72:	9b04      	ldr	r3, [sp, #16]
 8006e74:	4303      	orrs	r3, r0
 8006e76:	f108 0801 	add.w	r8, r8, #1
 8006e7a:	9304      	str	r3, [sp, #16]
 8006e7c:	f898 1000 	ldrb.w	r1, [r8]
 8006e80:	482a      	ldr	r0, [pc, #168]	; (8006f2c <_vfiprintf_r+0x220>)
 8006e82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006e86:	2206      	movs	r2, #6
 8006e88:	f108 0701 	add.w	r7, r8, #1
 8006e8c:	f7f9 f9b0 	bl	80001f0 <memchr>
 8006e90:	2800      	cmp	r0, #0
 8006e92:	d037      	beq.n	8006f04 <_vfiprintf_r+0x1f8>
 8006e94:	4b26      	ldr	r3, [pc, #152]	; (8006f30 <_vfiprintf_r+0x224>)
 8006e96:	bb1b      	cbnz	r3, 8006ee0 <_vfiprintf_r+0x1d4>
 8006e98:	9b03      	ldr	r3, [sp, #12]
 8006e9a:	3307      	adds	r3, #7
 8006e9c:	f023 0307 	bic.w	r3, r3, #7
 8006ea0:	3308      	adds	r3, #8
 8006ea2:	9303      	str	r3, [sp, #12]
 8006ea4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ea6:	444b      	add	r3, r9
 8006ea8:	9309      	str	r3, [sp, #36]	; 0x24
 8006eaa:	e750      	b.n	8006d4e <_vfiprintf_r+0x42>
 8006eac:	fb05 3202 	mla	r2, r5, r2, r3
 8006eb0:	2001      	movs	r0, #1
 8006eb2:	4688      	mov	r8, r1
 8006eb4:	e78a      	b.n	8006dcc <_vfiprintf_r+0xc0>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	f108 0801 	add.w	r8, r8, #1
 8006ebc:	9305      	str	r3, [sp, #20]
 8006ebe:	4619      	mov	r1, r3
 8006ec0:	250a      	movs	r5, #10
 8006ec2:	4640      	mov	r0, r8
 8006ec4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ec8:	3a30      	subs	r2, #48	; 0x30
 8006eca:	2a09      	cmp	r2, #9
 8006ecc:	d903      	bls.n	8006ed6 <_vfiprintf_r+0x1ca>
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d0c3      	beq.n	8006e5a <_vfiprintf_r+0x14e>
 8006ed2:	9105      	str	r1, [sp, #20]
 8006ed4:	e7c1      	b.n	8006e5a <_vfiprintf_r+0x14e>
 8006ed6:	fb05 2101 	mla	r1, r5, r1, r2
 8006eda:	2301      	movs	r3, #1
 8006edc:	4680      	mov	r8, r0
 8006ede:	e7f0      	b.n	8006ec2 <_vfiprintf_r+0x1b6>
 8006ee0:	ab03      	add	r3, sp, #12
 8006ee2:	9300      	str	r3, [sp, #0]
 8006ee4:	4622      	mov	r2, r4
 8006ee6:	4b13      	ldr	r3, [pc, #76]	; (8006f34 <_vfiprintf_r+0x228>)
 8006ee8:	a904      	add	r1, sp, #16
 8006eea:	4630      	mov	r0, r6
 8006eec:	f7fd fe0c 	bl	8004b08 <_printf_float>
 8006ef0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006ef4:	4681      	mov	r9, r0
 8006ef6:	d1d5      	bne.n	8006ea4 <_vfiprintf_r+0x198>
 8006ef8:	89a3      	ldrh	r3, [r4, #12]
 8006efa:	065b      	lsls	r3, r3, #25
 8006efc:	f53f af7e 	bmi.w	8006dfc <_vfiprintf_r+0xf0>
 8006f00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f02:	e77d      	b.n	8006e00 <_vfiprintf_r+0xf4>
 8006f04:	ab03      	add	r3, sp, #12
 8006f06:	9300      	str	r3, [sp, #0]
 8006f08:	4622      	mov	r2, r4
 8006f0a:	4b0a      	ldr	r3, [pc, #40]	; (8006f34 <_vfiprintf_r+0x228>)
 8006f0c:	a904      	add	r1, sp, #16
 8006f0e:	4630      	mov	r0, r6
 8006f10:	f7fe f8b0 	bl	8005074 <_printf_i>
 8006f14:	e7ec      	b.n	8006ef0 <_vfiprintf_r+0x1e4>
 8006f16:	bf00      	nop
 8006f18:	080072c0 	.word	0x080072c0
 8006f1c:	080073fc 	.word	0x080073fc
 8006f20:	080072e0 	.word	0x080072e0
 8006f24:	080072a0 	.word	0x080072a0
 8006f28:	08007402 	.word	0x08007402
 8006f2c:	08007406 	.word	0x08007406
 8006f30:	08004b09 	.word	0x08004b09
 8006f34:	08006ce7 	.word	0x08006ce7

08006f38 <_sbrk_r>:
 8006f38:	b538      	push	{r3, r4, r5, lr}
 8006f3a:	4c06      	ldr	r4, [pc, #24]	; (8006f54 <_sbrk_r+0x1c>)
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	4605      	mov	r5, r0
 8006f40:	4608      	mov	r0, r1
 8006f42:	6023      	str	r3, [r4, #0]
 8006f44:	f7fa fd5c 	bl	8001a00 <_sbrk>
 8006f48:	1c43      	adds	r3, r0, #1
 8006f4a:	d102      	bne.n	8006f52 <_sbrk_r+0x1a>
 8006f4c:	6823      	ldr	r3, [r4, #0]
 8006f4e:	b103      	cbz	r3, 8006f52 <_sbrk_r+0x1a>
 8006f50:	602b      	str	r3, [r5, #0]
 8006f52:	bd38      	pop	{r3, r4, r5, pc}
 8006f54:	20000344 	.word	0x20000344

08006f58 <__sread>:
 8006f58:	b510      	push	{r4, lr}
 8006f5a:	460c      	mov	r4, r1
 8006f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f60:	f000 f8a8 	bl	80070b4 <_read_r>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	bfab      	itete	ge
 8006f68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f6a:	89a3      	ldrhlt	r3, [r4, #12]
 8006f6c:	181b      	addge	r3, r3, r0
 8006f6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f72:	bfac      	ite	ge
 8006f74:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f76:	81a3      	strhlt	r3, [r4, #12]
 8006f78:	bd10      	pop	{r4, pc}

08006f7a <__swrite>:
 8006f7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f7e:	461f      	mov	r7, r3
 8006f80:	898b      	ldrh	r3, [r1, #12]
 8006f82:	05db      	lsls	r3, r3, #23
 8006f84:	4605      	mov	r5, r0
 8006f86:	460c      	mov	r4, r1
 8006f88:	4616      	mov	r6, r2
 8006f8a:	d505      	bpl.n	8006f98 <__swrite+0x1e>
 8006f8c:	2302      	movs	r3, #2
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f94:	f000 f868 	bl	8007068 <_lseek_r>
 8006f98:	89a3      	ldrh	r3, [r4, #12]
 8006f9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fa2:	81a3      	strh	r3, [r4, #12]
 8006fa4:	4632      	mov	r2, r6
 8006fa6:	463b      	mov	r3, r7
 8006fa8:	4628      	mov	r0, r5
 8006faa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fae:	f000 b817 	b.w	8006fe0 <_write_r>

08006fb2 <__sseek>:
 8006fb2:	b510      	push	{r4, lr}
 8006fb4:	460c      	mov	r4, r1
 8006fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fba:	f000 f855 	bl	8007068 <_lseek_r>
 8006fbe:	1c43      	adds	r3, r0, #1
 8006fc0:	89a3      	ldrh	r3, [r4, #12]
 8006fc2:	bf15      	itete	ne
 8006fc4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006fc6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006fca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006fce:	81a3      	strheq	r3, [r4, #12]
 8006fd0:	bf18      	it	ne
 8006fd2:	81a3      	strhne	r3, [r4, #12]
 8006fd4:	bd10      	pop	{r4, pc}

08006fd6 <__sclose>:
 8006fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fda:	f000 b813 	b.w	8007004 <_close_r>
	...

08006fe0 <_write_r>:
 8006fe0:	b538      	push	{r3, r4, r5, lr}
 8006fe2:	4c07      	ldr	r4, [pc, #28]	; (8007000 <_write_r+0x20>)
 8006fe4:	4605      	mov	r5, r0
 8006fe6:	4608      	mov	r0, r1
 8006fe8:	4611      	mov	r1, r2
 8006fea:	2200      	movs	r2, #0
 8006fec:	6022      	str	r2, [r4, #0]
 8006fee:	461a      	mov	r2, r3
 8006ff0:	f7f9 ffb2 	bl	8000f58 <_write>
 8006ff4:	1c43      	adds	r3, r0, #1
 8006ff6:	d102      	bne.n	8006ffe <_write_r+0x1e>
 8006ff8:	6823      	ldr	r3, [r4, #0]
 8006ffa:	b103      	cbz	r3, 8006ffe <_write_r+0x1e>
 8006ffc:	602b      	str	r3, [r5, #0]
 8006ffe:	bd38      	pop	{r3, r4, r5, pc}
 8007000:	20000344 	.word	0x20000344

08007004 <_close_r>:
 8007004:	b538      	push	{r3, r4, r5, lr}
 8007006:	4c06      	ldr	r4, [pc, #24]	; (8007020 <_close_r+0x1c>)
 8007008:	2300      	movs	r3, #0
 800700a:	4605      	mov	r5, r0
 800700c:	4608      	mov	r0, r1
 800700e:	6023      	str	r3, [r4, #0]
 8007010:	f7fa fcc1 	bl	8001996 <_close>
 8007014:	1c43      	adds	r3, r0, #1
 8007016:	d102      	bne.n	800701e <_close_r+0x1a>
 8007018:	6823      	ldr	r3, [r4, #0]
 800701a:	b103      	cbz	r3, 800701e <_close_r+0x1a>
 800701c:	602b      	str	r3, [r5, #0]
 800701e:	bd38      	pop	{r3, r4, r5, pc}
 8007020:	20000344 	.word	0x20000344

08007024 <_fstat_r>:
 8007024:	b538      	push	{r3, r4, r5, lr}
 8007026:	4c07      	ldr	r4, [pc, #28]	; (8007044 <_fstat_r+0x20>)
 8007028:	2300      	movs	r3, #0
 800702a:	4605      	mov	r5, r0
 800702c:	4608      	mov	r0, r1
 800702e:	4611      	mov	r1, r2
 8007030:	6023      	str	r3, [r4, #0]
 8007032:	f7fa fcbc 	bl	80019ae <_fstat>
 8007036:	1c43      	adds	r3, r0, #1
 8007038:	d102      	bne.n	8007040 <_fstat_r+0x1c>
 800703a:	6823      	ldr	r3, [r4, #0]
 800703c:	b103      	cbz	r3, 8007040 <_fstat_r+0x1c>
 800703e:	602b      	str	r3, [r5, #0]
 8007040:	bd38      	pop	{r3, r4, r5, pc}
 8007042:	bf00      	nop
 8007044:	20000344 	.word	0x20000344

08007048 <_isatty_r>:
 8007048:	b538      	push	{r3, r4, r5, lr}
 800704a:	4c06      	ldr	r4, [pc, #24]	; (8007064 <_isatty_r+0x1c>)
 800704c:	2300      	movs	r3, #0
 800704e:	4605      	mov	r5, r0
 8007050:	4608      	mov	r0, r1
 8007052:	6023      	str	r3, [r4, #0]
 8007054:	f7fa fcbb 	bl	80019ce <_isatty>
 8007058:	1c43      	adds	r3, r0, #1
 800705a:	d102      	bne.n	8007062 <_isatty_r+0x1a>
 800705c:	6823      	ldr	r3, [r4, #0]
 800705e:	b103      	cbz	r3, 8007062 <_isatty_r+0x1a>
 8007060:	602b      	str	r3, [r5, #0]
 8007062:	bd38      	pop	{r3, r4, r5, pc}
 8007064:	20000344 	.word	0x20000344

08007068 <_lseek_r>:
 8007068:	b538      	push	{r3, r4, r5, lr}
 800706a:	4c07      	ldr	r4, [pc, #28]	; (8007088 <_lseek_r+0x20>)
 800706c:	4605      	mov	r5, r0
 800706e:	4608      	mov	r0, r1
 8007070:	4611      	mov	r1, r2
 8007072:	2200      	movs	r2, #0
 8007074:	6022      	str	r2, [r4, #0]
 8007076:	461a      	mov	r2, r3
 8007078:	f7fa fcb4 	bl	80019e4 <_lseek>
 800707c:	1c43      	adds	r3, r0, #1
 800707e:	d102      	bne.n	8007086 <_lseek_r+0x1e>
 8007080:	6823      	ldr	r3, [r4, #0]
 8007082:	b103      	cbz	r3, 8007086 <_lseek_r+0x1e>
 8007084:	602b      	str	r3, [r5, #0]
 8007086:	bd38      	pop	{r3, r4, r5, pc}
 8007088:	20000344 	.word	0x20000344

0800708c <__ascii_mbtowc>:
 800708c:	b082      	sub	sp, #8
 800708e:	b901      	cbnz	r1, 8007092 <__ascii_mbtowc+0x6>
 8007090:	a901      	add	r1, sp, #4
 8007092:	b142      	cbz	r2, 80070a6 <__ascii_mbtowc+0x1a>
 8007094:	b14b      	cbz	r3, 80070aa <__ascii_mbtowc+0x1e>
 8007096:	7813      	ldrb	r3, [r2, #0]
 8007098:	600b      	str	r3, [r1, #0]
 800709a:	7812      	ldrb	r2, [r2, #0]
 800709c:	1c10      	adds	r0, r2, #0
 800709e:	bf18      	it	ne
 80070a0:	2001      	movne	r0, #1
 80070a2:	b002      	add	sp, #8
 80070a4:	4770      	bx	lr
 80070a6:	4610      	mov	r0, r2
 80070a8:	e7fb      	b.n	80070a2 <__ascii_mbtowc+0x16>
 80070aa:	f06f 0001 	mvn.w	r0, #1
 80070ae:	e7f8      	b.n	80070a2 <__ascii_mbtowc+0x16>

080070b0 <__malloc_lock>:
 80070b0:	4770      	bx	lr

080070b2 <__malloc_unlock>:
 80070b2:	4770      	bx	lr

080070b4 <_read_r>:
 80070b4:	b538      	push	{r3, r4, r5, lr}
 80070b6:	4c07      	ldr	r4, [pc, #28]	; (80070d4 <_read_r+0x20>)
 80070b8:	4605      	mov	r5, r0
 80070ba:	4608      	mov	r0, r1
 80070bc:	4611      	mov	r1, r2
 80070be:	2200      	movs	r2, #0
 80070c0:	6022      	str	r2, [r4, #0]
 80070c2:	461a      	mov	r2, r3
 80070c4:	f7fa fc4a 	bl	800195c <_read>
 80070c8:	1c43      	adds	r3, r0, #1
 80070ca:	d102      	bne.n	80070d2 <_read_r+0x1e>
 80070cc:	6823      	ldr	r3, [r4, #0]
 80070ce:	b103      	cbz	r3, 80070d2 <_read_r+0x1e>
 80070d0:	602b      	str	r3, [r5, #0]
 80070d2:	bd38      	pop	{r3, r4, r5, pc}
 80070d4:	20000344 	.word	0x20000344

080070d8 <__ascii_wctomb>:
 80070d8:	b149      	cbz	r1, 80070ee <__ascii_wctomb+0x16>
 80070da:	2aff      	cmp	r2, #255	; 0xff
 80070dc:	bf85      	ittet	hi
 80070de:	238a      	movhi	r3, #138	; 0x8a
 80070e0:	6003      	strhi	r3, [r0, #0]
 80070e2:	700a      	strbls	r2, [r1, #0]
 80070e4:	f04f 30ff 	movhi.w	r0, #4294967295
 80070e8:	bf98      	it	ls
 80070ea:	2001      	movls	r0, #1
 80070ec:	4770      	bx	lr
 80070ee:	4608      	mov	r0, r1
 80070f0:	4770      	bx	lr
	...

080070f4 <floorf>:
 80070f4:	ee10 3a10 	vmov	r3, s0
 80070f8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80070fc:	0dca      	lsrs	r2, r1, #23
 80070fe:	3a7f      	subs	r2, #127	; 0x7f
 8007100:	2a16      	cmp	r2, #22
 8007102:	dc2a      	bgt.n	800715a <floorf+0x66>
 8007104:	2a00      	cmp	r2, #0
 8007106:	da11      	bge.n	800712c <floorf+0x38>
 8007108:	eddf 7a18 	vldr	s15, [pc, #96]	; 800716c <floorf+0x78>
 800710c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007110:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007118:	dd05      	ble.n	8007126 <floorf+0x32>
 800711a:	2b00      	cmp	r3, #0
 800711c:	da23      	bge.n	8007166 <floorf+0x72>
 800711e:	4a14      	ldr	r2, [pc, #80]	; (8007170 <floorf+0x7c>)
 8007120:	2900      	cmp	r1, #0
 8007122:	bf18      	it	ne
 8007124:	4613      	movne	r3, r2
 8007126:	ee00 3a10 	vmov	s0, r3
 800712a:	4770      	bx	lr
 800712c:	4911      	ldr	r1, [pc, #68]	; (8007174 <floorf+0x80>)
 800712e:	4111      	asrs	r1, r2
 8007130:	420b      	tst	r3, r1
 8007132:	d0fa      	beq.n	800712a <floorf+0x36>
 8007134:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800716c <floorf+0x78>
 8007138:	ee30 0a27 	vadd.f32	s0, s0, s15
 800713c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007144:	ddef      	ble.n	8007126 <floorf+0x32>
 8007146:	2b00      	cmp	r3, #0
 8007148:	bfbe      	ittt	lt
 800714a:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800714e:	fa40 f202 	asrlt.w	r2, r0, r2
 8007152:	189b      	addlt	r3, r3, r2
 8007154:	ea23 0301 	bic.w	r3, r3, r1
 8007158:	e7e5      	b.n	8007126 <floorf+0x32>
 800715a:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800715e:	d3e4      	bcc.n	800712a <floorf+0x36>
 8007160:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007164:	4770      	bx	lr
 8007166:	2300      	movs	r3, #0
 8007168:	e7dd      	b.n	8007126 <floorf+0x32>
 800716a:	bf00      	nop
 800716c:	7149f2ca 	.word	0x7149f2ca
 8007170:	bf800000 	.word	0xbf800000
 8007174:	007fffff 	.word	0x007fffff

08007178 <_init>:
 8007178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800717a:	bf00      	nop
 800717c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800717e:	bc08      	pop	{r3}
 8007180:	469e      	mov	lr, r3
 8007182:	4770      	bx	lr

08007184 <_fini>:
 8007184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007186:	bf00      	nop
 8007188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800718a:	bc08      	pop	{r3}
 800718c:	469e      	mov	lr, r3
 800718e:	4770      	bx	lr
