v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 1530 1380 1530 1410 {
lab=WWL[0]}
N 1580 1380 1580 1410 {
lab=VDD}
N 1430 1450 1460 1450 {
lab=BL}
N 1640 1450 1670 1450 {
lab=BLB}
N 1430 1470 1460 1470 {
lab=RWL[0]}
N 1430 1490 1460 1490 {
lab=RWLB[0]}
N 1430 1520 1460 1520 {
lab=RBL}
N 1640 1520 1670 1520 {
lab=RBLB}
N 1560 1570 1560 1600 {
lab=VSS}
N 1520 1680 1520 1710 {
lab=WWL[1]}
N 1570 1680 1570 1710 {
lab=VDD}
N 1420 1750 1450 1750 {
lab=BL}
N 1630 1750 1660 1750 {
lab=BLB}
N 1420 1770 1450 1770 {
lab=RWL[1]}
N 1420 1790 1450 1790 {
lab=RWLB[1]}
N 1420 1820 1450 1820 {
lab=RBL}
N 1630 1820 1660 1820 {
lab=RBLB}
N 1550 1870 1550 1900 {
lab=VSS}
N 1520 1990 1520 2020 {
lab=WWL[2]}
N 1570 1990 1570 2020 {
lab=VDD}
N 1420 2060 1450 2060 {
lab=BL}
N 1630 2060 1660 2060 {
lab=BLB}
N 1420 2080 1450 2080 {
lab=RWL[2]}
N 1420 2100 1450 2100 {
lab=RWLB[2]}
N 1420 2130 1450 2130 {
lab=RBL}
N 1630 2130 1660 2130 {
lab=RBLB}
N 1550 2180 1550 2210 {
lab=VSS}
N 1530 2300 1530 2330 {
lab=WWL[3]}
N 1580 2300 1580 2330 {
lab=VDD}
N 1430 2370 1460 2370 {
lab=BL}
N 1640 2370 1670 2370 {
lab=BLB}
N 1430 2390 1460 2390 {
lab=RWL[3]}
N 1430 2410 1460 2410 {
lab=RWLB[3]}
N 1430 2440 1460 2440 {
lab=RBL}
N 1640 2440 1670 2440 {
lab=RBLB}
N 1560 2490 1560 2520 {
lab=VSS}
N 1520 2600 1520 2630 {
lab=WWL[4]}
N 1570 2600 1570 2630 {
lab=VDD}
N 1420 2670 1450 2670 {
lab=BL}
N 1630 2670 1660 2670 {
lab=BLB}
N 1420 2690 1450 2690 {
lab=RWL[4]}
N 1420 2710 1450 2710 {
lab=RWLB[4]}
N 1420 2740 1450 2740 {
lab=RBL}
N 1630 2740 1660 2740 {
lab=RBLB}
N 1550 2790 1550 2820 {
lab=VSS}
N 1520 2910 1520 2940 {
lab=WWL[5]}
N 1570 2910 1570 2940 {
lab=VDD}
N 1420 2980 1450 2980 {
lab=BL}
N 1630 2980 1660 2980 {
lab=BLB}
N 1420 3000 1450 3000 {
lab=RWL[5]}
N 1420 3020 1450 3020 {
lab=RWLB[5]}
N 1420 3050 1450 3050 {
lab=RBL}
N 1630 3050 1660 3050 {
lab=RBLB}
N 1550 3100 1550 3130 {
lab=VSS}
N 1530 3240 1530 3270 {
lab=WWL[6]}
N 1580 3240 1580 3270 {
lab=VDD}
N 1430 3310 1460 3310 {
lab=BL}
N 1640 3310 1670 3310 {
lab=BLB}
N 1430 3330 1460 3330 {
lab=RWL[6]}
N 1430 3350 1460 3350 {
lab=RWLB[6]}
N 1430 3380 1460 3380 {
lab=RBL}
N 1640 3380 1670 3380 {
lab=RBLB}
N 1560 3430 1560 3460 {
lab=VSS}
N 1520 3540 1520 3570 {
lab=WWL[7]}
N 1570 3540 1570 3570 {
lab=VDD}
N 1420 3610 1450 3610 {
lab=BL}
N 1630 3610 1660 3610 {
lab=BLB}
N 1420 3630 1450 3630 {
lab=RWL[7]}
N 1420 3650 1450 3650 {
lab=RWLB[7]}
N 1420 3680 1450 3680 {
lab=RBL}
N 1630 3680 1660 3680 {
lab=RBLB}
N 1550 3730 1550 3760 {
lab=VSS}
N 1520 3850 1520 3880 {
lab=WWL[8]}
N 1570 3850 1570 3880 {
lab=VDD}
N 1420 3920 1450 3920 {
lab=BL}
N 1630 3920 1660 3920 {
lab=BLB}
N 1420 3940 1450 3940 {
lab=RWL[8]}
N 1420 3960 1450 3960 {
lab=RWLB[8]}
N 1420 3990 1450 3990 {
lab=RBL}
N 1630 3990 1660 3990 {
lab=RBLB}
N 1550 4040 1550 4070 {
lab=VSS}
N 1530 4160 1530 4190 {
lab=WWL[9]}
N 1580 4160 1580 4190 {
lab=VDD}
N 1430 4230 1460 4230 {
lab=BL}
N 1640 4230 1670 4230 {
lab=BLB}
N 1430 4250 1460 4250 {
lab=RWL[9]}
N 1430 4270 1460 4270 {
lab=RWLB[9]}
N 1430 4300 1460 4300 {
lab=RBL}
N 1640 4300 1670 4300 {
lab=RBLB}
N 1560 4350 1560 4380 {
lab=VSS}
N 1520 4460 1520 4490 {
lab=WWL[10]}
N 1570 4460 1570 4490 {
lab=VDD}
N 1420 4530 1450 4530 {
lab=BL}
N 1630 4530 1660 4530 {
lab=BLB}
N 1420 4550 1450 4550 {
lab=RWL[10]}
N 1420 4570 1450 4570 {
lab=RWLB[10]}
N 1420 4600 1450 4600 {
lab=RBL}
N 1630 4600 1660 4600 {
lab=RBLB}
N 1550 4650 1550 4680 {
lab=VSS}
N 1520 4780 1520 4810 {
lab=WWL[11]}
N 1570 4780 1570 4810 {
lab=VDD}
N 1420 4850 1450 4850 {
lab=BL}
N 1630 4850 1660 4850 {
lab=BLB}
N 1420 4870 1450 4870 {
lab=RWL[11]}
N 1420 4890 1450 4890 {
lab=RWLB[11]}
N 1420 4920 1450 4920 {
lab=RBL}
N 1630 4920 1660 4920 {
lab=RBLB}
N 1550 4970 1550 5000 {
lab=VSS}
N 1520 5090 1520 5120 {
lab=WWL[12]}
N 1570 5090 1570 5120 {
lab=VDD}
N 1420 5160 1450 5160 {
lab=BL}
N 1630 5160 1660 5160 {
lab=BLB}
N 1420 5180 1450 5180 {
lab=RWL[12]}
N 1420 5200 1450 5200 {
lab=RWLB[12]}
N 1420 5230 1450 5230 {
lab=RBL}
N 1630 5230 1660 5230 {
lab=RBLB}
N 1550 5280 1550 5310 {
lab=VSS}
N 1520 5400 1520 5430 {
lab=WWL[13]}
N 1570 5400 1570 5430 {
lab=VDD}
N 1420 5470 1450 5470 {
lab=BL}
N 1630 5470 1660 5470 {
lab=BLB}
N 1420 5490 1450 5490 {
lab=RWL[13]}
N 1420 5510 1450 5510 {
lab=RWLB[13]}
N 1420 5540 1450 5540 {
lab=RBL}
N 1630 5540 1660 5540 {
lab=RBLB}
N 1550 5590 1550 5620 {
lab=VSS}
N 1530 5690 1530 5720 {
lab=WWL[14]}
N 1580 5690 1580 5720 {
lab=VDD}
N 1430 5760 1460 5760 {
lab=BL}
N 1640 5760 1670 5760 {
lab=BLB}
N 1430 5780 1460 5780 {
lab=RWL[14]}
N 1430 5800 1460 5800 {
lab=RWLB[14]}
N 1430 5830 1460 5830 {
lab=RBL}
N 1640 5830 1670 5830 {
lab=RBLB}
N 1560 5880 1560 5910 {
lab=VSS}
N 1530 5980 1530 6010 {
lab=WWL[15]}
N 1580 5980 1580 6010 {
lab=VDD}
N 1430 6050 1460 6050 {
lab=BL}
N 1640 6050 1670 6050 {
lab=BLB}
N 1430 6070 1460 6070 {
lab=RWL[15]}
N 1430 6090 1460 6090 {
lab=RWLB[15]}
N 1430 6120 1460 6120 {
lab=RBL}
N 1640 6120 1670 6120 {
lab=RBLB}
N 1560 6170 1560 6200 {
lab=VSS}
C {devices/ipin.sym} 1070 1660 0 0 {name=p1 lab=WWL[0:15]}
C {devices/ipin.sym} 1080 1980 0 0 {name=p2 lab=RWL[0:15]}
C {devices/ipin.sym} 1080 2020 0 0 {name=p3 lab=RWLB[0:15]}
C {devices/iopin.sym} 1050 1700 0 0 {name=p4 lab=BL}
C {devices/iopin.sym} 1050 1730 0 0 {name=p5 lab=BLB}
C {devices/iopin.sym} 1050 1770 0 0 {name=p6 lab=VDD}
C {devices/iopin.sym} 1050 1800 0 0 {name=p7 lab=VSS}
C {devices/iopin.sym} 1030 2060 0 0 {name=p8 lab=RBL}
C {devices/iopin.sym} 1030 2100 0 0 {name=p9 lab=RBLB}
C {10T_SRAM_bitcell.sym} 1610 1490 0 0 {name=x1}
C {devices/lab_pin.sym} 1530 1380 0 0 {name=l1 sig_type=std_logic lab=WWL[0]}
C {devices/lab_pin.sym} 1580 1380 2 0 {name=l2 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1560 1600 2 0 {name=l3 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1430 1450 0 0 {name=l4 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1670 1450 2 0 {name=l5 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1430 1470 0 0 {name=l6 sig_type=std_logic lab=RWL[0]}
C {devices/lab_pin.sym} 1430 1490 0 0 {name=l7 sig_type=std_logic lab=RWLB[0]}
C {devices/lab_pin.sym} 1430 1520 0 0 {name=l8 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1670 1520 2 0 {name=l9 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1600 1790 0 0 {name=x2}
C {devices/lab_pin.sym} 1520 1680 0 0 {name=l10 sig_type=std_logic lab=WWL[1]}
C {devices/lab_pin.sym} 1570 1680 2 0 {name=l11 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1550 1900 2 0 {name=l12 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1420 1750 0 0 {name=l13 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1660 1750 2 0 {name=l14 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1420 1770 0 0 {name=l15 sig_type=std_logic lab=RWL[1]}
C {devices/lab_pin.sym} 1420 1790 0 0 {name=l16 sig_type=std_logic lab=RWLB[1]}
C {devices/lab_pin.sym} 1420 1820 0 0 {name=l17 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1660 1820 2 0 {name=l18 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1600 2100 0 0 {name=x3}
C {devices/lab_pin.sym} 1520 1990 0 0 {name=l19 sig_type=std_logic lab=WWL[2]}
C {devices/lab_pin.sym} 1570 1990 2 0 {name=l20 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1550 2210 2 0 {name=l21 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1420 2060 0 0 {name=l22 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1660 2060 2 0 {name=l23 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1420 2080 0 0 {name=l24 sig_type=std_logic lab=RWL[2]}
C {devices/lab_pin.sym} 1420 2100 0 0 {name=l25 sig_type=std_logic lab=RWLB[2]}
C {devices/lab_pin.sym} 1420 2130 0 0 {name=l26 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1660 2130 2 0 {name=l27 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1610 2410 0 0 {name=x4}
C {devices/lab_pin.sym} 1530 2300 0 0 {name=l28 sig_type=std_logic lab=WWL[3]}
C {devices/lab_pin.sym} 1580 2300 2 0 {name=l29 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1560 2520 2 0 {name=l30 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1430 2370 0 0 {name=l31 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1670 2370 2 0 {name=l32 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1430 2390 0 0 {name=l33 sig_type=std_logic lab=RWL[3]}
C {devices/lab_pin.sym} 1430 2410 0 0 {name=l34 sig_type=std_logic lab=RWLB[3]}
C {devices/lab_pin.sym} 1430 2440 0 0 {name=l35 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1670 2440 2 0 {name=l36 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1600 2710 0 0 {name=x5}
C {devices/lab_pin.sym} 1520 2600 0 0 {name=l37 sig_type=std_logic lab=WWL[4]}
C {devices/lab_pin.sym} 1570 2600 2 0 {name=l38 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1550 2820 2 0 {name=l39 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1420 2670 0 0 {name=l40 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1660 2670 2 0 {name=l41 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1420 2690 0 0 {name=l42 sig_type=std_logic lab=RWL[4]}
C {devices/lab_pin.sym} 1420 2710 0 0 {name=l43 sig_type=std_logic lab=RWLB[4]}
C {devices/lab_pin.sym} 1420 2740 0 0 {name=l44 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1660 2740 2 0 {name=l45 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1600 3020 0 0 {name=x6}
C {devices/lab_pin.sym} 1520 2910 0 0 {name=l46 sig_type=std_logic lab=WWL[5]}
C {devices/lab_pin.sym} 1570 2910 2 0 {name=l47 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1550 3130 2 0 {name=l48 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1420 2980 0 0 {name=l49 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1660 2980 2 0 {name=l50 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1420 3000 0 0 {name=l51 sig_type=std_logic lab=RWL[5]}
C {devices/lab_pin.sym} 1420 3020 0 0 {name=l52 sig_type=std_logic lab=RWLB[5]}
C {devices/lab_pin.sym} 1420 3050 0 0 {name=l53 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1660 3050 2 0 {name=l54 sig_type=std_logic lab=RBLB}
C {devices/lab_pin.sym} 1530 3240 0 0 {name=l55 sig_type=std_logic lab=WWL[6]}
C {devices/lab_pin.sym} 1580 3240 2 0 {name=l56 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1560 3460 2 0 {name=l57 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1430 3310 0 0 {name=l58 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1670 3310 2 0 {name=l59 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1430 3330 0 0 {name=l60 sig_type=std_logic lab=RWL[6]}
C {devices/lab_pin.sym} 1430 3350 0 0 {name=l61 sig_type=std_logic lab=RWLB[6]}
C {devices/lab_pin.sym} 1430 3380 0 0 {name=l62 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1670 3380 2 0 {name=l63 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1600 3650 0 0 {name=x8}
C {devices/lab_pin.sym} 1520 3540 0 0 {name=l64 sig_type=std_logic lab=WWL[7]}
C {devices/lab_pin.sym} 1570 3540 2 0 {name=l65 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1550 3760 2 0 {name=l66 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1420 3610 0 0 {name=l67 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1660 3610 2 0 {name=l68 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1420 3630 0 0 {name=l69 sig_type=std_logic lab=RWL[7]}
C {devices/lab_pin.sym} 1420 3650 0 0 {name=l70 sig_type=std_logic lab=RWLB[7]}
C {devices/lab_pin.sym} 1420 3680 0 0 {name=l71 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1660 3680 2 0 {name=l72 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1600 3960 0 0 {name=x9}
C {devices/lab_pin.sym} 1520 3850 0 0 {name=l73 sig_type=std_logic lab=WWL[8]}
C {devices/lab_pin.sym} 1570 3850 2 0 {name=l74 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1550 4070 2 0 {name=l75 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1420 3920 0 0 {name=l76 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1660 3920 2 0 {name=l77 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1420 3940 0 0 {name=l78 sig_type=std_logic lab=RWL[8]}
C {devices/lab_pin.sym} 1420 3960 0 0 {name=l79 sig_type=std_logic lab=RWLB[8]}
C {devices/lab_pin.sym} 1420 3990 0 0 {name=l80 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1660 3990 2 0 {name=l81 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1610 4270 0 0 {name=x10}
C {devices/lab_pin.sym} 1530 4160 0 0 {name=l82 sig_type=std_logic lab=WWL[9]}
C {devices/lab_pin.sym} 1580 4160 2 0 {name=l83 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1560 4380 2 0 {name=l84 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1430 4230 0 0 {name=l85 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1670 4230 2 0 {name=l86 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1430 4250 0 0 {name=l87 sig_type=std_logic lab=RWL[9]}
C {devices/lab_pin.sym} 1430 4270 0 0 {name=l88 sig_type=std_logic lab=RWLB[9]}
C {devices/lab_pin.sym} 1430 4300 0 0 {name=l89 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1670 4300 2 0 {name=l90 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1600 4570 0 0 {name=x11}
C {devices/lab_pin.sym} 1520 4460 0 0 {name=l91 sig_type=std_logic lab=WWL[10]}
C {devices/lab_pin.sym} 1570 4460 2 0 {name=l92 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1550 4680 2 0 {name=l93 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1420 4530 0 0 {name=l94 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1660 4530 2 0 {name=l95 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1420 4550 0 0 {name=l96 sig_type=std_logic lab=RWL[10]}
C {devices/lab_pin.sym} 1420 4570 0 0 {name=l97 sig_type=std_logic lab=RWLB[10]}
C {devices/lab_pin.sym} 1420 4600 0 0 {name=l98 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1660 4600 2 0 {name=l99 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1600 4890 0 0 {name=x12}
C {devices/lab_pin.sym} 1520 4780 0 0 {name=l100 sig_type=std_logic lab=WWL[11]}
C {devices/lab_pin.sym} 1570 4780 2 0 {name=l101 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1550 5000 2 0 {name=l102 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1420 4850 0 0 {name=l103 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1660 4850 2 0 {name=l104 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1420 4870 0 0 {name=l105 sig_type=std_logic lab=RWL[11]}
C {devices/lab_pin.sym} 1420 4890 0 0 {name=l106 sig_type=std_logic lab=RWLB[11]}
C {devices/lab_pin.sym} 1420 4920 0 0 {name=l107 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1660 4920 2 0 {name=l108 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1600 5200 0 0 {name=x13}
C {devices/lab_pin.sym} 1520 5090 0 0 {name=l109 sig_type=std_logic lab=WWL[12]}
C {devices/lab_pin.sym} 1570 5090 2 0 {name=l110 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1550 5310 2 0 {name=l111 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1420 5160 0 0 {name=l112 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1660 5160 2 0 {name=l113 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1420 5180 0 0 {name=l114 sig_type=std_logic lab=RWL[12]}
C {devices/lab_pin.sym} 1420 5200 0 0 {name=l115 sig_type=std_logic lab=RWLB[12]}
C {devices/lab_pin.sym} 1420 5230 0 0 {name=l143 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1660 5230 2 0 {name=l144 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1600 5510 0 0 {name=x14}
C {devices/lab_pin.sym} 1520 5400 0 0 {name=l116 sig_type=std_logic lab=WWL[13]}
C {devices/lab_pin.sym} 1570 5400 2 0 {name=l117 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1550 5620 2 0 {name=l118 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1420 5470 0 0 {name=l119 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1660 5470 2 0 {name=l120 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1420 5490 0 0 {name=l121 sig_type=std_logic lab=RWL[13]}
C {devices/lab_pin.sym} 1420 5510 0 0 {name=l122 sig_type=std_logic lab=RWLB[13]}
C {devices/lab_pin.sym} 1420 5540 0 0 {name=l123 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1660 5540 2 0 {name=l124 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1610 5800 0 0 {name=x15}
C {devices/lab_pin.sym} 1530 5690 0 0 {name=l125 sig_type=std_logic lab=WWL[14]}
C {devices/lab_pin.sym} 1580 5690 2 0 {name=l126 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1560 5910 2 0 {name=l127 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1430 5760 0 0 {name=l128 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1670 5760 2 0 {name=l129 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1430 5780 0 0 {name=l130 sig_type=std_logic lab=RWL[14]}
C {devices/lab_pin.sym} 1430 5800 0 0 {name=l131 sig_type=std_logic lab=RWLB[14]}
C {devices/lab_pin.sym} 1430 5830 0 0 {name=l132 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1670 5830 2 0 {name=l133 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1610 6090 0 0 {name=x16}
C {devices/lab_pin.sym} 1530 5980 0 0 {name=l134 sig_type=std_logic lab=WWL[15]}
C {devices/lab_pin.sym} 1580 5980 2 0 {name=l135 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1560 6200 2 0 {name=l136 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1430 6050 0 0 {name=l137 sig_type=std_logic lab=BL}
C {devices/lab_pin.sym} 1670 6050 2 0 {name=l138 sig_type=std_logic lab=BLB}
C {devices/lab_pin.sym} 1430 6070 0 0 {name=l139 sig_type=std_logic lab=RWL[15]}
C {devices/lab_pin.sym} 1430 6090 0 0 {name=l140 sig_type=std_logic lab=RWLB[15]}
C {devices/lab_pin.sym} 1430 6120 0 0 {name=l141 sig_type=std_logic lab=RBL}
C {devices/lab_pin.sym} 1670 6120 2 0 {name=l142 sig_type=std_logic lab=RBLB}
C {10T_SRAM_bitcell.sym} 1610 3350 0 0 {name=x7}
