Running PRESTO HDLC
Compiling Entity Declaration FPNORMALIZE
Compiling Architecture FPNORMALIZE of FPNORMALIZE
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling Entity Declaration PACKFP
Compiling Architecture PACKFP of PACKFP
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPROUND
Compiling Architecture FPROUND of FPROUND
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration UNPACKFP
Compiling Architecture UNPACKFP of UNPACKFP
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration SIMCONSTS
Compiling Package Body SIMCONSTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration HA
Compiling Architecture STRUCTURE of HA
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FA
Compiling Architecture STRUCTURE of FA
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MBE
Compiling Architecture RTL of MBE
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE1
Compiling Architecture STRUCT of FPMUL_STAGE1
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE2
Compiling Architecture STRUCT of FPMUL_STAGE2
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE3
Compiling Architecture STRUCT of FPMUL_STAGE3
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE4
Compiling Architecture STRUCT of FPMUL_STAGE4
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL
Compiling Architecture PIPELINE of FPMUL
Presto compilation completed successfully.
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 169 in file
		'../src/multiplier/fpmul_pipeline_wregs.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DLINE_A_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     DLINE_B_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../src/multiplier/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 95 in file
		'../src/multiplier/fpmul_stage2_MBE_24bit.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 107 in file
		'../src/multiplier/fpmul_stage2_MBE_24bit.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../src/multiplier/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MBE' instantiated from design 'FPmul_stage2' with
	the parameters "N=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'HA'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FA'. (HDL-193)
Presto compilation completed successfully.
Information: Updating graph... (UID-83)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 46 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I1/A_SIG_reg[31]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[30]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[29]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[28]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[27]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[26]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[25]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[24]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[31]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[30]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[29]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[28]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[27]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[26]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[25]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[24]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[2]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[1]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPmul_DW01_add_0'
  Processing 'FPmul_DW01_add_1'
  Processing 'FPmul_DW01_inc_0'
  Processing 'FPmul_DW01_add_2'
  Processing 'FPmul_DW01_add_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 322 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:13:52    6249.9      1.66     141.0       0.2                          
    0:13:59    6225.2      1.66     139.2       0.2                          
    0:13:59    6225.2      1.66     139.2       0.2                          
    0:14:00    6223.3      1.66     139.2       0.2                          
    0:14:01    6223.3      1.66     139.2       0.2                          
    0:14:32    5726.7      1.67     133.3       0.2                          
    0:14:40    5725.1      1.64     132.7       0.2                          
    0:14:44    5725.4      1.63     132.5       0.2                          
    0:14:47    5728.3      1.62     132.4       0.2                          
    0:14:49    5731.5      1.62     132.3       0.2                          
    0:14:51    5733.4      1.60     132.2       0.2                          
    0:14:52    5733.9      1.60     132.1       0.2                          
    0:14:54    5734.2      1.60     132.1       0.2                          
    0:14:56    5733.9      1.60     132.1       0.2                          
    0:14:57    5734.2      1.60     132.1       0.2                          
    0:14:58    5734.2      1.60     132.1       0.2                          
    0:14:59    5734.2      1.60     132.1       0.2                          
    0:14:59    5734.2      1.60     132.1       0.2                          
    0:14:59    5735.8      1.60     130.6       0.0                          
    0:14:59    5735.8      1.60     130.6       0.0                          
    0:14:59    5735.8      1.60     130.6       0.0                          
    0:14:59    5735.8      1.60     130.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:14:59    5735.8      1.60     130.6       0.0                          
    0:15:03    5740.0      1.59     130.2       0.0 I2/SIG_in_reg[12]/D      
    0:15:06    5745.3      1.58     130.0       0.0 I2/SIG_in_reg[12]/D      
    0:15:09    5745.9      1.58     130.0       0.0 I2/SIG_in_reg[12]/D      
    0:15:12    5744.8      1.57     129.9       0.0 I2/SIG_in_reg[12]/D      
    0:15:16    5750.4      1.57     129.9       0.0 I2/SIG_in_reg[12]/D      
    0:15:18    5753.0      1.57     129.8       0.0 I2/SIG_in_reg[18]/D      
    0:15:21    5755.7      1.57     129.7       0.0 I2/SIG_in_reg[12]/D      
    0:15:24    5761.0      1.56     129.6       0.0 I2/SIG_in_reg[12]/D      
    0:15:26    5764.2      1.56     129.6       0.0 I2/SIG_in_reg[12]/D      
    0:15:28    5767.4      1.56     129.5       0.0 I2/SIG_in_reg[12]/D      
    0:15:31    5771.9      1.55     129.3       0.0 I2/SIG_in_reg[12]/D      
    0:15:34    5775.1      1.55     129.2       0.0 I2/SIG_in_reg[18]/D      
    0:15:36    5773.0      1.55     129.2       0.0 I2/SIG_in_reg[18]/D      
    0:15:39    5776.7      1.55     129.2       0.0 I2/SIG_in_reg[12]/D      
    0:15:41    5780.2      1.54     129.1       0.0 I2/SIG_in_reg[12]/D      
    0:15:45    5781.2      1.54     129.0       0.0 I2/SIG_in_reg[12]/D      
    0:15:47    5787.6      1.54     129.0       0.0 I2/SIG_in_reg[12]/D      
    0:15:49    5787.6      1.54     129.0       0.0 I2/SIG_in_reg[12]/D      
    0:15:51    5791.6      1.54     128.9       0.0 I2/SIG_in_reg[12]/D      
    0:15:53    5794.5      1.54     128.9       0.0 I2/SIG_in_reg[12]/D      
    0:15:56    5795.3      1.53     128.8       0.0 I2/SIG_in_reg[12]/D      
    0:15:58    5798.3      1.53     128.7       0.0 I2/SIG_in_reg[18]/D      
    0:16:02    5801.7      1.52     128.6       0.0 I2/SIG_in_reg[12]/D      
    0:16:04    5803.1      1.52     128.6       0.0 I2/SIG_in_reg[12]/D      
    0:16:06    5805.7      1.52     128.6       0.0 I2/SIG_in_reg[12]/D      
    0:16:09    5807.6      1.52     128.6       0.0 I2/SIG_in_reg[18]/D      
    0:16:12    5809.2      1.52     128.6       0.0 I2/SIG_in_reg[12]/D      
    0:16:14    5812.1      1.52     128.5       0.0 I2/SIG_in_reg[12]/D      
    0:16:17    5816.1      1.52     128.5       0.0 I2/SIG_in_reg[12]/D      
    0:16:20    5816.9      1.51     128.4       0.0 I2/SIG_in_reg[12]/D      
    0:16:22    5820.9      1.51     128.4       0.0 I2/SIG_in_reg[12]/D      
    0:16:25    5824.6      1.51     128.4       0.0 I2/SIG_in_reg[12]/D      
    0:16:26    5827.0      1.51     128.3       0.0 I2/SIG_in_reg[12]/D      
    0:16:28    5827.8      1.51     128.2       0.0 I2/SIG_in_reg[12]/D      
    0:16:31    5829.9      1.51     128.2       0.0 I2/SIG_in_reg[12]/D      
    0:16:33    5830.7      1.50     128.2       0.0 I2/SIG_in_reg[12]/D      
    0:16:36    5834.7      1.50     128.2       0.0 I2/SIG_in_reg[12]/D      
    0:16:39    5835.5      1.50     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:16:41    5835.5      1.50     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:16:43    5836.3      1.50     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:16:44    5839.5      1.50     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:16:47    5841.4      1.50     128.3       0.0 I2/SIG_in_reg[12]/D      
    0:16:50    5840.0      1.50     128.3       0.0 I2/SIG_in_reg[21]/D      
    0:16:53    5839.5      1.50     128.3       0.0 I2/SIG_in_reg[12]/D      
    0:16:55    5841.9      1.50     128.3       0.0 I2/SIG_in_reg[21]/D      
    0:16:58    5845.1      1.49     128.2       0.0 I2/SIG_in_reg[12]/D      
    0:17:01    5846.9      1.49     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:17:03    5850.1      1.49     128.1       0.0 I2/SIG_in_reg[18]/D      
    0:17:06    5851.2      1.49     128.1       0.0 I2/SIG_in_reg[12]/D      
    0:17:09    5852.3      1.49     128.0       0.0 I2/SIG_in_reg[12]/D      
    0:17:10    5853.9      1.49     128.0       0.0 I2/SIG_in_reg[12]/D      
    0:17:13    5854.7      1.49     128.0       0.0 I2/SIG_in_reg[12]/D      
    0:17:16    5859.7      1.48     127.9       0.0 I2/SIG_in_reg[12]/D      
    0:17:18    5859.7      1.48     127.9       0.0 I2/SIG_in_reg[12]/D      
    0:17:20    5862.4      1.48     127.9       0.0 I2/SIG_in_reg[12]/D      
    0:17:23    5863.4      1.48     127.9       0.0 I2/SIG_in_reg[12]/D      
    0:17:24    5865.8      1.48     127.9       0.0 I2/SIG_in_reg[26]/D      
    0:17:27    5868.5      1.48     127.8       0.0 I2/SIG_in_reg[26]/D      
    0:17:30    5870.4      1.48     127.8       0.0 I2/SIG_in_reg[21]/D      
    0:17:32    5869.6      1.48     127.8       0.0 I2/SIG_in_reg[12]/D      
    0:17:34    5873.3      1.48     127.8       0.0 I2/SIG_in_reg[12]/D      
    0:17:38    5875.1      1.48     127.8       0.0 I2/SIG_in_reg[12]/D      
    0:17:41    5874.1      1.48     127.8       0.0 I2/SIG_in_reg[12]/D      
    0:17:42    5876.2      1.48     127.8       0.0 I2/SIG_in_reg[12]/D      
    0:17:45    5876.2      1.48     127.7       0.0 I2/SIG_in_reg[12]/D      
    0:17:47    5878.1      1.48     127.7       0.0 I2/SIG_in_reg[12]/D      
    0:17:51    5883.1      1.48     127.7       0.0 I2/SIG_in_reg[12]/D      
    0:17:53    5885.0      1.47     127.7       0.0 I2/SIG_in_reg[12]/D      
    0:17:57    5887.1      1.47     127.7       0.0 I2/SIG_in_reg[18]/D      
    0:17:59    5887.9      1.47     127.6       0.0 I2/SIG_in_reg[21]/D      
    0:18:02    5890.8      1.47     127.6       0.0 I2/SIG_in_reg[12]/D      
    0:18:04    5893.2      1.47     127.6       0.0 I2/SIG_in_reg[12]/D      
    0:18:06    5895.4      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:18:08    5896.4      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:18:12    5898.8      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:18:14    5906.5      1.47     127.5       0.0 I2/SIG_in_reg[26]/D      
    0:18:15    5908.9      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:18:18    5909.2      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:18:19    5909.7      1.47     127.5       0.0 I2/SIG_in_reg[12]/D      
    0:18:21    5915.8      1.47     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:18:23    5915.8      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:18:26    5916.1      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:18:28    5915.8      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:18:30    5916.6      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:18:32    5918.0      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:18:33    5920.4      1.46     127.4       0.0 I2/SIG_in_reg[12]/D      
    0:18:36    5923.0      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:18:37    5924.6      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:18:39    5926.5      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:18:41    5926.5      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:18:42    5924.9      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:18:45    5927.3      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:18:47    5927.8      1.46     127.3       0.0 I2/SIG_in_reg[18]/D      
    0:18:48    5933.7      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:18:51    5935.5      1.46     127.3       0.0 I2/SIG_in_reg[26]/D      
    0:18:53    5938.4      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:18:55    5937.9      1.46     127.3       0.0 I2/SIG_in_reg[12]/D      
    0:19:06    5938.2      1.46     127.3       0.0                          
    0:19:15    5927.3      1.46     127.3       0.0                          
    0:19:23    5927.8      1.46     127.2       0.0                          
    0:19:25    5929.1      1.46     127.2       0.0                          
    0:19:29    5929.4      1.46     127.1       0.0                          
    0:19:32    5928.9      1.46     127.2       0.0                          
    0:19:33    5930.7      1.46     127.1       0.0                          
    0:19:36    5931.5      1.46     127.1       0.0                          
    0:19:38    5935.0      1.46     127.1       0.0                          
    0:19:39    5937.1      1.46     127.1       0.0                          
    0:19:41    5938.7      1.46     127.0       0.0                          
    0:19:43    5942.2      1.46     127.0       0.0                          
    0:19:45    5944.8      1.46     127.0       0.0                          
    0:19:47    5946.4      1.46     127.2       0.0                          
    0:19:48    5948.3      1.46     127.2       0.0                          
    0:19:48    5948.8      1.46     127.2       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:19:48    5948.8      1.46     127.2       0.0                          
    0:19:49    5948.8      1.46     127.2       0.0                          
    0:19:56    5915.3      1.46     127.1       0.0                          
    0:19:58    5904.4      1.46     127.1       0.0                          
    0:19:58    5898.5      1.46     127.0       0.0                          
    0:19:58    5895.9      1.46     127.0       0.0                          
    0:19:58    5895.9      1.46     127.0       0.0                          
    0:19:58    5895.9      1.46     127.0       0.0                          
    0:19:59    5895.9      1.46     127.0       0.0                          
    0:20:01    5882.3      1.46     127.0       0.0                          
    0:20:01    5881.3      1.46     127.0       0.0                          
    0:20:01    5881.3      1.46     127.0       0.0                          
    0:20:01    5881.3      1.46     127.0       0.0                          
    0:20:01    5881.3      1.46     127.0       0.0                          
    0:20:01    5881.3      1.46     127.0       0.0                          
    0:20:01    5881.3      1.46     127.0       0.0                          
    0:20:04    5883.4      1.46     127.0       0.0 I2/SIG_in_reg[12]/D      
    0:20:07    5885.5      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:20:10    5886.3      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:20:12    5887.4      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:20:14    5887.9      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:20:16    5890.6      1.45     126.9       0.0 I2/SIG_in_reg[24]/D      
    0:20:18    5895.1      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:20:21    5898.5      1.45     126.9       0.0 I2/SIG_in_reg[24]/D      
    0:20:24    5900.4      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:20:27    5902.0      1.45     126.9       0.0 I2/SIG_in_reg[18]/D      
    0:20:29    5903.3      1.45     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:20:33    5906.5      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:20:36    5909.5      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:20:37    5912.1      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:20:39    5914.0      1.45     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:20:42    5915.3      1.44     126.9       0.0 I2/SIG_in_reg[18]/D      
    0:20:44    5915.8      1.44     126.9       0.0 I2/SIG_in_reg[26]/D      
    0:20:48    5921.4      1.44     126.9       0.0 I2/SIG_in_reg[12]/D      
    0:20:52    5922.5      1.44     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:20:54    5926.5      1.44     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:20:56    5927.3      1.44     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:20:59    5928.1      1.44     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:21:01    5930.5      1.44     126.8       0.0 I2/SIG_in_reg[12]/D      
    0:21:08    5932.9      1.44     126.7       0.0                          
    0:21:11    5929.9      1.44     126.7       0.0                          
    0:21:13    5921.2      1.44     126.7       0.0                          
    0:21:14    5916.4      1.44     126.7       0.0                          
    0:21:17    5916.9      1.44     126.7       0.0                          
    0:21:20    5916.4      1.44     126.8       0.0                          
    0:21:24    5916.1      1.44     126.8       0.0                          
    0:21:27    5918.0      1.44     126.7       0.0                          
    0:21:28    5919.0      1.44     126.7       0.0                          
    0:21:31    5919.8      1.44     126.7       0.0                          
    0:21:32    5921.4      1.44     126.7       0.0                          
    0:21:33    5920.1      1.44     126.6       0.0                          
    0:21:35    5923.0      1.44     126.6       0.0                          
    0:21:37    5924.4      1.44     126.6       0.0                          
    0:21:39    5925.1      1.44     126.6       0.0                          
    0:21:40    5925.1      1.44     126.6       0.0                          
    0:21:42    5925.1      1.44     126.6       0.0                          
    0:21:44    5925.9      1.44     126.5       0.0                          
    0:21:47    5928.9      1.44     126.5       0.0                          
    0:21:51    5929.4      1.44     126.5       0.0                          
    0:21:54    5928.6      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:21:57    5928.6      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:22:00    5930.5      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:22:01    5928.1      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:22:03    5931.3      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:22:04    5932.1      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:22:06    5934.7      1.44     126.5       0.0 I2/SIG_in_reg[12]/D      
    0:22:16    5935.8      1.44     126.4       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
