
---------- Begin Simulation Statistics ----------
final_tick                               182338694000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94616                       # Simulator instruction rate (inst/s)
host_mem_usage                                 999148                       # Number of bytes of host memory used
host_op_rate                                   186357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1056.91                       # Real time elapsed on the host
host_tick_rate                              172521153                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     196961782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.182339                       # Number of seconds simulated
sim_ticks                                182338694000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             42434114                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             961670                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4979663                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          47207446                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12981003                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        42434114                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         29453111                       # Number of indirect misses.
system.cpu.branchPred.lookups                47207446                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3802973                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      3582868                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 128196794                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84585533                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           5003239                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   23767493                       # Number of branches committed
system.cpu.commit.bw_lim_events              11294156                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           11048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       119003946                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              196961782                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    146783322                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.341854                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.438116                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     98210378     66.91%     66.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11077013      7.55%     74.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5311729      3.62%     78.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10083506      6.87%     84.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4971399      3.39%     88.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2215416      1.51%     89.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1643206      1.12%     90.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1976519      1.35%     92.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11294156      7.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    146783322                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      90617                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1690748                       # Number of function calls committed.
system.cpu.commit.int_insts                 196122818                       # Number of committed integer instructions.
system.cpu.commit.loads                      28386169                       # Number of loads committed
system.cpu.commit.membars                        6780                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       755879      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        155297051     78.85%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          314101      0.16%     79.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           625387      0.32%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2520      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1360      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1660      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1398      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          16169      0.01%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            5      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          474      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          210      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28380926     14.41%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       11500578      5.84%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5243      0.00%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        58746      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         196961782                       # Class of committed instruction
system.cpu.commit.refs                       39945493                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     196961782                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.823387                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.823387                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     36104403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36104403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57735.862717                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57735.862717                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55787.903574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55787.903574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     33656956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33656956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 141305464000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 141305464000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.067788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data      2447447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2447447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1298215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1298215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  64113244000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  64113244000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1149232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1149232                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     11571281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11571281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50687.069424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50687.069424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48398.011313                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48398.011313                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11431761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11431761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7071859926                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7071859926                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       139520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       139520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2509                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2509                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6631059928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6631059928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       137011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       137011                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.073411                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    23.195753                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             34654                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1507                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs      1250088                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        34956                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     47675684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47675684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57355.708026                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57355.708026                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55000.729977                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55000.729977                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     45088717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45088717                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 148377323926                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 148377323926                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054262                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data      2586967                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2586967                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data      1300724                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1300724                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  70744303928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  70744303928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1286243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1286243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     47675684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47675684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57355.708026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57355.708026                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55000.729977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55000.729977                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     45088717                       # number of overall hits
system.cpu.dcache.overall_hits::total        45088717                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 148377323926                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 148377323926                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054262                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data      2586967                       # number of overall misses
system.cpu.dcache.overall_misses::total       2586967                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data      1300724                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1300724                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  70744303928                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  70744303928                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026979                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026979                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1286243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1286243                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                1282108                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          853                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             36.142437                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         96634500                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.525536                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           1283132                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          96634500                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.525536                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46375518                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       389609                       # number of writebacks
system.cpu.dcache.writebacks::total            389609                       # number of writebacks
system.cpu.decode.BlockedCycles              42976683                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              363503523                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 65921487                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  46592517                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                5009504                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               5619394                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    39037555                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1086313                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    14593237                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        113147                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    47207446                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  24721657                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      87925852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               2601223                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         6228                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      196423778                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                29882                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          125                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles        176544                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                10019008                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         30                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.258900                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           72971420                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           16783976                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.077247                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          166119585                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.329069                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.403153                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                107023989     64.43%     64.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2914613      1.75%     66.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2936427      1.77%     67.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2642392      1.59%     69.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3370515      2.03%     71.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3490059      2.10%     73.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3042291      1.83%     75.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  4591187      2.76%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 36108112     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            166119585                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    206088                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    89470                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     24721603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24721603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29276.454681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29276.454681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28378.628126                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28378.628126                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     20856515                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20856515                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 113156073670                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 113156073670                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.156345                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.156345                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      3865088                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3865088                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       394821                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       394821                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  98481416690                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  98481416690                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.140374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.140374                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3470267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3470267                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.476299                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs              7447                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs        78017                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     24721603                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24721603                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29276.454681                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29276.454681                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28378.628126                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28378.628126                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     20856515                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20856515                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 113156073670                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 113156073670                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.156345                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.156345                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      3865088                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3865088                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       394821                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       394821                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  98481416690                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  98481416690                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.140374                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.140374                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      3470267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3470267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     24721603                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24721603                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29276.454681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29276.454681                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28378.628126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28378.628126                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     20856515                       # number of overall hits
system.cpu.icache.overall_hits::total        20856515                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 113156073670                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 113156073670                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.156345                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.156345                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      3865088                       # number of overall misses
system.cpu.icache.overall_misses::total       3865088                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       394821                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       394821                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  98481416690                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  98481416690                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.140374                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.140374                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3470267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3470267                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                3468516                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              7.010061                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         52913473                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.940448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           3470267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          52913473                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.940448                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24326782                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      3468516                       # number of writebacks
system.cpu.icache.writebacks::total           3468516                       # number of writebacks
system.cpu.idleCycles                        16219110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              6342449                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 29281482                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.459369                       # Inst execution rate
system.cpu.iew.exec_refs                     53627027                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   14579409                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                26568705                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              48809452                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             117738                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            360561                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18226460                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           315947259                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              39047618                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9326472                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             266099374                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 260156                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                444367                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                5009504                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                852978                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         17998                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2362106                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        64126                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         8761                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5236                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     20423283                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      6667136                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           8761                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      4728780                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1613669                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 300675982                       # num instructions consuming a value
system.cpu.iew.wb_count                     260899716                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.631147                       # average fanout of values written-back
system.cpu.iew.wb_producers                 189770721                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.430852                       # insts written-back per cycle
system.cpu.iew.wb_sent                      263161382                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                384289309                       # number of integer regfile reads
system.cpu.int_regfile_writes               218093794                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.548430                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.548430                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2265245      0.82%      0.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             215382690     78.20%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               340834      0.12%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                704610      0.26%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2668      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                5752      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   28      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2645      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1939      0.00%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               39798      0.01%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 29      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              12      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           25056      0.01%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           7889      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              2      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             41124613     14.93%     94.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15444551      5.61%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           18281      0.01%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          59178      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              275425846                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  167237                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              333532                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       159934                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             357377                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     6848571                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024865                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 6416845     93.70%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    185      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      9      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 263378      3.85%     97.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                167179      2.44%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               612      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              361      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              279841935                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          724623550                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    260739782                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         434583235                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  315595499                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 275425846                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              351760                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       118985477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1137234                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         340712                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    169697202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     166119585                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.657997                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.359407                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            94256775     56.74%     56.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12617184      7.60%     64.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11736265      7.06%     71.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10492300      6.32%     77.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9490406      5.71%     83.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8493268      5.11%     88.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8819894      5.31%     93.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             7196040      4.33%     98.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3017453      1.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       166119585                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.510518                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    24752501                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        379529                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           1139184                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           838339                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             48809452                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18226460                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               116580000                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    765                       # number of misc regfile writes
system.cpu.numCycles                        182338695                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    182338694000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                33782273                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             232423987                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               35                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                5071007                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 68937347                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 755494                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                421907                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             866767815                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              347955142                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           395903943                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  48598179                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2735563                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                5009504                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               9775675                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                163479953                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            354549                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        529035865                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          16607                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1453                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  18357262                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1400                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    451454894                       # The number of ROB reads
system.cpu.rob.rob_writes                   651630211                       # The number of ROB writes
system.cpu.timesIdled                         1409541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   113                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        55425                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         55425                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73867.030477                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73867.030477                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  20203888575                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  20203888575                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       273517                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         273517                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      3465414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3465414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 112545.809285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112545.809285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92837.131685                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92837.131685                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3312421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3312421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  17218721000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17218721000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.044149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.044149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       152993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           152993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst         1085                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1085                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  14102703000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14102703000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.043835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       151908                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       151908                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        134236                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            134236                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114828.026018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114828.026018                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94861.831867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94861.831867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             98876                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 98876                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   4060319000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4060319000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.263417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.263417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           35360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35360                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data           19                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               19                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3352512000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3352512000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.263275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.263275                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        35341                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35341                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data      1148896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1148896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110149.778250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110149.778250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91902.018040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91902.018040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        744999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            744999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  44489164986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  44489164986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.351552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.351552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       403897                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          403897                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data        22643                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        22643                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  35038011986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  35038011986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.331844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.331844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       381254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       381254                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data         3112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 10347.826087                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10347.826087                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 29385.093168                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29385.093168                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             2790                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2790                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data      3332000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3332000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.103470                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.103470                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            322                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                322                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data      9462000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9462000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.103470                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.103470                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          322                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           322                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      3427516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3427516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3427516                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3427516                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       389609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       389609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       389609                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           389609                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          3465414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1283132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4748546                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 112545.809285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110526.375188                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111048.045565                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92837.131685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92153.107901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92335.883867                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              3312421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               843875                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4156296                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  17218721000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  48549483986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      65768204986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.044149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.342332                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.124722                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             152993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             439257                       # number of demand (read+write) misses
system.l2.demand_misses::total                 592250                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst            1085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data           22662                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               23747                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  14102703000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  38390523986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52493226986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.043835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.324670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        151908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        416595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            568503                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         3465414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1283132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4748546                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 112545.809285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110526.375188                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111048.045565                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92837.131685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92153.107901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73867.030477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86336.566306                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             3312421                       # number of overall hits
system.l2.overall_hits::.cpu.data              843875                       # number of overall hits
system.l2.overall_hits::total                 4156296                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  17218721000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  48549483986                       # number of overall miss cycles
system.l2.overall_miss_latency::total     65768204986                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.044149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.342332                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.124722                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            152993                       # number of overall misses
system.l2.overall_misses::.cpu.data            439257                       # number of overall misses
system.l2.overall_misses::total                592250                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst           1085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data          22662                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              23747                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  14102703000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  38390523986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  20203888575                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  72697115561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.043835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.324670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.177322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       151908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       416595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       273517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           842020                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           377181                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                 6939                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              393361                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  9009                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         892554                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2527                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.l2.tags.avg_refs                     10.752125                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 76479914                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     307.026362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       897.311691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1783.259557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1104.329070                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.074958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.219070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.435366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.269612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999006                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           934                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3162                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.228027                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.771973                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    896650                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  76479914                       # Number of tag accesses
system.l2.tags.tagsinuse                  4091.926681                       # Cycle average of tags in use
system.l2.tags.total_refs                     9640893                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                    123043                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               84573                       # number of writebacks
system.l2.writebacks::total                     84573                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     197017.04                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42131.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     84207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    151878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    409697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    271530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23381.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       292.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    295.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        29.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     29.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     53318974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         53318974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          53318974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         146315143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     95517718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             295151834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       29684714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         53318974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        146315143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     95517718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            324836548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       29684714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             29684714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       276590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.251434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.658672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.438510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       120114     43.43%     43.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        82805     29.94%     73.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28347     10.25%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15113      5.46%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8813      3.19%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5234      1.89%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3611      1.31%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2370      0.86%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10183      3.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       276590                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               53318720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                53817600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  498880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5388096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              5412672                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst      9722112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9722112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst        9722112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26678912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     17416576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           53817600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5412672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5412672                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       151908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       416858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       272134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41383.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40826.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43340.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst      9720192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26220608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     17377920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 53308443.681185960770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 143801666.145530253649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 95305717.172680854797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst   6286447197                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17019013332                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  11794390234                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        84573                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  51157831.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      5388096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 29549931.952457662672                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4326571282739                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                   366                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         4878                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1727357                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              79820                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         4878                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          151908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          416858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       272134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              840900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        84573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84573                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    69.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             64485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             63851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             57570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             66274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             74198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             60819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            62645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            44341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            47690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8454                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002562928750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         4878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     170.780648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    109.917705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    209.661338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2876     58.96%     58.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1141     23.39%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          413      8.47%     90.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          166      3.40%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           88      1.80%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           56      1.15%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           46      0.94%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           35      0.72%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16      0.33%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            8      0.16%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           16      0.33%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  423067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  197174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  126724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   23038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    840900                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                840900                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      840900                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 70.56                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   587841                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   7795                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 4165525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  182333955000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             35099850763                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  19479132013                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         4878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.258918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.215810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.231131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2153     44.14%     44.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      1.87%     46.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2053     42.09%     88.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              436      8.94%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              112      2.30%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.39%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.16%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    84573                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84573                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      84573                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                62.78                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   52862                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           9042800340                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1094562000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     51571263000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            529.606317                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    571920750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5563480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  15282491000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  32954090186                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   14872866378                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 113093845686                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            448177920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                581773500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12654510720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              3282486480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13152066720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4557417480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            96567724170                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         161328213122                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              178633620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8218983900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                880297740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     52319910120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            528.401829                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    559972248                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5664100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  12275499750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  36123756472                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12979420489                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 114735945041                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            448457760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                467885550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     13871625600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2665883220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         13389932400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3819541380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            96348099330                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         163131025013                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              260832960                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2518103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2518103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2518103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     59230272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     59230272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                59230272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2035391891                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4423284938                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            841241                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  841241    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              841241                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       837100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1677203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             805578                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        84573                       # Transaction distribution
system.membus.trans_dist::CleanEvict           751389                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              341                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35322                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        805578                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10404197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3854596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14258793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    443771520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    107055424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              550826944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 182338694000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        17223697904                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       10416929865                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3855552952                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   5723264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6054194                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033831                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.183071                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5851879     96.66%     96.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 199808      3.30%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2507      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6054194                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        81749                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2507                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4752466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       118032                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9507352                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         120539                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         1302503                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           4619163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       474182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3468516                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1700480                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           405096                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3112                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3112                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           134236                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          134236                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3470267                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1148896                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
