-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dst_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_0_ap_vld : OUT STD_LOGIC;
    dst_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_15_ap_vld : OUT STD_LOGIC;
    dst_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_14_ap_vld : OUT STD_LOGIC;
    dst_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_13_ap_vld : OUT STD_LOGIC;
    dst_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_12_ap_vld : OUT STD_LOGIC;
    dst_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_11_ap_vld : OUT STD_LOGIC;
    dst_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_10_ap_vld : OUT STD_LOGIC;
    dst_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_9_ap_vld : OUT STD_LOGIC;
    dst_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_8_ap_vld : OUT STD_LOGIC;
    dst_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_7_ap_vld : OUT STD_LOGIC;
    dst_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_6_ap_vld : OUT STD_LOGIC;
    dst_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_5_ap_vld : OUT STD_LOGIC;
    dst_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_4_ap_vld : OUT STD_LOGIC;
    dst_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_3_ap_vld : OUT STD_LOGIC;
    dst_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_2_ap_vld : OUT STD_LOGIC;
    dst_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_1_ap_vld : OUT STD_LOGIC;
    src_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_1_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_2_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_3_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_4_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_5_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_6_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_7_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_8_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_9_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_10_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_11_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_12_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_13_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_14_val : IN STD_LOGIC_VECTOR (31 downto 0);
    src_15_val : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_i12_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    sh_prom_i9_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    sh_prom_i_i_i : IN STD_LOGIC_VECTOR (31 downto 0);
    empty_41 : IN STD_LOGIC_VECTOR (0 downto 0);
    oMin : IN STD_LOGIC_VECTOR (31 downto 0);
    oMax : IN STD_LOGIC_VECTOR (31 downto 0);
    empty_42 : IN STD_LOGIC_VECTOR (27 downto 0);
    cutoff : IN STD_LOGIC_VECTOR (31 downto 0);
    empty_43 : IN STD_LOGIC_VECTOR (28 downto 0);
    empty_44 : IN STD_LOGIC_VECTOR (29 downto 0);
    empty : IN STD_LOGIC_VECTOR (30 downto 0) );
end;


architecture behav of IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln47_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_ZL8idct8_16_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_0_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_ZL8idct8_16_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL8idct8_16_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sh_prom_i_i_i_cast_fu_768_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sh_prom_i_i_i_cast_reg_1518 : STD_LOGIC_VECTOR (32 downto 0);
    signal sh_prom_i9_i_i_cast_fu_772_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sh_prom_i9_i_i_cast_reg_1523 : STD_LOGIC_VECTOR (32 downto 0);
    signal conv3_i12_i_i_cast_fu_776_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal conv3_i12_i_i_cast_reg_1528 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp101_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp101_reg_1533 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_14_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_14_reg_1538 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_13_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_13_reg_1543 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_12_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_12_reg_1548 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_11_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_11_reg_1553 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_10_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_10_reg_1558 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_9_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_9_reg_1563 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_8_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_8_reg_1568 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp98_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp98_reg_1573 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_6_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_6_reg_1578 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_5_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_5_reg_1583 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_4_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_4_reg_1588 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp95_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp95_reg_1593 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_2_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_2_reg_1598 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1603 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_reg_1608 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln47_fu_896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_reg_1617 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_reg_1617_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_reg_1617_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_reg_1617_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_reg_1617_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln47_fu_902_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln47_reg_1635_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln57_fu_919_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_fu_930_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_1_fu_949_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_2_fu_960_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_81_fu_988_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_81_reg_1688 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_3_fu_995_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_83_fu_1019_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_83_reg_1710 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_84_fu_1025_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_84_reg_1715 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_4_fu_1031_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_5_fu_1042_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_87_fu_1068_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_87_reg_1737 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_6_fu_1075_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_89_fu_1123_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_89_reg_1789 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_90_fu_1129_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_90_reg_1794 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_7_fu_1135_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_8_fu_1146_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ZL8idct8_16_10_load_reg_1811 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_11_load_reg_1816 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_11_load_reg_1816_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_12_load_reg_1821 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_12_load_reg_1821_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_13_load_reg_1826 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_13_load_reg_1826_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_13_load_reg_1826_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_14_load_reg_1831 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_14_load_reg_1831_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_14_load_reg_1831_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_14_load_reg_1831_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_15_load_reg_1836 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_15_load_reg_1836_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_15_load_reg_1836_pp0_iter8_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL8idct8_16_15_load_reg_1836_pp0_iter9_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_93_fu_1168_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_93_reg_1841 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_9_fu_1175_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_95_fu_1190_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_95_reg_1853 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_96_fu_1196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_96_reg_1858 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_10_fu_1202_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_11_fu_1212_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_99_fu_1233_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_99_reg_1875 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_12_fu_1240_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_101_fu_1255_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_101_reg_1887 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_102_fu_1261_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_102_reg_1892 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_13_fu_1267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln57_14_fu_1277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_105_fu_1298_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_105_reg_1909 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_107_fu_1310_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_107_reg_1915 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_108_fu_1316_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_108_reg_1920 : STD_LOGIC_VECTOR (31 downto 0);
    signal scaled_fu_1354_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal scaled_reg_1925 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal j_fu_218 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln47_fu_884_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln8_fu_1375_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_ZL8idct8_16_0_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_1_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_2_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_3_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_4_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_5_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_6_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_7_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_8_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_9_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_10_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_11_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_12_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_13_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_14_ce0_local : STD_LOGIC;
    signal p_ZL8idct8_16_15_ce0_local : STD_LOGIC;
    signal grp_fu_704_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_704_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_708_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_708_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_712_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_712_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_716_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_716_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_720_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_720_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_724_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_724_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_728_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_732_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_736_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_736_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_740_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_740_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_744_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_744_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_748_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_748_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_752_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_752_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_756_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_760_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_760_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_764_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_764_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_704_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_79_fu_975_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_80_fu_982_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_712_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_82_fu_1014_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_716_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_85_fu_1057_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_86_fu_1062_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_88_fu_1118_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_91_fu_1157_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_92_fu_1162_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_736_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_94_fu_1185_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_97_fu_1222_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_98_fu_1227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_100_fu_1250_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_756_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_103_fu_1287_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_104_fu_1292_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_106_fu_1305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_764_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_109_fu_1322_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln61_fu_1327_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln61_fu_1331_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal shl_ln61_fu_1336_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ashr_ln61_fu_1341_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln61_fu_1346_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln61_1_fu_1350_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln9_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln8_fu_1361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln9_fu_1369_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_704_ce : STD_LOGIC;
    signal pre_grp_fu_704_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_704_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_708_ce : STD_LOGIC;
    signal pre_grp_fu_708_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_708_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_712_ce : STD_LOGIC;
    signal pre_grp_fu_712_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_712_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_716_ce : STD_LOGIC;
    signal pre_grp_fu_716_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_716_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_720_ce : STD_LOGIC;
    signal pre_grp_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_720_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_724_ce : STD_LOGIC;
    signal pre_grp_fu_724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_724_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_ce : STD_LOGIC;
    signal pre_grp_fu_728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_728_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_732_ce : STD_LOGIC;
    signal pre_grp_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_732_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_736_ce : STD_LOGIC;
    signal pre_grp_fu_736_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_736_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_740_ce : STD_LOGIC;
    signal pre_grp_fu_740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_740_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_744_ce : STD_LOGIC;
    signal pre_grp_fu_744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_744_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_748_ce : STD_LOGIC;
    signal pre_grp_fu_748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_748_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_752_ce : STD_LOGIC;
    signal pre_grp_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_752_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_756_ce : STD_LOGIC;
    signal pre_grp_fu_756_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_756_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_760_ce : STD_LOGIC;
    signal pre_grp_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_760_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_764_ce : STD_LOGIC;
    signal pre_grp_fu_764_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_764_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component IDCT8_mul_7ns_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component IDCT8_mul_8s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_5_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_7_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_8_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_9_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_10_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_11_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_12_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_13_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_14_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_15_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component IDCT8_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p_ZL8idct8_16_0_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_0_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_0_address0,
        ce0 => p_ZL8idct8_16_0_ce0_local,
        q0 => p_ZL8idct8_16_0_q0);

    p_ZL8idct8_16_1_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_1_address0,
        ce0 => p_ZL8idct8_16_1_ce0_local,
        q0 => p_ZL8idct8_16_1_q0);

    p_ZL8idct8_16_2_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_2_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_2_address0,
        ce0 => p_ZL8idct8_16_2_ce0_local,
        q0 => p_ZL8idct8_16_2_q0);

    p_ZL8idct8_16_3_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_3_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_3_address0,
        ce0 => p_ZL8idct8_16_3_ce0_local,
        q0 => p_ZL8idct8_16_3_q0);

    p_ZL8idct8_16_4_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_4_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_4_address0,
        ce0 => p_ZL8idct8_16_4_ce0_local,
        q0 => p_ZL8idct8_16_4_q0);

    p_ZL8idct8_16_5_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_5_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_5_address0,
        ce0 => p_ZL8idct8_16_5_ce0_local,
        q0 => p_ZL8idct8_16_5_q0);

    p_ZL8idct8_16_6_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_6_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_6_address0,
        ce0 => p_ZL8idct8_16_6_ce0_local,
        q0 => p_ZL8idct8_16_6_q0);

    p_ZL8idct8_16_7_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_7_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_7_address0,
        ce0 => p_ZL8idct8_16_7_ce0_local,
        q0 => p_ZL8idct8_16_7_q0);

    p_ZL8idct8_16_8_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_8_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_8_address0,
        ce0 => p_ZL8idct8_16_8_ce0_local,
        q0 => p_ZL8idct8_16_8_q0);

    p_ZL8idct8_16_9_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_9_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_9_address0,
        ce0 => p_ZL8idct8_16_9_ce0_local,
        q0 => p_ZL8idct8_16_9_q0);

    p_ZL8idct8_16_10_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_10_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_10_address0,
        ce0 => p_ZL8idct8_16_10_ce0_local,
        q0 => p_ZL8idct8_16_10_q0);

    p_ZL8idct8_16_11_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_11_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_11_address0,
        ce0 => p_ZL8idct8_16_11_ce0_local,
        q0 => p_ZL8idct8_16_11_q0);

    p_ZL8idct8_16_12_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_12_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_12_address0,
        ce0 => p_ZL8idct8_16_12_ce0_local,
        q0 => p_ZL8idct8_16_12_q0);

    p_ZL8idct8_16_13_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_13_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_13_address0,
        ce0 => p_ZL8idct8_16_13_ce0_local,
        q0 => p_ZL8idct8_16_13_q0);

    p_ZL8idct8_16_14_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_14_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_14_address0,
        ce0 => p_ZL8idct8_16_14_ce0_local,
        q0 => p_ZL8idct8_16_14_q0);

    p_ZL8idct8_16_15_U : component IDCT8_IDCT8B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idct8_16_15_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL8idct8_16_15_address0,
        ce0 => p_ZL8idct8_16_15_ce0_local,
        q0 => p_ZL8idct8_16_15_q0);

    mul_7ns_32s_32_2_1_U65 : component IDCT8_mul_7ns_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_704_p0,
        din1 => grp_fu_704_p1,
        ce => grp_fu_704_ce,
        dout => pre_grp_fu_704_p2);

    mul_8s_32s_32_2_1_U66 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_708_p0,
        din1 => grp_fu_708_p1,
        ce => grp_fu_708_ce,
        dout => pre_grp_fu_708_p2);

    mul_8s_32s_32_2_1_U67 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_712_p0,
        din1 => grp_fu_712_p1,
        ce => grp_fu_712_ce,
        dout => pre_grp_fu_712_p2);

    mul_8s_32s_32_2_1_U68 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_716_p0,
        din1 => grp_fu_716_p1,
        ce => grp_fu_716_ce,
        dout => pre_grp_fu_716_p2);

    mul_8s_32s_32_2_1_U69 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_720_p0,
        din1 => grp_fu_720_p1,
        ce => grp_fu_720_ce,
        dout => pre_grp_fu_720_p2);

    mul_8s_32s_32_2_1_U70 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_724_p0,
        din1 => grp_fu_724_p1,
        ce => grp_fu_724_ce,
        dout => pre_grp_fu_724_p2);

    mul_8s_32s_32_2_1_U71 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_728_p0,
        din1 => grp_fu_728_p1,
        ce => grp_fu_728_ce,
        dout => pre_grp_fu_728_p2);

    mul_8s_32s_32_2_1_U72 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_732_p0,
        din1 => grp_fu_732_p1,
        ce => grp_fu_732_ce,
        dout => pre_grp_fu_732_p2);

    mul_8s_32s_32_2_1_U73 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_736_p0,
        din1 => grp_fu_736_p1,
        ce => grp_fu_736_ce,
        dout => pre_grp_fu_736_p2);

    mul_8s_32s_32_2_1_U74 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_740_p0,
        din1 => grp_fu_740_p1,
        ce => grp_fu_740_ce,
        dout => pre_grp_fu_740_p2);

    mul_8s_32s_32_2_1_U75 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_744_p0,
        din1 => grp_fu_744_p1,
        ce => grp_fu_744_ce,
        dout => pre_grp_fu_744_p2);

    mul_8s_32s_32_2_1_U76 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_748_p0,
        din1 => grp_fu_748_p1,
        ce => grp_fu_748_ce,
        dout => pre_grp_fu_748_p2);

    mul_8s_32s_32_2_1_U77 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_752_p0,
        din1 => grp_fu_752_p1,
        ce => grp_fu_752_ce,
        dout => pre_grp_fu_752_p2);

    mul_8s_32s_32_2_1_U78 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_756_p0,
        din1 => grp_fu_756_p1,
        ce => grp_fu_756_ce,
        dout => pre_grp_fu_756_p2);

    mul_8s_32s_32_2_1_U79 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_760_p0,
        din1 => grp_fu_760_p1,
        ce => grp_fu_760_ce,
        dout => pre_grp_fu_760_p2);

    mul_8s_32s_32_2_1_U80 : component IDCT8_mul_8s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 8,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_764_p0,
        din1 => grp_fu_764_p1,
        ce => grp_fu_764_ce,
        dout => pre_grp_fu_764_p2);

    flow_control_loop_pipe_sequential_init_U : component IDCT8_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter13_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_fu_704_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_704_ce <= ap_const_logic_1;
            else 
                grp_fu_704_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_708_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_708_ce <= ap_const_logic_1;
            else 
                grp_fu_708_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_712_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_712_ce <= ap_const_logic_1;
            else 
                grp_fu_712_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_716_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_716_ce <= ap_const_logic_1;
            else 
                grp_fu_716_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_720_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_720_ce <= ap_const_logic_1;
            else 
                grp_fu_720_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_724_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_724_ce <= ap_const_logic_1;
            else 
                grp_fu_724_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_728_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_728_ce <= ap_const_logic_1;
            else 
                grp_fu_728_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_732_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_732_ce <= ap_const_logic_1;
            else 
                grp_fu_732_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_736_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_736_ce <= ap_const_logic_1;
            else 
                grp_fu_736_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_740_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_740_ce <= ap_const_logic_1;
            else 
                grp_fu_740_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_744_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_744_ce <= ap_const_logic_1;
            else 
                grp_fu_744_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_748_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_748_ce <= ap_const_logic_1;
            else 
                grp_fu_748_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_752_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_752_ce <= ap_const_logic_1;
            else 
                grp_fu_752_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_756_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_756_ce <= ap_const_logic_1;
            else 
                grp_fu_756_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_760_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_760_ce <= ap_const_logic_1;
            else 
                grp_fu_760_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_764_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_764_ce <= ap_const_logic_1;
            else 
                grp_fu_764_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    j_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln47_fu_890_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_218 <= add_ln47_fu_884_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_218 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                p_ZL8idct8_16_10_load_reg_1811 <= p_ZL8idct8_16_10_q0;
                p_ZL8idct8_16_11_load_reg_1816 <= p_ZL8idct8_16_11_q0;
                p_ZL8idct8_16_11_load_reg_1816_pp0_iter7_reg <= p_ZL8idct8_16_11_load_reg_1816;
                p_ZL8idct8_16_12_load_reg_1821 <= p_ZL8idct8_16_12_q0;
                p_ZL8idct8_16_12_load_reg_1821_pp0_iter7_reg <= p_ZL8idct8_16_12_load_reg_1821;
                p_ZL8idct8_16_13_load_reg_1826 <= p_ZL8idct8_16_13_q0;
                p_ZL8idct8_16_13_load_reg_1826_pp0_iter7_reg <= p_ZL8idct8_16_13_load_reg_1826;
                p_ZL8idct8_16_13_load_reg_1826_pp0_iter8_reg <= p_ZL8idct8_16_13_load_reg_1826_pp0_iter7_reg;
                p_ZL8idct8_16_14_load_reg_1831 <= p_ZL8idct8_16_14_q0;
                p_ZL8idct8_16_14_load_reg_1831_pp0_iter7_reg <= p_ZL8idct8_16_14_load_reg_1831;
                p_ZL8idct8_16_14_load_reg_1831_pp0_iter8_reg <= p_ZL8idct8_16_14_load_reg_1831_pp0_iter7_reg;
                p_ZL8idct8_16_14_load_reg_1831_pp0_iter9_reg <= p_ZL8idct8_16_14_load_reg_1831_pp0_iter8_reg;
                p_ZL8idct8_16_15_load_reg_1836 <= p_ZL8idct8_16_15_q0;
                p_ZL8idct8_16_15_load_reg_1836_pp0_iter7_reg <= p_ZL8idct8_16_15_load_reg_1836;
                p_ZL8idct8_16_15_load_reg_1836_pp0_iter8_reg <= p_ZL8idct8_16_15_load_reg_1836_pp0_iter7_reg;
                p_ZL8idct8_16_15_load_reg_1836_pp0_iter9_reg <= p_ZL8idct8_16_15_load_reg_1836_pp0_iter8_reg;
                scaled_reg_1925 <= scaled_fu_1354_p3;
                sum_101_reg_1887 <= sum_101_fu_1255_p3;
                sum_102_reg_1892 <= sum_102_fu_1261_p2;
                sum_105_reg_1909 <= sum_105_fu_1298_p3;
                sum_107_reg_1915 <= sum_107_fu_1310_p3;
                sum_108_reg_1920 <= sum_108_fu_1316_p2;
                sum_81_reg_1688 <= sum_81_fu_988_p3;
                sum_83_reg_1710 <= sum_83_fu_1019_p3;
                sum_84_reg_1715 <= sum_84_fu_1025_p2;
                sum_87_reg_1737 <= sum_87_fu_1068_p3;
                sum_89_reg_1789 <= sum_89_fu_1123_p3;
                sum_90_reg_1794 <= sum_90_fu_1129_p2;
                sum_93_reg_1841 <= sum_93_fu_1168_p3;
                sum_95_reg_1853 <= sum_95_fu_1190_p3;
                sum_96_reg_1858 <= sum_96_fu_1196_p2;
                sum_99_reg_1875 <= sum_99_fu_1233_p3;
                trunc_ln47_reg_1635_pp0_iter10_reg <= trunc_ln47_reg_1635_pp0_iter9_reg;
                trunc_ln47_reg_1635_pp0_iter11_reg <= trunc_ln47_reg_1635_pp0_iter10_reg;
                trunc_ln47_reg_1635_pp0_iter12_reg <= trunc_ln47_reg_1635_pp0_iter11_reg;
                trunc_ln47_reg_1635_pp0_iter13_reg <= trunc_ln47_reg_1635_pp0_iter12_reg;
                trunc_ln47_reg_1635_pp0_iter2_reg <= trunc_ln47_reg_1635_pp0_iter1_reg;
                trunc_ln47_reg_1635_pp0_iter3_reg <= trunc_ln47_reg_1635_pp0_iter2_reg;
                trunc_ln47_reg_1635_pp0_iter4_reg <= trunc_ln47_reg_1635_pp0_iter3_reg;
                trunc_ln47_reg_1635_pp0_iter5_reg <= trunc_ln47_reg_1635_pp0_iter4_reg;
                trunc_ln47_reg_1635_pp0_iter6_reg <= trunc_ln47_reg_1635_pp0_iter5_reg;
                trunc_ln47_reg_1635_pp0_iter7_reg <= trunc_ln47_reg_1635_pp0_iter6_reg;
                trunc_ln47_reg_1635_pp0_iter8_reg <= trunc_ln47_reg_1635_pp0_iter7_reg;
                trunc_ln47_reg_1635_pp0_iter9_reg <= trunc_ln47_reg_1635_pp0_iter8_reg;
                    zext_ln47_reg_1617_pp0_iter2_reg(4 downto 0) <= zext_ln47_reg_1617_pp0_iter1_reg(4 downto 0);
                    zext_ln47_reg_1617_pp0_iter3_reg(4 downto 0) <= zext_ln47_reg_1617_pp0_iter2_reg(4 downto 0);
                    zext_ln47_reg_1617_pp0_iter4_reg(4 downto 0) <= zext_ln47_reg_1617_pp0_iter3_reg(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp_i_i_10_reg_1558 <= cmp_i_i_10_fu_810_p2;
                cmp_i_i_11_reg_1553 <= cmp_i_i_11_fu_804_p2;
                cmp_i_i_12_reg_1548 <= cmp_i_i_12_fu_798_p2;
                cmp_i_i_13_reg_1543 <= cmp_i_i_13_fu_792_p2;
                cmp_i_i_14_reg_1538 <= cmp_i_i_14_fu_786_p2;
                cmp_i_i_2_reg_1598 <= cmp_i_i_2_fu_858_p2;
                cmp_i_i_4_reg_1588 <= cmp_i_i_4_fu_846_p2;
                cmp_i_i_5_reg_1583 <= cmp_i_i_5_fu_840_p2;
                cmp_i_i_6_reg_1578 <= cmp_i_i_6_fu_834_p2;
                cmp_i_i_8_reg_1568 <= cmp_i_i_8_fu_822_p2;
                cmp_i_i_9_reg_1563 <= cmp_i_i_9_fu_816_p2;
                cmp_i_i_reg_1608 <= cmp_i_i_fu_870_p2;
                conv3_i12_i_i_cast_reg_1528 <= conv3_i12_i_i_cast_fu_776_p1;
                icmp101_reg_1533 <= icmp101_fu_780_p2;
                icmp95_reg_1593 <= icmp95_fu_852_p2;
                icmp98_reg_1573 <= icmp98_fu_828_p2;
                icmp_reg_1603 <= icmp_fu_864_p2;
                    sh_prom_i9_i_i_cast_reg_1523(31 downto 0) <= sh_prom_i9_i_i_cast_fu_772_p1(31 downto 0);
                    sh_prom_i_i_i_cast_reg_1518(31 downto 0) <= sh_prom_i_i_i_cast_fu_768_p1(31 downto 0);
                trunc_ln47_reg_1635 <= trunc_ln47_fu_902_p1;
                trunc_ln47_reg_1635_pp0_iter1_reg <= trunc_ln47_reg_1635;
                    zext_ln47_reg_1617(4 downto 0) <= zext_ln47_fu_896_p1(4 downto 0);
                    zext_ln47_reg_1617_pp0_iter1_reg(4 downto 0) <= zext_ln47_reg_1617(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                grp_fu_704_p0 <= zext_ln57_fu_919_p1(7 - 1 downto 0);
                grp_fu_704_p1 <= src_0_val;
                grp_fu_708_p0 <= sext_ln57_fu_930_p1(8 - 1 downto 0);
                grp_fu_708_p1 <= src_1_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                grp_fu_712_p0 <= sext_ln57_1_fu_949_p1(8 - 1 downto 0);
                grp_fu_712_p1 <= src_2_val;
                grp_fu_716_p0 <= sext_ln57_2_fu_960_p1(8 - 1 downto 0);
                grp_fu_716_p1 <= src_3_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                grp_fu_720_p0 <= sext_ln57_3_fu_995_p1(8 - 1 downto 0);
                grp_fu_720_p1 <= src_4_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                grp_fu_724_p0 <= sext_ln57_4_fu_1031_p1(8 - 1 downto 0);
                grp_fu_724_p1 <= src_5_val;
                grp_fu_728_p0 <= sext_ln57_5_fu_1042_p1(8 - 1 downto 0);
                grp_fu_728_p1 <= src_6_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                grp_fu_732_p0 <= sext_ln57_6_fu_1075_p1(8 - 1 downto 0);
                grp_fu_732_p1 <= src_7_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                grp_fu_736_p0 <= sext_ln57_7_fu_1135_p1(8 - 1 downto 0);
                grp_fu_736_p1 <= src_8_val;
                grp_fu_740_p0 <= sext_ln57_8_fu_1146_p1(8 - 1 downto 0);
                grp_fu_740_p1 <= src_9_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                grp_fu_744_p0 <= sext_ln57_9_fu_1175_p1(8 - 1 downto 0);
                grp_fu_744_p1 <= src_10_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                grp_fu_748_p0 <= sext_ln57_10_fu_1202_p1(8 - 1 downto 0);
                grp_fu_748_p1 <= src_11_val;
                grp_fu_752_p0 <= sext_ln57_11_fu_1212_p1(8 - 1 downto 0);
                grp_fu_752_p1 <= src_12_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then
                grp_fu_756_p0 <= sext_ln57_12_fu_1240_p1(8 - 1 downto 0);
                grp_fu_756_p1 <= src_13_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                grp_fu_760_p0 <= sext_ln57_13_fu_1267_p1(8 - 1 downto 0);
                grp_fu_760_p1 <= src_14_val;
                grp_fu_764_p0 <= sext_ln57_14_fu_1277_p1(8 - 1 downto 0);
                grp_fu_764_p1 <= src_15_val;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_704_ce = ap_const_logic_1)) then
                pre_grp_fu_704_p2_reg <= pre_grp_fu_704_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_708_ce = ap_const_logic_1)) then
                pre_grp_fu_708_p2_reg <= pre_grp_fu_708_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_712_ce = ap_const_logic_1)) then
                pre_grp_fu_712_p2_reg <= pre_grp_fu_712_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_716_ce = ap_const_logic_1)) then
                pre_grp_fu_716_p2_reg <= pre_grp_fu_716_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_720_ce = ap_const_logic_1)) then
                pre_grp_fu_720_p2_reg <= pre_grp_fu_720_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_724_ce = ap_const_logic_1)) then
                pre_grp_fu_724_p2_reg <= pre_grp_fu_724_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_728_ce = ap_const_logic_1)) then
                pre_grp_fu_728_p2_reg <= pre_grp_fu_728_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_732_ce = ap_const_logic_1)) then
                pre_grp_fu_732_p2_reg <= pre_grp_fu_732_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_736_ce = ap_const_logic_1)) then
                pre_grp_fu_736_p2_reg <= pre_grp_fu_736_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_740_ce = ap_const_logic_1)) then
                pre_grp_fu_740_p2_reg <= pre_grp_fu_740_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_744_ce = ap_const_logic_1)) then
                pre_grp_fu_744_p2_reg <= pre_grp_fu_744_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_748_ce = ap_const_logic_1)) then
                pre_grp_fu_748_p2_reg <= pre_grp_fu_748_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_752_ce = ap_const_logic_1)) then
                pre_grp_fu_752_p2_reg <= pre_grp_fu_752_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_756_ce = ap_const_logic_1)) then
                pre_grp_fu_756_p2_reg <= pre_grp_fu_756_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_760_ce = ap_const_logic_1)) then
                pre_grp_fu_760_p2_reg <= pre_grp_fu_760_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_764_ce = ap_const_logic_1)) then
                pre_grp_fu_764_p2_reg <= pre_grp_fu_764_p2;
            end if;
        end if;
    end process;
    sh_prom_i_i_i_cast_reg_1518(32) <= '0';
    sh_prom_i9_i_i_cast_reg_1523(32) <= '0';
    zext_ln47_reg_1617(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln47_reg_1617_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln47_reg_1617_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln47_reg_1617_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln47_reg_1617_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln47_fu_884_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_3) + unsigned(ap_const_lv5_1));
    add_ln61_fu_1331_p2 <= std_logic_vector(signed(sext_ln61_fu_1327_p1) + signed(conv3_i12_i_i_cast_reg_1528));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln47_fu_890_p2)
    begin
        if (((icmp_ln47_fu_890_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter13_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_218, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_3 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_j_3 <= j_fu_218;
        end if; 
    end process;

    ashr_ln61_fu_1341_p2 <= std_logic_vector(shift_right(signed(add_ln61_fu_1331_p2),to_integer(unsigned('0' & sh_prom_i_i_i_cast_reg_1518(31-1 downto 0)))));
    cmp_i_i_10_fu_810_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_A)) else "0";
    cmp_i_i_11_fu_804_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_B)) else "0";
    cmp_i_i_12_fu_798_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_C)) else "0";
    cmp_i_i_13_fu_792_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_D)) else "0";
    cmp_i_i_14_fu_786_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_E)) else "0";
    cmp_i_i_2_fu_858_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_2)) else "0";
    cmp_i_i_4_fu_846_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_4)) else "0";
    cmp_i_i_5_fu_840_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_5)) else "0";
    cmp_i_i_6_fu_834_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_6)) else "0";
    cmp_i_i_8_fu_822_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_8)) else "0";
    cmp_i_i_9_fu_816_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_9)) else "0";
    cmp_i_i_fu_870_p2 <= "1" when (signed(cutoff) > signed(ap_const_lv32_0)) else "0";
        conv3_i12_i_i_cast_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv3_i12_i_i),33));

    dst_0 <= select_ln8_fu_1375_p3;

    dst_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_0_ap_vld <= ap_const_logic_1;
        else 
            dst_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_1 <= select_ln8_fu_1375_p3;
    dst_10 <= select_ln8_fu_1375_p3;

    dst_10_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_A) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_10_ap_vld <= ap_const_logic_1;
        else 
            dst_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_11 <= select_ln8_fu_1375_p3;

    dst_11_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_B) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_11_ap_vld <= ap_const_logic_1;
        else 
            dst_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_12 <= select_ln8_fu_1375_p3;

    dst_12_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_C) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_12_ap_vld <= ap_const_logic_1;
        else 
            dst_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_13 <= select_ln8_fu_1375_p3;

    dst_13_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_D) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_13_ap_vld <= ap_const_logic_1;
        else 
            dst_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_14 <= select_ln8_fu_1375_p3;

    dst_14_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_E) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_14_ap_vld <= ap_const_logic_1;
        else 
            dst_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_15 <= select_ln8_fu_1375_p3;

    dst_15_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_F) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_15_ap_vld <= ap_const_logic_1;
        else 
            dst_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    dst_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_1) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_1_ap_vld <= ap_const_logic_1;
        else 
            dst_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_2 <= select_ln8_fu_1375_p3;

    dst_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_2) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_2_ap_vld <= ap_const_logic_1;
        else 
            dst_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_3 <= select_ln8_fu_1375_p3;

    dst_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_3) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_3_ap_vld <= ap_const_logic_1;
        else 
            dst_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_4 <= select_ln8_fu_1375_p3;

    dst_4_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_4) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_4_ap_vld <= ap_const_logic_1;
        else 
            dst_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_5 <= select_ln8_fu_1375_p3;

    dst_5_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_5) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_5_ap_vld <= ap_const_logic_1;
        else 
            dst_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_6 <= select_ln8_fu_1375_p3;

    dst_6_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_6) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_6_ap_vld <= ap_const_logic_1;
        else 
            dst_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_7 <= select_ln8_fu_1375_p3;

    dst_7_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_7) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_7_ap_vld <= ap_const_logic_1;
        else 
            dst_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_8 <= select_ln8_fu_1375_p3;

    dst_8_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_8) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_8_ap_vld <= ap_const_logic_1;
        else 
            dst_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dst_9 <= select_ln8_fu_1375_p3;

    dst_9_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001, trunc_ln47_reg_1635_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln47_reg_1635_pp0_iter13_reg = ap_const_lv4_9) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            dst_9_ap_vld <= ap_const_logic_1;
        else 
            dst_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_704_p2_assign_proc : process(grp_fu_704_ce, pre_grp_fu_704_p2, pre_grp_fu_704_p2_reg)
    begin
        if ((grp_fu_704_ce = ap_const_logic_1)) then 
            grp_fu_704_p2 <= pre_grp_fu_704_p2;
        else 
            grp_fu_704_p2 <= pre_grp_fu_704_p2_reg;
        end if; 
    end process;


    grp_fu_708_p2_assign_proc : process(grp_fu_708_ce, pre_grp_fu_708_p2, pre_grp_fu_708_p2_reg)
    begin
        if ((grp_fu_708_ce = ap_const_logic_1)) then 
            grp_fu_708_p2 <= pre_grp_fu_708_p2;
        else 
            grp_fu_708_p2 <= pre_grp_fu_708_p2_reg;
        end if; 
    end process;


    grp_fu_712_p2_assign_proc : process(grp_fu_712_ce, pre_grp_fu_712_p2, pre_grp_fu_712_p2_reg)
    begin
        if ((grp_fu_712_ce = ap_const_logic_1)) then 
            grp_fu_712_p2 <= pre_grp_fu_712_p2;
        else 
            grp_fu_712_p2 <= pre_grp_fu_712_p2_reg;
        end if; 
    end process;


    grp_fu_716_p2_assign_proc : process(grp_fu_716_ce, pre_grp_fu_716_p2, pre_grp_fu_716_p2_reg)
    begin
        if ((grp_fu_716_ce = ap_const_logic_1)) then 
            grp_fu_716_p2 <= pre_grp_fu_716_p2;
        else 
            grp_fu_716_p2 <= pre_grp_fu_716_p2_reg;
        end if; 
    end process;


    grp_fu_720_p2_assign_proc : process(grp_fu_720_ce, pre_grp_fu_720_p2, pre_grp_fu_720_p2_reg)
    begin
        if ((grp_fu_720_ce = ap_const_logic_1)) then 
            grp_fu_720_p2 <= pre_grp_fu_720_p2;
        else 
            grp_fu_720_p2 <= pre_grp_fu_720_p2_reg;
        end if; 
    end process;


    grp_fu_724_p2_assign_proc : process(grp_fu_724_ce, pre_grp_fu_724_p2, pre_grp_fu_724_p2_reg)
    begin
        if ((grp_fu_724_ce = ap_const_logic_1)) then 
            grp_fu_724_p2 <= pre_grp_fu_724_p2;
        else 
            grp_fu_724_p2 <= pre_grp_fu_724_p2_reg;
        end if; 
    end process;


    grp_fu_728_p2_assign_proc : process(grp_fu_728_ce, pre_grp_fu_728_p2, pre_grp_fu_728_p2_reg)
    begin
        if ((grp_fu_728_ce = ap_const_logic_1)) then 
            grp_fu_728_p2 <= pre_grp_fu_728_p2;
        else 
            grp_fu_728_p2 <= pre_grp_fu_728_p2_reg;
        end if; 
    end process;


    grp_fu_732_p2_assign_proc : process(grp_fu_732_ce, pre_grp_fu_732_p2, pre_grp_fu_732_p2_reg)
    begin
        if ((grp_fu_732_ce = ap_const_logic_1)) then 
            grp_fu_732_p2 <= pre_grp_fu_732_p2;
        else 
            grp_fu_732_p2 <= pre_grp_fu_732_p2_reg;
        end if; 
    end process;


    grp_fu_736_p2_assign_proc : process(grp_fu_736_ce, pre_grp_fu_736_p2, pre_grp_fu_736_p2_reg)
    begin
        if ((grp_fu_736_ce = ap_const_logic_1)) then 
            grp_fu_736_p2 <= pre_grp_fu_736_p2;
        else 
            grp_fu_736_p2 <= pre_grp_fu_736_p2_reg;
        end if; 
    end process;


    grp_fu_740_p2_assign_proc : process(grp_fu_740_ce, pre_grp_fu_740_p2, pre_grp_fu_740_p2_reg)
    begin
        if ((grp_fu_740_ce = ap_const_logic_1)) then 
            grp_fu_740_p2 <= pre_grp_fu_740_p2;
        else 
            grp_fu_740_p2 <= pre_grp_fu_740_p2_reg;
        end if; 
    end process;


    grp_fu_744_p2_assign_proc : process(grp_fu_744_ce, pre_grp_fu_744_p2, pre_grp_fu_744_p2_reg)
    begin
        if ((grp_fu_744_ce = ap_const_logic_1)) then 
            grp_fu_744_p2 <= pre_grp_fu_744_p2;
        else 
            grp_fu_744_p2 <= pre_grp_fu_744_p2_reg;
        end if; 
    end process;


    grp_fu_748_p2_assign_proc : process(grp_fu_748_ce, pre_grp_fu_748_p2, pre_grp_fu_748_p2_reg)
    begin
        if ((grp_fu_748_ce = ap_const_logic_1)) then 
            grp_fu_748_p2 <= pre_grp_fu_748_p2;
        else 
            grp_fu_748_p2 <= pre_grp_fu_748_p2_reg;
        end if; 
    end process;


    grp_fu_752_p2_assign_proc : process(grp_fu_752_ce, pre_grp_fu_752_p2, pre_grp_fu_752_p2_reg)
    begin
        if ((grp_fu_752_ce = ap_const_logic_1)) then 
            grp_fu_752_p2 <= pre_grp_fu_752_p2;
        else 
            grp_fu_752_p2 <= pre_grp_fu_752_p2_reg;
        end if; 
    end process;


    grp_fu_756_p2_assign_proc : process(grp_fu_756_ce, pre_grp_fu_756_p2, pre_grp_fu_756_p2_reg)
    begin
        if ((grp_fu_756_ce = ap_const_logic_1)) then 
            grp_fu_756_p2 <= pre_grp_fu_756_p2;
        else 
            grp_fu_756_p2 <= pre_grp_fu_756_p2_reg;
        end if; 
    end process;


    grp_fu_760_p2_assign_proc : process(grp_fu_760_ce, pre_grp_fu_760_p2, pre_grp_fu_760_p2_reg)
    begin
        if ((grp_fu_760_ce = ap_const_logic_1)) then 
            grp_fu_760_p2 <= pre_grp_fu_760_p2;
        else 
            grp_fu_760_p2 <= pre_grp_fu_760_p2_reg;
        end if; 
    end process;


    grp_fu_764_p2_assign_proc : process(grp_fu_764_ce, pre_grp_fu_764_p2, pre_grp_fu_764_p2_reg)
    begin
        if ((grp_fu_764_ce = ap_const_logic_1)) then 
            grp_fu_764_p2 <= pre_grp_fu_764_p2;
        else 
            grp_fu_764_p2 <= pre_grp_fu_764_p2_reg;
        end if; 
    end process;

    icmp101_fu_780_p2 <= "1" when (signed(empty_42) > signed(ap_const_lv28_0)) else "0";
    icmp95_fu_852_p2 <= "1" when (signed(empty_44) > signed(ap_const_lv30_0)) else "0";
    icmp98_fu_828_p2 <= "1" when (signed(empty_43) > signed(ap_const_lv29_0)) else "0";
    icmp_fu_864_p2 <= "1" when (signed(empty) > signed(ap_const_lv31_0)) else "0";
    icmp_ln47_fu_890_p2 <= "1" when (ap_sig_allocacmp_j_3 = ap_const_lv5_10) else "0";
    icmp_ln8_fu_1361_p2 <= "1" when (signed(scaled_reg_1925) < signed(oMin)) else "0";
    icmp_ln9_fu_1365_p2 <= "1" when (signed(scaled_reg_1925) > signed(oMax)) else "0";
    p_ZL8idct8_16_0_address0 <= zext_ln47_fu_896_p1(4 - 1 downto 0);

    p_ZL8idct8_16_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln47_fu_890_p2, ap_block_pp0_stage0_11001, cmp_i_i_fu_870_p2)
    begin
        if (((icmp_ln47_fu_890_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_fu_870_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idct8_16_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_10_address0 <= zext_ln47_reg_1617_pp0_iter4_reg(4 - 1 downto 0);

    p_ZL8idct8_16_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, cmp_i_i_10_reg_1558)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_10_reg_1558 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_ZL8idct8_16_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_11_address0 <= zext_ln47_reg_1617_pp0_iter4_reg(4 - 1 downto 0);

    p_ZL8idct8_16_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, cmp_i_i_11_reg_1553)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_11_reg_1553 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_ZL8idct8_16_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_12_address0 <= zext_ln47_reg_1617_pp0_iter4_reg(4 - 1 downto 0);

    p_ZL8idct8_16_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, cmp_i_i_12_reg_1548)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_12_reg_1548 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_ZL8idct8_16_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_13_address0 <= zext_ln47_reg_1617_pp0_iter4_reg(4 - 1 downto 0);

    p_ZL8idct8_16_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, cmp_i_i_13_reg_1543)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_13_reg_1543 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_ZL8idct8_16_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_14_address0 <= zext_ln47_reg_1617_pp0_iter4_reg(4 - 1 downto 0);

    p_ZL8idct8_16_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, cmp_i_i_14_reg_1538)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_14_reg_1538 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_ZL8idct8_16_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_15_address0 <= zext_ln47_reg_1617_pp0_iter4_reg(4 - 1 downto 0);

    p_ZL8idct8_16_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, icmp101_reg_1533)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp101_reg_1533 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_ZL8idct8_16_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_1_address0 <= zext_ln47_fu_896_p1(4 - 1 downto 0);

    p_ZL8idct8_16_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln47_fu_890_p2, ap_block_pp0_stage0_11001, icmp_fu_864_p2)
    begin
        if (((icmp_ln47_fu_890_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_fu_864_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idct8_16_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_2_address0 <= zext_ln47_reg_1617(4 - 1 downto 0);

    p_ZL8idct8_16_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, cmp_i_i_2_reg_1598)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_2_reg_1598 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idct8_16_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_3_address0 <= zext_ln47_reg_1617(4 - 1 downto 0);

    p_ZL8idct8_16_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp95_reg_1593)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp95_reg_1593 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZL8idct8_16_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_4_address0 <= zext_ln47_reg_1617_pp0_iter1_reg(4 - 1 downto 0);

    p_ZL8idct8_16_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, cmp_i_i_4_reg_1588)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_4_reg_1588 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_ZL8idct8_16_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_5_address0 <= zext_ln47_reg_1617_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL8idct8_16_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, cmp_i_i_5_reg_1583)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_5_reg_1583 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL8idct8_16_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_6_address0 <= zext_ln47_reg_1617_pp0_iter2_reg(4 - 1 downto 0);

    p_ZL8idct8_16_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, cmp_i_i_6_reg_1578)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_6_reg_1578 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_ZL8idct8_16_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_7_address0 <= zext_ln47_reg_1617_pp0_iter3_reg(4 - 1 downto 0);

    p_ZL8idct8_16_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, icmp98_reg_1573)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp98_reg_1573 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_ZL8idct8_16_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_8_address0 <= zext_ln47_reg_1617_pp0_iter4_reg(4 - 1 downto 0);

    p_ZL8idct8_16_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, cmp_i_i_8_reg_1568)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_8_reg_1568 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_ZL8idct8_16_8_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL8idct8_16_9_address0 <= zext_ln47_reg_1617_pp0_iter4_reg(4 - 1 downto 0);

    p_ZL8idct8_16_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, cmp_i_i_9_reg_1563)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i_9_reg_1563 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_ZL8idct8_16_9_ce0_local <= ap_const_logic_1;
        else 
            p_ZL8idct8_16_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    scaled_fu_1354_p3 <= 
        trunc_ln61_fu_1346_p1 when (empty_41(0) = '1') else 
        trunc_ln61_1_fu_1350_p1;
    select_ln8_fu_1375_p3 <= 
        oMin when (icmp_ln8_fu_1361_p2(0) = '1') else 
        select_ln9_fu_1369_p3;
    select_ln9_fu_1369_p3 <= 
        oMax when (icmp_ln9_fu_1365_p2(0) = '1') else 
        scaled_reg_1925;
        sext_ln57_10_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_11_load_reg_1816_pp0_iter7_reg),32));

        sext_ln57_11_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_12_load_reg_1821_pp0_iter7_reg),32));

        sext_ln57_12_fu_1240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_13_load_reg_1826_pp0_iter8_reg),32));

        sext_ln57_13_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_14_load_reg_1831_pp0_iter9_reg),32));

        sext_ln57_14_fu_1277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_15_load_reg_1836_pp0_iter9_reg),32));

        sext_ln57_1_fu_949_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_2_q0),32));

        sext_ln57_2_fu_960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_3_q0),32));

        sext_ln57_3_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_4_q0),32));

        sext_ln57_4_fu_1031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_5_q0),32));

        sext_ln57_5_fu_1042_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_6_q0),32));

        sext_ln57_6_fu_1075_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_7_q0),32));

        sext_ln57_7_fu_1135_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_8_q0),32));

        sext_ln57_8_fu_1146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_9_q0),32));

        sext_ln57_9_fu_1175_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_10_load_reg_1811),32));

        sext_ln57_fu_930_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_ZL8idct8_16_1_q0),32));

        sext_ln61_fu_1327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_109_fu_1322_p3),33));

    sh_prom_i9_i_i_cast_fu_772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_prom_i9_i_i),33));
    sh_prom_i_i_i_cast_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_prom_i_i_i),33));
    shl_ln61_fu_1336_p2 <= std_logic_vector(shift_left(unsigned(add_ln61_fu_1331_p2),to_integer(unsigned('0' & sh_prom_i9_i_i_cast_reg_1523(31-1 downto 0)))));
    sum_100_fu_1250_p2 <= std_logic_vector(unsigned(grp_fu_748_p2) + unsigned(sum_99_reg_1875));
    sum_101_fu_1255_p3 <= 
        sum_100_fu_1250_p2 when (cmp_i_i_11_reg_1553(0) = '1') else 
        sum_99_reg_1875;
    sum_102_fu_1261_p2 <= std_logic_vector(unsigned(grp_fu_752_p2) + unsigned(sum_101_fu_1255_p3));
    sum_103_fu_1287_p3 <= 
        sum_102_reg_1892 when (cmp_i_i_12_reg_1548(0) = '1') else 
        sum_101_reg_1887;
    sum_104_fu_1292_p2 <= std_logic_vector(unsigned(grp_fu_756_p2) + unsigned(sum_103_fu_1287_p3));
    sum_105_fu_1298_p3 <= 
        sum_104_fu_1292_p2 when (cmp_i_i_13_reg_1543(0) = '1') else 
        sum_103_fu_1287_p3;
    sum_106_fu_1305_p2 <= std_logic_vector(unsigned(grp_fu_760_p2) + unsigned(sum_105_reg_1909));
    sum_107_fu_1310_p3 <= 
        sum_106_fu_1305_p2 when (cmp_i_i_14_reg_1538(0) = '1') else 
        sum_105_reg_1909;
    sum_108_fu_1316_p2 <= std_logic_vector(unsigned(grp_fu_764_p2) + unsigned(sum_107_fu_1310_p3));
    sum_109_fu_1322_p3 <= 
        sum_108_reg_1920 when (icmp101_reg_1533(0) = '1') else 
        sum_107_reg_1915;
    sum_79_fu_975_p3 <= 
        grp_fu_704_p2 when (cmp_i_i_reg_1608(0) = '1') else 
        ap_const_lv32_0;
    sum_80_fu_982_p2 <= std_logic_vector(unsigned(grp_fu_708_p2) + unsigned(sum_79_fu_975_p3));
    sum_81_fu_988_p3 <= 
        sum_80_fu_982_p2 when (icmp_reg_1603(0) = '1') else 
        sum_79_fu_975_p3;
    sum_82_fu_1014_p2 <= std_logic_vector(unsigned(grp_fu_712_p2) + unsigned(sum_81_reg_1688));
    sum_83_fu_1019_p3 <= 
        sum_82_fu_1014_p2 when (cmp_i_i_2_reg_1598(0) = '1') else 
        sum_81_reg_1688;
    sum_84_fu_1025_p2 <= std_logic_vector(unsigned(grp_fu_716_p2) + unsigned(sum_83_fu_1019_p3));
    sum_85_fu_1057_p3 <= 
        sum_84_reg_1715 when (icmp95_reg_1593(0) = '1') else 
        sum_83_reg_1710;
    sum_86_fu_1062_p2 <= std_logic_vector(unsigned(grp_fu_720_p2) + unsigned(sum_85_fu_1057_p3));
    sum_87_fu_1068_p3 <= 
        sum_86_fu_1062_p2 when (cmp_i_i_4_reg_1588(0) = '1') else 
        sum_85_fu_1057_p3;
    sum_88_fu_1118_p2 <= std_logic_vector(unsigned(grp_fu_724_p2) + unsigned(sum_87_reg_1737));
    sum_89_fu_1123_p3 <= 
        sum_88_fu_1118_p2 when (cmp_i_i_5_reg_1583(0) = '1') else 
        sum_87_reg_1737;
    sum_90_fu_1129_p2 <= std_logic_vector(unsigned(grp_fu_728_p2) + unsigned(sum_89_fu_1123_p3));
    sum_91_fu_1157_p3 <= 
        sum_90_reg_1794 when (cmp_i_i_6_reg_1578(0) = '1') else 
        sum_89_reg_1789;
    sum_92_fu_1162_p2 <= std_logic_vector(unsigned(grp_fu_732_p2) + unsigned(sum_91_fu_1157_p3));
    sum_93_fu_1168_p3 <= 
        sum_92_fu_1162_p2 when (icmp98_reg_1573(0) = '1') else 
        sum_91_fu_1157_p3;
    sum_94_fu_1185_p2 <= std_logic_vector(unsigned(grp_fu_736_p2) + unsigned(sum_93_reg_1841));
    sum_95_fu_1190_p3 <= 
        sum_94_fu_1185_p2 when (cmp_i_i_8_reg_1568(0) = '1') else 
        sum_93_reg_1841;
    sum_96_fu_1196_p2 <= std_logic_vector(unsigned(grp_fu_740_p2) + unsigned(sum_95_fu_1190_p3));
    sum_97_fu_1222_p3 <= 
        sum_96_reg_1858 when (cmp_i_i_9_reg_1563(0) = '1') else 
        sum_95_reg_1853;
    sum_98_fu_1227_p2 <= std_logic_vector(unsigned(grp_fu_744_p2) + unsigned(sum_97_fu_1222_p3));
    sum_99_fu_1233_p3 <= 
        sum_98_fu_1227_p2 when (cmp_i_i_10_reg_1558(0) = '1') else 
        sum_97_fu_1222_p3;
    trunc_ln47_fu_902_p1 <= ap_sig_allocacmp_j_3(4 - 1 downto 0);
    trunc_ln61_1_fu_1350_p1 <= ashr_ln61_fu_1341_p2(32 - 1 downto 0);
    trunc_ln61_fu_1346_p1 <= shl_ln61_fu_1336_p2(32 - 1 downto 0);
    zext_ln47_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_3),64));
    zext_ln57_fu_919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZL8idct8_16_0_q0),32));
end behav;
