Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\17.0\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Prime_Number_Detection -c PND_top --vector_source="D:/Quartus Projects/Prime_Number_Detection/Waveform.vwf" --testbench_file="D:/Quartus Projects/Prime_Number_Detection/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat Oct 21 17:23:19 2017
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Prime_Number_Detection -c PND_top --vector_source="D:/Quartus Projects/Prime_Number_Detection/Waveform.vwf" --testbench_file="D:/Quartus Projects/Prime_Number_Detection/simulation/qsim/Waveform.vwf.vht"
Info (119006): Selected device 5CEBA4F23C7 for design "PND_top"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="D:/Quartus Projects/Prime_Number_Detection/simulation/qsim/" Prime_Number_Detection -c PND_top

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat Oct 21 17:23:26 2017
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="D:/Quartus Projects/Prime_Number_Detection/simulation/qsim/" Prime_Number_Detection -c PND_top
Info (119006): Selected device 5CEBA4F23C7 for design "PND_top"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file PND_top.vho in folder "D:/Quartus Projects/Prime_Number_Detection/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 628 megabytes
    Info: Processing ended: Sat Oct 21 17:23:30 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Quartus Projects/Prime_Number_Detection/simulation/qsim/Prime_Number_Detection.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vsim -c -do Prime_Number_Detection.do

Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do Prime_Number_Detection.do

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:35 on Oct 21,2017
# vcom -work work PND_top.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164

# -- Loading package altera_lnsim_components

# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity PND_top
# -- Compiling architecture structure of PND_top

# End time: 17:23:38 on Oct 21,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:38 on Oct 21,2017
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PND_top_vhd_vec_tst
# -- Compiling architecture PND_top_arch of PND_top_vhd_vec_tst
# End time: 17:23:38 on Oct 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.PND_top_vhd_vec_tst 
# Start time: 17:23:40 on Oct 21,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pnd_top_vhd_vec_tst(pnd_top_arch)
# Loading altera_lnsim.altera_lnsim_components
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.pnd_top(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# ** Warning: Design size of 1297433 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#30

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 40000 ps

# Simulation time: 40000 ps

# Simulation time: 40000 ps

# Simulation time: 40000 ps

# Simulation time: 40000 ps

# Simulation time: 40000 ps

# Simulation time: 40000 ps

# Simulation time: 40000 ps

# Simulation time: 90000 ps

# Simulation time: 90000 ps

# Simulation time: 90000 ps

# Simulation time: 90000 ps

# Simulation time: 90000 ps

# Simulation time: 90000 ps

# Simulation time: 90000 ps

# Simulation time: 90000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 140000 ps

# Simulation time: 200000 ps

# Simulation time: 200000 ps

# Simulation time: 200000 ps

# Simulation time: 200000 ps

# Simulation time: 200000 ps

# Simulation time: 200000 ps

# Simulation time: 200000 ps

# Simulation time: 200000 ps

# Simulation time: 270000 ps

# Simulation time: 270000 ps

# Simulation time: 270000 ps

# Simulation time: 270000 ps

# Simulation time: 270000 ps

# Simulation time: 270000 ps

# Simulation time: 270000 ps

# Simulation time: 270000 ps

# Simulation time: 320000 ps

# Simulation time: 320000 ps

# Simulation time: 320000 ps

# Simulation time: 320000 ps

# Simulation time: 320000 ps

# Simulation time: 320000 ps

# Simulation time: 320000 ps

# Simulation time: 320000 ps

# Simulation time: 390000 ps

# Simulation time: 390000 ps

# Simulation time: 390000 ps

# Simulation time: 390000 ps

# Simulation time: 390000 ps

# Simulation time: 390000 ps

# Simulation time: 390000 ps

# Simulation time: 390000 ps

# Simulation time: 450000 ps

# Simulation time: 450000 ps

# Simulation time: 450000 ps

# Simulation time: 450000 ps

# Simulation time: 450000 ps

# Simulation time: 450000 ps

# Simulation time: 450000 ps

# Simulation time: 450000 ps

# Simulation time: 520000 ps

# Simulation time: 520000 ps

# Simulation time: 520000 ps

# Simulation time: 520000 ps

# Simulation time: 520000 ps

# Simulation time: 520000 ps

# Simulation time: 520000 ps

# Simulation time: 520000 ps

# Simulation time: 580000 ps

# Simulation time: 580000 ps

# Simulation time: 580000 ps

# Simulation time: 580000 ps

# Simulation time: 580000 ps

# Simulation time: 580000 ps

# Simulation time: 580000 ps

# Simulation time: 580000 ps

# Simulation time: 630000 ps

# Simulation time: 630000 ps

# Simulation time: 630000 ps

# Simulation time: 630000 ps

# Simulation time: 630000 ps

# Simulation time: 630000 ps

# Simulation time: 630000 ps

# Simulation time: 630000 ps

# Simulation time: 690000 ps

# Simulation time: 690000 ps

# Simulation time: 690000 ps

# Simulation time: 690000 ps

# Simulation time: 690000 ps

# Simulation time: 690000 ps

# Simulation time: 690000 ps

# Simulation time: 690000 ps

# Simulation time: 750000 ps

# Simulation time: 750000 ps

# Simulation time: 750000 ps

# Simulation time: 750000 ps

# Simulation time: 750000 ps

# Simulation time: 750000 ps

# Simulation time: 750000 ps

# Simulation time: 750000 ps

# Simulation time: 790000 ps

# Simulation time: 790000 ps

# Simulation time: 790000 ps

# Simulation time: 790000 ps

# Simulation time: 790000 ps

# Simulation time: 790000 ps

# Simulation time: 790000 ps

# Simulation time: 790000 ps

# Simulation time: 850000 ps

# Simulation time: 850000 ps

# Simulation time: 850000 ps

# Simulation time: 850000 ps

# Simulation time: 850000 ps

# Simulation time: 850000 ps

# Simulation time: 850000 ps

# Simulation time: 850000 ps

# Simulation time: 910000 ps

# Simulation time: 910000 ps

# Simulation time: 910000 ps

# Simulation time: 910000 ps

# Simulation time: 910000 ps

# Simulation time: 910000 ps

# Simulation time: 910000 ps

# Simulation time: 910000 ps

# Simulation time: 970000 ps

# Simulation time: 970000 ps

# Simulation time: 970000 ps

# End time: 17:29:33 on Oct 21,2017, Elapsed time: 0:05:53
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Quartus Projects/Prime_Number_Detection/Waveform.vwf...

Reading D:/Quartus Projects/Prime_Number_Detection/simulation/qsim/Prime_Number_Detection.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Quartus Projects/Prime_Number_Detection/simulation/qsim/Prime_Number_Detection_20171021172934.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.