onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /tb_mips_top/clock
add wave -noupdate /tb_mips_top/reset
add wave -noupdate /tb_mips_top/PCsrc
add wave -noupdate -divider Instruction_Memory
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/PCsrc
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Program_Counter_reg
add wave -noupdate -radix hexadecimal -childformat {{/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(31) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(30) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(29) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(28) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(27) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(26) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(25) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(24) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(23) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(22) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(21) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(20) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(19) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(18) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(17) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(16) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(15) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(14) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(13) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(12) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(11) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(10) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(9) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(8) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(7) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(6) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(5) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(4) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(3) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(2) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(1) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(0) -radix hexadecimal}} -subitemconfig {/tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(31) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(30) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(29) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(28) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(27) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(26) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(25) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(24) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(23) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(22) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(21) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(20) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(19) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(18) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(17) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(16) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(15) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(14) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(13) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(12) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(11) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(10) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(9) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(8) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(7) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(6) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(5) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(4) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(3) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(2) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(1) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg(0) {-height 15 -radix hexadecimal}} /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Data_reg
add wave -noupdate -divider Register_Block
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Opcode_Register_Block
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Write_Address_Mux
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Write_Address
add wave -noupdate -radix hexadecimal -childformat {{/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(0) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(1) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(2) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(3) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(4) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(5) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(6) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(7) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(8) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(9) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(10) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(11) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(12) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(13) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(14) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(15) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(16) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(17) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(18) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(19) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(20) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(21) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(22) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(23) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(24) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(25) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(26) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(27) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(28) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(29) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(30) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(31) -radix hexadecimal}} -subitemconfig {/tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(0) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(1) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(2) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(3) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(4) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(5) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(6) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(7) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(8) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(9) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(10) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(11) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(12) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(13) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(14) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(15) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(16) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(17) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(18) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(19) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(20) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(21) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(22) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(23) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(24) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(25) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(26) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(27) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(28) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(29) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(30) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS(31) {-height 15 -radix hexadecimal}} /tb_mips_top/MIPS_Top_Level_Desgin/Registers/REGISTERS
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Write_Back_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Memory_Read_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Memory_Write_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Execute_reg
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Program_Counter_2_reg
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Sign_Extended_reg
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Reg_Value_1
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Reg_Value_2
add wave -noupdate -divider Register_Map
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Registers/READ1
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Registers/R_VAL1
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Registers/READ2
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Registers/R_VAL2
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Registers/WADDR
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Registers/W_VAL
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Registers/WRIT_EN
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/LUI_Value
add wave -noupdate -divider ALU_Block
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Opcode_ALU_Block_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/ALU_Control
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_2_reg
add wave -noupdate -radix hexadecimal -childformat {{/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(31) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(30) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(29) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(28) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(27) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(26) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(25) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(24) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(23) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(22) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(21) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(20) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(19) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(18) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(17) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(16) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(15) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(14) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(13) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(12) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(11) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(10) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(9) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(8) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(7) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(6) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(5) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(4) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(3) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(2) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(1) -radix hexadecimal} {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(0) -radix hexadecimal}} -subitemconfig {/tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(31) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(30) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(29) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(28) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(27) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(26) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(25) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(24) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(23) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(22) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(21) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(20) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(19) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(18) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(17) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(16) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(15) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(14) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(13) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(12) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(11) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(10) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(9) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(8) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(7) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(6) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(5) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(4) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(3) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(2) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(1) {-height 15 -radix hexadecimal} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg(0) {-height 15 -radix hexadecimal}} /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_1_reg
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/ALU_Input_1
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/ALU_Input_2
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/ALU_Result
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/ALU_Result_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Write_Back_2_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Memory_Read_2_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Memory_Write_2_reg
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/ALU_Addition_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/ALU_Zero_reg
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_2_2_reg
add wave -noupdate -radix binary /tb_mips_top/MIPS_Top_Level_Desgin/RS_Instruction_25_Downto_21_reg
add wave -noupdate -radix binary /tb_mips_top/MIPS_Top_Level_Desgin/RT_Instruction_20_Downto_16_reg
add wave -noupdate -radix binary /tb_mips_top/MIPS_Top_Level_Desgin/RD_Instruction_15_Downto_11_reg
add wave -noupdate -radix binary /tb_mips_top/MIPS_Top_Level_Desgin/Instruction_Mux
add wave -noupdate -radix binary /tb_mips_top/MIPS_Top_Level_Desgin/Intruction_Mux_reg
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/Use_ALU_Result
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/LUI_Value_reg
add wave -noupdate -divider Data_Mem_Block
add wave -noupdate /tb_mips_top/MIPS_Top_Level_Desgin/WB_MemtoReg_reg
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Read_Data_reg
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Address_Bypass_reg
add wave -noupdate -radix hexadecimal /tb_mips_top/MIPS_Top_Level_Desgin/Intruction_Mux_Mem_reg
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {651 ns} 0}
configure wave -namecolwidth 246
configure wave -valuecolwidth 56
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {579 ns} {812 ns}
