Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = SPITEST_Implmnt/SPITEST.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/ICEcube2/sbt_backend/Projects/SPITEST (searchpath added)
VHDL library = work
VHDL design file = ../../../../FPGA Code/SPI/testSPI2.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ICEcube2/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
ERROR - synthesis: ../../../../fpga code/spi/testspi2.vhd(291): clk with mode 'in' cannot be updated. VHDL-1358
