// Seed: 2143150101
module module_0 (
    output uwire id_0,
    input uwire id_1,
    output tri1 id_2,
    input wand id_3,
    output wor id_4,
    output supply1 id_5,
    input uwire id_6
);
  assign id_4 = -1;
  logic id_8;
  assign id_4 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    input tri id_2
);
  always #1 begin : LABEL_0
    id_1 <= id_2 == -1 - -1;
    if (1) begin : LABEL_1
      disable id_4;
    end
  end
  assign id_0 = id_2;
  assign id_1 = -1;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_2 = 0;
  assign id_1 = id_2;
  parameter id_6 = 1;
  assign id_1#(.id_6(1)) = id_6 ? -1 < id_2 : id_2 - id_6;
endmodule
