Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fd161f7ce3c9443ebd02823f96429424 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sr04_behav xil_defaultlib.tb_sr04 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr04_controller
Compiling module xil_defaultlib.tick_gen_1u_default
Compiling module xil_defaultlib.top_sr04
Compiling module xil_defaultlib.tb_sr04
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sr04_behav
