; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unknown-linux-gnu -mcpu=cannonlake | FileCheck %s --check-prefix=CNL

; ============================================================================
; Case 1: 52-bit Optimization (vpmadd52luq)
; ============================================================================

define <8 x i64> @test_mul_52bit_fits(<8 x i64> %a, <8 x i64> %b) {
; CNL-LABEL: test_mul_52bit_fits:
; CNL:       # %bb.0:
; CNL-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CNL-NEXT:    vpmadd52luq %zmm1, %zmm0, %zmm2
; CNL-NEXT:    vmovdqa64 %zmm2, %zmm0
; CNL-NEXT:    retq
  %a_masked = and <8 x i64> %a,
                      <i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495>

  %b_masked = and <8 x i64> %b,
                      <i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495>

  %res = mul <8 x i64> %a_masked, %b_masked
  ret <8 x i64> %res
}

; ============================================================================
; Case 2: 32-bit Optimization (vpmuludq)
; ============================================================================

define <8 x i64> @test_mul_32bit_fits(<8 x i64> %a, <8 x i64> %b) {
; CNL-LABEL: test_mul_32bit_fits:
; CNL:       # %bb.0:
; CNL-NEXT:    vpmuludq %zmm1, %zmm0, %zmm0
; CNL-NEXT:    retq
  %a_masked = and <8 x i64> %a,
                      <i64 4294967295,
                       i64 4294967295,
                       i64 4294967295,
                       i64 4294967295,
                       i64 4294967295,
                       i64 4294967295,
                       i64 4294967295,
                       i64 4294967295>

  %b_masked = and <8 x i64> %b,
                      <i64 4294967295,
                       i64 4294967295,
                       i64 4294967295,
                       i64 4294967295,
                       i64 4294967295,
                       i64 4294967295,
                       i64 4294967295,
                       i64 4294967295>

  %res = mul <8 x i64> %a_masked, %b_masked
  ret <8 x i64> %res
}

; ============================================================================
; Case 3: No Optimization (Full 64-bit)
; ============================================================================

define <8 x i64> @test_mul_full_64bit(<8 x i64> %a, <8 x i64> %b) {
; CNL-LABEL: test_mul_full_64bit:
; CNL:       # %bb.0:
; CNL-NEXT:    vpmullq %zmm1, %zmm0, %zmm0
; CNL-NEXT:    retq
  %res = mul <8 x i64> %a, %b
  ret <8 x i64> %res
}

; ============================================================================
; Case 4: Vector Width Variety (Check 256-bit / YMM)
; ============================================================================

define <4 x i64> @test_mul_52bit_ymm(<4 x i64> %a, <4 x i64> %b) {
; CNL-LABEL: test_mul_52bit_ymm:
; CNL:       # %bb.0:
; CNL-NEXT:    vpxor %xmm2, %xmm2, %xmm2
; CNL-NEXT:    vpmadd52luq %ymm1, %ymm0, %ymm2
; CNL-NEXT:    vmovdqa %ymm2, %ymm0
; CNL-NEXT:    retq
  %a_masked = and <4 x i64> %a,
                      <i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495>

  %b_masked = and <4 x i64> %b,
                      <i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495,
                       i64 4503599627370495>

  %res = mul <4 x i64> %a_masked, %b_masked
  ret <4 x i64> %res
}
