$date
	Sat Nov  6 16:35:27 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Banco_pruebas $end
$var wire 1 ! we_a $end
$var wire 4 " state [3:0] $end
$var wire 1 # re_a $end
$var wire 10 $ q_a [9:0] $end
$var wire 10 % data_a [9:0] $end
$var wire 1 & clk $end
$var wire 3 ' addr_wa [2:0] $end
$var wire 3 ( addr_ra [2:0] $end
$scope module Memoria_RAM_Conductual $end
$var wire 1 ! we_a $end
$var wire 4 ) state [3:0] $end
$var wire 1 # re_a $end
$var wire 10 * data_a [9:0] $end
$var wire 1 & clk $end
$var wire 3 + addr_wa [2:0] $end
$var wire 3 , addr_ra [2:0] $end
$var reg 10 - q_a [9:0] $end
$upscope $end
$scope module Probador $end
$var wire 10 . q_a [9:0] $end
$var reg 3 / addr_ra [2:0] $end
$var reg 3 0 addr_wa [2:0] $end
$var reg 1 & clk $end
$var reg 10 1 data_a [9:0] $end
$var reg 1 # re_a $end
$var reg 4 2 state [3:0] $end
$var reg 1 ! we_a $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 2
b0 1
b0 0
b0 /
bx .
bx -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
b0 %
bx $
0#
b0 "
1!
$end
#10000000000
b0 $
b0 -
b0 .
b111000111 %
b111000111 *
b111000111 1
1&
#20000000000
0&
#30000000000
b1100010010 %
b1100010010 *
b1100010010 1
b1 '
b1 +
b1 0
1&
#40000000000
0&
#50000000000
b1010110101 %
b1010110101 *
b1010110101 1
b10 '
b10 +
b10 0
1&
#60000000000
0&
#70000000000
b1001100000 %
b1001100000 *
b1001100000 1
b11 '
b11 +
b11 0
1&
#80000000000
0&
#90000000000
0!
1#
1&
#100000000000
0&
#110000000000
b1 (
b1 ,
b1 /
b111000111 $
b111000111 -
b111000111 .
1&
#120000000000
0&
#130000000000
b1100010010 $
b1100010010 -
b1100010010 .
b10 (
b10 ,
b10 /
1&
#140000000000
0&
#150000000000
b11 (
b11 ,
b11 /
b1010110101 $
b1010110101 -
b1010110101 .
1&
