// Seed: 1472355397
module module_0 (
    input uwire id_0
    , id_10,
    input uwire id_1,
    input tri id_2,
    input wand id_3,
    input wand id_4,
    input tri id_5,
    input wor id_6,
    output wand id_7,
    output supply1 id_8
);
  wire id_11;
  ;
  assign module_1.id_1 = 0;
  assign id_7 = id_10;
endmodule
module module_1 #(
    parameter id_4 = 32'd65,
    parameter id_5 = 32'd56
) (
    output tri id_0
    , id_9,
    input supply1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output tri1 _id_4,
    output uwire _id_5,
    output supply0 id_6,
    output uwire id_7
);
  logic [id_5 : id_4] id_10;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_7,
      id_2
  );
endmodule
