GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'
Analyzing included file 'top_define.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":36)
Back to file 'C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":36)
Analyzing included file 'C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":37)
Back to file 'C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":37)
Analyzing included file 'dvi_rx_defines.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":38)
Back to file 'C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":38)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v'
Analyzing included file 'top_define.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2751)
Back to file 'C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2751)
Analyzing included file 'C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2751)
Back to file 'C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2751)
Analyzing included file 'dvi_rx_defines.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2751)
Back to file 'C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2751)
Compiling module 'DVI_RX_Top'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":40)
Compiling module '**'("C:\Gowin\Gowin_V1.9.10_x64\IDE\ipcore\DVI_RX\data\dvi2rgb.v":2751)
NOTE  (EX0101) : Current top module is "DVI_RX_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\control_blocks\src\dvi_rx\temp\DviRx\dvi_rx.vg" completed
Generate template file "C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\control_blocks\src\dvi_rx\temp\DviRx\dvi_rx_tmp.v" completed
[100%] Generate report file "C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\control_blocks\src\dvi_rx\temp\DviRx\dvi_rx_syn.rpt.html" completed
GowinSynthesis finish
