#s(hash-table test equal data
	      (("IEEE" :file "../files/common/tb_axi_if_converter.vhd" :line 1)
	       (:desc "library IEEE;" :col 8)
	       ("IEEE" :file "../files/common/tb_axi_if_converter.vhd" :line 2)
	       (:desc "use IEEE.std_logic_1164.all;" :col 4)
	       ("std_logic_1164" :file "../files/common/tb_axi_if_converter.vhd" :line 2)
	       (:desc "use IEEE.std_logic_1164.all;" :col 9)
	       ("IEEE" :file "../files/common/tb_axi_if_converter.vhd" :line 3)
	       (:desc "use IEEE.numeric_std.all;" :col 4)
	       ("numeric_std" :file "../files/common/tb_axi_if_converter.vhd" :line 3)
	       (:desc "use IEEE.numeric_std.all;" :col 9)
	       ("xil_defaultlib" :file "../files/common/tb_axi_if_converter.vhd" :line 4)
	       (:desc "library xil_defaultlib;" :col 8)
	       ("xil_defaultlib" :file "../files/common/tb_axi_if_converter.vhd" :line 5)
	       (:desc "use xil_defaultlib.global.all;" :col 4)
	       ("global" :file "../files/common/tb_axi_if_converter.vhd" :line 5)
	       (:desc "use xil_defaultlib.global.all;" :col 19)
	       ("xil_defaultlib" :file "../files/common/tb_axi_if_converter.vhd" :line 6)
	       (:desc "use xil_defaultlib.global_sim.all;" :col 4)
	       ("global_sim" :file "../files/common/tb_axi_if_converter.vhd" :line 6)
	       (:desc "use xil_defaultlib.global_sim.all;" :col 19)
	       ("xil_defaultlib" :file "../files/common/tb_axi_if_converter.vhd" :line 7)
	       (:desc "use xil_defaultlib.axil_slave_bfm.all;" :col 4)
	       ("axil_slave_bfm" :file "../files/common/tb_axi_if_converter.vhd" :line 7)
	       (:desc "use xil_defaultlib.axil_slave_bfm.all;" :col 19)
	       ("xil_defaultlib" :file "../files/common/tb_axi_if_converter.vhd" :line 8)
	       (:desc "use xil_defaultlib.axil_master_bfm.all;" :col 4)
	       ("axil_master_bfm" :file "../files/common/tb_axi_if_converter.vhd" :line 8)
	       (:desc "use xil_defaultlib.axil_master_bfm.all;" :col 19)
	       ("xil_defaultlib" :file "../files/common/tb_axi_if_converter.vhd" :line 9)
	       (:desc "use xil_defaultlib.axif_master_bfm.all;" :col 4)
	       ("axif_master_bfm" :file "../files/common/tb_axi_if_converter.vhd" :line 9)
	       (:desc "use xil_defaultlib.axif_master_bfm.all;" :col 19)
	       ("tb_axi_if_converter" :file "../files/common/tb_axi_if_converter.vhd" :line 13)
	       (:desc "entity tb_axi_if_converter is" :col 7)
	       ("tb_axi_if_converter" :file "../files/common/tb_axi_if_converter.vhd" :line 14)
	       (:desc "end entity tb_axi_if_converter;" :col 11)
	       ("TB" :file "../files/common/tb_axi_if_converter.vhd" :line 18)
	       (:desc "architecture TB of tb_axi_if_converter is" :col 13)
	       ("tb_axi_if_converter" :file "../files/common/tb_axi_if_converter.vhd" :line 18)
	       (:desc "architecture TB of tb_axi_if_converter is" :col 19)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 20)
	       (:desc "    constant C_S_AXI_DATA_WIDTH : integer := 32;" :col 13)
	       ("integer" :file "../files/common/tb_axi_if_converter.vhd" :line 20)
	       (:desc "    constant C_S_AXI_DATA_WIDTH : integer := 32;" :col 34)
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 21)
	       (:desc "    constant C_S_AXI_ADDR_WIDTH : integer := 7;" :col 13)
	       ("integer" :file "../files/common/tb_axi_if_converter.vhd" :line 21)
	       (:desc "    constant C_S_AXI_ADDR_WIDTH : integer := 7;" :col 34)
	       ("clk" :file "../files/common/tb_axi_if_converter.vhd" :line 24)
	       (:desc "    signal clk        : std_logic := '1';" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 24)
	       (:desc "    signal clk        : std_logic := '1';" :col 24)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 25)
	       (:desc "    signal resetn     : std_logic := '0';" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 25)
	       (:desc "    signal resetn     : std_logic := '0';" :col 24)
	       ("clk_fs_ext" :file "../files/common/tb_axi_if_converter.vhd" :line 26)
	       (:desc "    signal clk_fs_ext : std_logic := '1';" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 26)
	       (:desc "    signal clk_fs_ext : std_logic := '1';" :col 24)
	       ("s_axi_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 28)
	       (:desc "    signal s_axi_aclk    : std_logic := '1';" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 28)
	       (:desc "    signal s_axi_aclk    : std_logic := '1';" :col 27)
	       ("s_axi_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 29)
	       (:desc "    signal s_axi_aresetn : std_logic := '0';" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 29)
	       (:desc "    signal s_axi_aresetn : std_logic := '0';" :col 27)
	       ("s_axi_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 30)
	       (:desc "    signal s_axi_awaddr  : std_logic_vector(31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 30)
	       (:desc "    signal s_axi_awaddr  : std_logic_vector(31 downto 0);" :col 27)
	       ("s_axi_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 31)
	       (:desc "    signal s_axi_awprot  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 31)
	       (:desc "    signal s_axi_awprot  : std_logic_vector(2 downto 0);" :col 27)
	       ("s_axi_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 32)
	       (:desc "    signal s_axi_awvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 32)
	       (:desc "    signal s_axi_awvalid : std_logic;" :col 27)
	       ("s_axi_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 33)
	       (:desc "    signal s_axi_awready : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 33)
	       (:desc "    signal s_axi_awready : std_logic;" :col 27)
	       ("s_axi_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 34)
	       (:desc "    signal s_axi_wdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 34)
	       (:desc "    signal s_axi_wdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 27)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 34)
	       (:desc "    signal s_axi_wdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 44)
	       ("s_axi_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 35)
	       (:desc "    signal s_axi_wstrb   : std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 35)
	       (:desc "    signal s_axi_wstrb   : std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :col 27)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 35)
	       (:desc "    signal s_axi_wstrb   : std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :col 45)
	       ("s_axi_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 36)
	       (:desc "    signal s_axi_wvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 36)
	       (:desc "    signal s_axi_wvalid  : std_logic;" :col 27)
	       ("s_axi_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 37)
	       (:desc "    signal s_axi_wready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 37)
	       (:desc "    signal s_axi_wready  : std_logic;" :col 27)
	       ("s_axi_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 38)
	       (:desc "    signal s_axi_bresp   : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 38)
	       (:desc "    signal s_axi_bresp   : std_logic_vector(1 downto 0);" :col 27)
	       ("s_axi_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 39)
	       (:desc "    signal s_axi_bvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 39)
	       (:desc "    signal s_axi_bvalid  : std_logic;" :col 27)
	       ("s_axi_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 40)
	       (:desc "    signal s_axi_bready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 40)
	       (:desc "    signal s_axi_bready  : std_logic;" :col 27)
	       ("s_axi_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 41)
	       (:desc "    signal s_axi_araddr  : std_logic_vector(31 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 41)
	       (:desc "    signal s_axi_araddr  : std_logic_vector(31 downto 0);" :col 27)
	       ("s_axi_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 42)
	       (:desc "    signal s_axi_arprot  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 42)
	       (:desc "    signal s_axi_arprot  : std_logic_vector(2 downto 0);" :col 27)
	       ("s_axi_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 43)
	       (:desc "    signal s_axi_arvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 43)
	       (:desc "    signal s_axi_arvalid : std_logic;" :col 27)
	       ("s_axi_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 44)
	       (:desc "    signal s_axi_arready : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 44)
	       (:desc "    signal s_axi_arready : std_logic;" :col 27)
	       ("s_axi_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 45)
	       (:desc "    signal s_axi_rdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 45)
	       (:desc "    signal s_axi_rdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 27)
	       ("C_S_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 45)
	       (:desc "    signal s_axi_rdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :col 44)
	       ("s_axi_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 46)
	       (:desc "    signal s_axi_rresp   : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 46)
	       (:desc "    signal s_axi_rresp   : std_logic_vector(1 downto 0);" :col 27)
	       ("s_axi_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 47)
	       (:desc "    signal s_axi_rvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 47)
	       (:desc "    signal s_axi_rvalid  : std_logic;" :col 27)
	       ("s_axi_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 48)
	       (:desc "    signal s_axi_rready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 48)
	       (:desc "    signal s_axi_rready  : std_logic;" :col 27)
	       ("s_axis_lch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 50)
	       (:desc "    signal s_axis_lch_aclk    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 50)
	       (:desc "    signal s_axis_lch_aclk    : std_logic;" :col 32)
	       ("s_axis_lch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 51)
	       (:desc "    signal s_axis_lch_aresetn : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 51)
	       (:desc "    signal s_axis_lch_aresetn : std_logic;" :col 32)
	       ("s_axis_lch_tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 52)
	       (:desc "    signal s_axis_lch_tdata   : std_logic_vector(63 downto 0) := (others => '0');" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 52)
	       (:desc "    signal s_axis_lch_tdata   : std_logic_vector(63 downto 0) := (others => '0');" :col 32)
	       ("s_axis_lch_tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 53)
	       (:desc "    signal s_axis_lch_tvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 53)
	       (:desc "    signal s_axis_lch_tvalid  : std_logic;" :col 32)
	       ("s_axis_lch_tkeep" :file "../files/common/tb_axi_if_converter.vhd" :line 54)
	       (:desc "    signal s_axis_lch_tkeep   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 54)
	       (:desc "    signal s_axis_lch_tkeep   : std_logic_vector(7 downto 0);" :col 32)
	       ("s_axis_lch_tlast" :file "../files/common/tb_axi_if_converter.vhd" :line 55)
	       (:desc "    signal s_axis_lch_tlast   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 55)
	       (:desc "    signal s_axis_lch_tlast   : std_logic;" :col 32)
	       ("s_axis_lch_tready" :file "../files/common/tb_axi_if_converter.vhd" :line 56)
	       (:desc "    signal s_axis_lch_tready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 56)
	       (:desc "    signal s_axis_lch_tready  : std_logic;" :col 32)
	       ("s_axis_rch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 58)
	       (:desc "    signal s_axis_rch_aclk    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 58)
	       (:desc "    signal s_axis_rch_aclk    : std_logic;" :col 32)
	       ("s_axis_rch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 59)
	       (:desc "    signal s_axis_rch_aresetn : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 59)
	       (:desc "    signal s_axis_rch_aresetn : std_logic;" :col 32)
	       ("s_axis_rch_tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 60)
	       (:desc "    signal s_axis_rch_tdata   : std_logic_vector(63 downto 0) := (others => '1');" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 60)
	       (:desc "    signal s_axis_rch_tdata   : std_logic_vector(63 downto 0) := (others => '1');" :col 32)
	       ("s_axis_rch_tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 61)
	       (:desc "    signal s_axis_rch_tvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 61)
	       (:desc "    signal s_axis_rch_tvalid  : std_logic;" :col 32)
	       ("s_axis_rch_tkeep" :file "../files/common/tb_axi_if_converter.vhd" :line 62)
	       (:desc "    signal s_axis_rch_tkeep   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 62)
	       (:desc "    signal s_axis_rch_tkeep   : std_logic_vector(7 downto 0);" :col 32)
	       ("s_axis_rch_tlast" :file "../files/common/tb_axi_if_converter.vhd" :line 63)
	       (:desc "    signal s_axis_rch_tlast   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 63)
	       (:desc "    signal s_axis_rch_tlast   : std_logic;" :col 32)
	       ("s_axis_rch_tready" :file "../files/common/tb_axi_if_converter.vhd" :line 64)
	       (:desc "    signal s_axis_rch_tready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 64)
	       (:desc "    signal s_axis_rch_tready  : std_logic;" :col 32)
	       ("m_axis_lch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 66)
	       (:desc "    signal m_axis_lch_aclk    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 66)
	       (:desc "    signal m_axis_lch_aclk    : std_logic;" :col 32)
	       ("m_axis_lch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 67)
	       (:desc "    signal m_axis_lch_aresetn : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 67)
	       (:desc "    signal m_axis_lch_aresetn : std_logic;" :col 32)
	       ("m_axis_lch_tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 68)
	       (:desc "    signal m_axis_lch_tdata   : std_logic_vector(63 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 68)
	       (:desc "    signal m_axis_lch_tdata   : std_logic_vector(63 downto 0);" :col 32)
	       ("m_axis_lch_tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 69)
	       (:desc "    signal m_axis_lch_tvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 69)
	       (:desc "    signal m_axis_lch_tvalid  : std_logic;" :col 32)
	       ("m_axis_lch_tkeep" :file "../files/common/tb_axi_if_converter.vhd" :line 70)
	       (:desc "    signal m_axis_lch_tkeep   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 70)
	       (:desc "    signal m_axis_lch_tkeep   : std_logic_vector(7 downto 0);" :col 32)
	       ("m_axis_lch_tlast" :file "../files/common/tb_axi_if_converter.vhd" :line 71)
	       (:desc "    signal m_axis_lch_tlast   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 71)
	       (:desc "    signal m_axis_lch_tlast   : std_logic;" :col 32)
	       ("m_axis_lch_tready" :file "../files/common/tb_axi_if_converter.vhd" :line 72)
	       (:desc "    signal m_axis_lch_tready  : std_logic := '1';" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 72)
	       (:desc "    signal m_axis_lch_tready  : std_logic := '1';" :col 32)
	       ("m_axis_lch_tdest" :file "../files/common/tb_axi_if_converter.vhd" :line 73)
	       (:desc "    signal m_axis_lch_tdest   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 73)
	       (:desc "    signal m_axis_lch_tdest   : std_logic;" :col 32)
	       ("m_axis_rch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 75)
	       (:desc "    signal m_axis_rch_aclk    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 75)
	       (:desc "    signal m_axis_rch_aclk    : std_logic;" :col 32)
	       ("m_axis_rch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 76)
	       (:desc "    signal m_axis_rch_aresetn : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 76)
	       (:desc "    signal m_axis_rch_aresetn : std_logic;" :col 32)
	       ("m_axis_rch_tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 77)
	       (:desc "    signal m_axis_rch_tdata   : std_logic_vector(63 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 77)
	       (:desc "    signal m_axis_rch_tdata   : std_logic_vector(63 downto 0);" :col 32)
	       ("m_axis_rch_tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 78)
	       (:desc "    signal m_axis_rch_tvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 78)
	       (:desc "    signal m_axis_rch_tvalid  : std_logic;" :col 32)
	       ("m_axis_rch_tkeep" :file "../files/common/tb_axi_if_converter.vhd" :line 79)
	       (:desc "    signal m_axis_rch_tkeep   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 79)
	       (:desc "    signal m_axis_rch_tkeep   : std_logic_vector(7 downto 0);" :col 32)
	       ("m_axis_rch_tlast" :file "../files/common/tb_axi_if_converter.vhd" :line 80)
	       (:desc "    signal m_axis_rch_tlast   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 80)
	       (:desc "    signal m_axis_rch_tlast   : std_logic;" :col 32)
	       ("m_axis_rch_tready" :file "../files/common/tb_axi_if_converter.vhd" :line 81)
	       (:desc "    signal m_axis_rch_tready  : std_logic := '1';" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 81)
	       (:desc "    signal m_axis_rch_tready  : std_logic := '1';" :col 32)
	       ("m_axis_rch_tdest" :file "../files/common/tb_axi_if_converter.vhd" :line 82)
	       (:desc "    signal m_axis_rch_tdest   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 82)
	       (:desc "    signal m_axis_rch_tdest   : std_logic;" :col 32)
	       ("m_axi_lch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 84)
	       (:desc "    signal m_axi_lch_aclk    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 84)
	       (:desc "    signal m_axi_lch_aclk    : std_logic;" :col 31)
	       ("m_axi_lch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 85)
	       (:desc "    signal m_axi_lch_aresetn : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 85)
	       (:desc "    signal m_axi_lch_aresetn : std_logic;" :col 31)
	       ("m_axi_lch_awid" :file "../files/common/tb_axi_if_converter.vhd" :line 86)
	       (:desc "    signal m_axi_lch_awid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 86)
	       (:desc "    signal m_axi_lch_awid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 86)
	       (:desc "    signal m_axi_lch_awid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 87)
	       (:desc "    signal m_axi_lch_awaddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 87)
	       (:desc "    signal m_axi_lch_awaddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 87)
	       (:desc "    signal m_axi_lch_awaddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_awlen" :file "../files/common/tb_axi_if_converter.vhd" :line 88)
	       (:desc "    signal m_axi_lch_awlen   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 88)
	       (:desc "    signal m_axi_lch_awlen   : std_logic_vector(7 downto 0);" :col 31)
	       ("m_axi_lch_awsize" :file "../files/common/tb_axi_if_converter.vhd" :line 89)
	       (:desc "    signal m_axi_lch_awsize  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 89)
	       (:desc "    signal m_axi_lch_awsize  : std_logic_vector(2 downto 0);" :col 31)
	       ("m_axi_lch_awburst" :file "../files/common/tb_axi_if_converter.vhd" :line 90)
	       (:desc "    signal m_axi_lch_awburst : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 90)
	       (:desc "    signal m_axi_lch_awburst : std_logic_vector(1 downto 0);" :col 31)
	       ("m_axi_lch_awlock" :file "../files/common/tb_axi_if_converter.vhd" :line 91)
	       (:desc "    signal m_axi_lch_awlock  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 91)
	       (:desc "    signal m_axi_lch_awlock  : std_logic;" :col 31)
	       ("m_axi_lch_awcache" :file "../files/common/tb_axi_if_converter.vhd" :line 92)
	       (:desc "    signal m_axi_lch_awcache : std_logic_vector(3 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 92)
	       (:desc "    signal m_axi_lch_awcache : std_logic_vector(3 downto 0);" :col 31)
	       ("m_axi_lch_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 93)
	       (:desc "    signal m_axi_lch_awprot  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 93)
	       (:desc "    signal m_axi_lch_awprot  : std_logic_vector(2 downto 0);" :col 31)
	       ("m_axi_lch_awqos" :file "../files/common/tb_axi_if_converter.vhd" :line 94)
	       (:desc "    signal m_axi_lch_awqos   : std_logic_vector(3 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 94)
	       (:desc "    signal m_axi_lch_awqos   : std_logic_vector(3 downto 0);" :col 31)
	       ("m_axi_lch_awuser" :file "../files/common/tb_axi_if_converter.vhd" :line 95)
	       (:desc "    signal m_axi_lch_awuser  : std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 95)
	       (:desc "    signal m_axi_lch_awuser  : std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_AWUSER_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 95)
	       (:desc "    signal m_axi_lch_awuser  : std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 96)
	       (:desc "    signal m_axi_lch_awvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 96)
	       (:desc "    signal m_axi_lch_awvalid : std_logic;" :col 31)
	       ("m_axi_lch_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 97)
	       (:desc "    signal m_axi_lch_awready : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 97)
	       (:desc "    signal m_axi_lch_awready : std_logic;" :col 31)
	       ("m_axi_lch_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 98)
	       (:desc "    signal m_axi_lch_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 98)
	       (:desc "    signal m_axi_lch_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 98)
	       (:desc "    signal m_axi_lch_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 99)
	       (:desc "    signal m_axi_lch_wstrb   : std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 99)
	       (:desc "    signal m_axi_lch_wstrb   : std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 31)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 99)
	       (:desc "    signal m_axi_lch_wstrb   : std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 48)
	       ("m_axi_lch_wlast" :file "../files/common/tb_axi_if_converter.vhd" :line 100)
	       (:desc "    signal m_axi_lch_wlast   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 100)
	       (:desc "    signal m_axi_lch_wlast   : std_logic;" :col 31)
	       ("m_axi_lch_wuser" :file "../files/common/tb_axi_if_converter.vhd" :line 101)
	       (:desc "    signal m_axi_lch_wuser   : std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 101)
	       (:desc "    signal m_axi_lch_wuser   : std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_WUSER_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 101)
	       (:desc "    signal m_axi_lch_wuser   : std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 102)
	       (:desc "    signal m_axi_lch_wvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 102)
	       (:desc "    signal m_axi_lch_wvalid  : std_logic;" :col 31)
	       ("m_axi_lch_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 103)
	       (:desc "    signal m_axi_lch_wready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 103)
	       (:desc "    signal m_axi_lch_wready  : std_logic;" :col 31)
	       ("m_axi_lch_bid" :file "../files/common/tb_axi_if_converter.vhd" :line 104)
	       (:desc "    signal m_axi_lch_bid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 104)
	       (:desc "    signal m_axi_lch_bid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 104)
	       (:desc "    signal m_axi_lch_bid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 105)
	       (:desc "    signal m_axi_lch_bresp   : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 105)
	       (:desc "    signal m_axi_lch_bresp   : std_logic_vector(1 downto 0);" :col 31)
	       ("m_axi_lch_buser" :file "../files/common/tb_axi_if_converter.vhd" :line 106)
	       (:desc "    signal m_axi_lch_buser   : std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 106)
	       (:desc "    signal m_axi_lch_buser   : std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_BUSER_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 106)
	       (:desc "    signal m_axi_lch_buser   : std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 107)
	       (:desc "    signal m_axi_lch_bvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 107)
	       (:desc "    signal m_axi_lch_bvalid  : std_logic;" :col 31)
	       ("m_axi_lch_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 108)
	       (:desc "    signal m_axi_lch_bready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 108)
	       (:desc "    signal m_axi_lch_bready  : std_logic;" :col 31)
	       ("m_axi_lch_arid" :file "../files/common/tb_axi_if_converter.vhd" :line 109)
	       (:desc "    signal m_axi_lch_arid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 109)
	       (:desc "    signal m_axi_lch_arid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 109)
	       (:desc "    signal m_axi_lch_arid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 110)
	       (:desc "    signal m_axi_lch_araddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 110)
	       (:desc "    signal m_axi_lch_araddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 110)
	       (:desc "    signal m_axi_lch_araddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_arlen" :file "../files/common/tb_axi_if_converter.vhd" :line 111)
	       (:desc "    signal m_axi_lch_arlen   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 111)
	       (:desc "    signal m_axi_lch_arlen   : std_logic_vector(7 downto 0);" :col 31)
	       ("m_axi_lch_arsize" :file "../files/common/tb_axi_if_converter.vhd" :line 112)
	       (:desc "    signal m_axi_lch_arsize  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 112)
	       (:desc "    signal m_axi_lch_arsize  : std_logic_vector(2 downto 0);" :col 31)
	       ("m_axi_lch_arburst" :file "../files/common/tb_axi_if_converter.vhd" :line 113)
	       (:desc "    signal m_axi_lch_arburst : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 113)
	       (:desc "    signal m_axi_lch_arburst : std_logic_vector(1 downto 0);" :col 31)
	       ("m_axi_lch_arlock" :file "../files/common/tb_axi_if_converter.vhd" :line 114)
	       (:desc "    signal m_axi_lch_arlock  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 114)
	       (:desc "    signal m_axi_lch_arlock  : std_logic;" :col 31)
	       ("m_axi_lch_arcache" :file "../files/common/tb_axi_if_converter.vhd" :line 115)
	       (:desc "    signal m_axi_lch_arcache : std_logic_vector(3 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 115)
	       (:desc "    signal m_axi_lch_arcache : std_logic_vector(3 downto 0);" :col 31)
	       ("m_axi_lch_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 116)
	       (:desc "    signal m_axi_lch_arprot  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 116)
	       (:desc "    signal m_axi_lch_arprot  : std_logic_vector(2 downto 0);" :col 31)
	       ("m_axi_lch_arqos" :file "../files/common/tb_axi_if_converter.vhd" :line 117)
	       (:desc "    signal m_axi_lch_arqos   : std_logic_vector(3 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 117)
	       (:desc "    signal m_axi_lch_arqos   : std_logic_vector(3 downto 0);" :col 31)
	       ("m_axi_lch_aruser" :file "../files/common/tb_axi_if_converter.vhd" :line 118)
	       (:desc "    signal m_axi_lch_aruser  : std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 118)
	       (:desc "    signal m_axi_lch_aruser  : std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ARUSER_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 118)
	       (:desc "    signal m_axi_lch_aruser  : std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 119)
	       (:desc "    signal m_axi_lch_arvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 119)
	       (:desc "    signal m_axi_lch_arvalid : std_logic;" :col 31)
	       ("m_axi_lch_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 120)
	       (:desc "    signal m_axi_lch_arready : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 120)
	       (:desc "    signal m_axi_lch_arready : std_logic;" :col 31)
	       ("m_axi_lch_rid" :file "../files/common/tb_axi_if_converter.vhd" :line 121)
	       (:desc "    signal m_axi_lch_rid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 121)
	       (:desc "    signal m_axi_lch_rid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 121)
	       (:desc "    signal m_axi_lch_rid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 122)
	       (:desc "    signal m_axi_lch_rdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 122)
	       (:desc "    signal m_axi_lch_rdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 122)
	       (:desc "    signal m_axi_lch_rdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 123)
	       (:desc "    signal m_axi_lch_rresp   : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 123)
	       (:desc "    signal m_axi_lch_rresp   : std_logic_vector(1 downto 0);" :col 31)
	       ("m_axi_lch_rlast" :file "../files/common/tb_axi_if_converter.vhd" :line 124)
	       (:desc "    signal m_axi_lch_rlast   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 124)
	       (:desc "    signal m_axi_lch_rlast   : std_logic;" :col 31)
	       ("m_axi_lch_ruser" :file "../files/common/tb_axi_if_converter.vhd" :line 125)
	       (:desc "    signal m_axi_lch_ruser   : std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 125)
	       (:desc "    signal m_axi_lch_ruser   : std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_RUSER_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 125)
	       (:desc "    signal m_axi_lch_ruser   : std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_lch_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 126)
	       (:desc "    signal m_axi_lch_rvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 126)
	       (:desc "    signal m_axi_lch_rvalid  : std_logic;" :col 31)
	       ("m_axi_lch_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 127)
	       (:desc "    signal m_axi_lch_rready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 127)
	       (:desc "    signal m_axi_lch_rready  : std_logic;" :col 31)
	       ("m_axi_rch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 129)
	       (:desc "    signal m_axi_rch_aclk    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 129)
	       (:desc "    signal m_axi_rch_aclk    : std_logic;" :col 31)
	       ("m_axi_rch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 130)
	       (:desc "    signal m_axi_rch_aresetn : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 130)
	       (:desc "    signal m_axi_rch_aresetn : std_logic;" :col 31)
	       ("m_axi_rch_awid" :file "../files/common/tb_axi_if_converter.vhd" :line 131)
	       (:desc "    signal m_axi_rch_awid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 131)
	       (:desc "    signal m_axi_rch_awid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 131)
	       (:desc "    signal m_axi_rch_awid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 132)
	       (:desc "    signal m_axi_rch_awaddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 132)
	       (:desc "    signal m_axi_rch_awaddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 132)
	       (:desc "    signal m_axi_rch_awaddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_awlen" :file "../files/common/tb_axi_if_converter.vhd" :line 133)
	       (:desc "    signal m_axi_rch_awlen   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 133)
	       (:desc "    signal m_axi_rch_awlen   : std_logic_vector(7 downto 0);" :col 31)
	       ("m_axi_rch_awsize" :file "../files/common/tb_axi_if_converter.vhd" :line 134)
	       (:desc "    signal m_axi_rch_awsize  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 134)
	       (:desc "    signal m_axi_rch_awsize  : std_logic_vector(2 downto 0);" :col 31)
	       ("m_axi_rch_awburst" :file "../files/common/tb_axi_if_converter.vhd" :line 135)
	       (:desc "    signal m_axi_rch_awburst : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 135)
	       (:desc "    signal m_axi_rch_awburst : std_logic_vector(1 downto 0);" :col 31)
	       ("m_axi_rch_awlock" :file "../files/common/tb_axi_if_converter.vhd" :line 136)
	       (:desc "    signal m_axi_rch_awlock  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 136)
	       (:desc "    signal m_axi_rch_awlock  : std_logic;" :col 31)
	       ("m_axi_rch_awcache" :file "../files/common/tb_axi_if_converter.vhd" :line 137)
	       (:desc "    signal m_axi_rch_awcache : std_logic_vector(3 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 137)
	       (:desc "    signal m_axi_rch_awcache : std_logic_vector(3 downto 0);" :col 31)
	       ("m_axi_rch_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 138)
	       (:desc "    signal m_axi_rch_awprot  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 138)
	       (:desc "    signal m_axi_rch_awprot  : std_logic_vector(2 downto 0);" :col 31)
	       ("m_axi_rch_awqos" :file "../files/common/tb_axi_if_converter.vhd" :line 139)
	       (:desc "    signal m_axi_rch_awqos   : std_logic_vector(3 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 139)
	       (:desc "    signal m_axi_rch_awqos   : std_logic_vector(3 downto 0);" :col 31)
	       ("m_axi_rch_awuser" :file "../files/common/tb_axi_if_converter.vhd" :line 140)
	       (:desc "    signal m_axi_rch_awuser  : std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 140)
	       (:desc "    signal m_axi_rch_awuser  : std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_AWUSER_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 140)
	       (:desc "    signal m_axi_rch_awuser  : std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 141)
	       (:desc "    signal m_axi_rch_awvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 141)
	       (:desc "    signal m_axi_rch_awvalid : std_logic;" :col 31)
	       ("m_axi_rch_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 142)
	       (:desc "    signal m_axi_rch_awready : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 142)
	       (:desc "    signal m_axi_rch_awready : std_logic;" :col 31)
	       ("m_axi_rch_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 143)
	       (:desc "    signal m_axi_rch_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 143)
	       (:desc "    signal m_axi_rch_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 143)
	       (:desc "    signal m_axi_rch_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 144)
	       (:desc "    signal m_axi_rch_wstrb   : std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 144)
	       (:desc "    signal m_axi_rch_wstrb   : std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 31)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 144)
	       (:desc "    signal m_axi_rch_wstrb   : std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :col 48)
	       ("m_axi_rch_wlast" :file "../files/common/tb_axi_if_converter.vhd" :line 145)
	       (:desc "    signal m_axi_rch_wlast   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 145)
	       (:desc "    signal m_axi_rch_wlast   : std_logic;" :col 31)
	       ("m_axi_rch_wuser" :file "../files/common/tb_axi_if_converter.vhd" :line 146)
	       (:desc "    signal m_axi_rch_wuser   : std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 146)
	       (:desc "    signal m_axi_rch_wuser   : std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_WUSER_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 146)
	       (:desc "    signal m_axi_rch_wuser   : std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 147)
	       (:desc "    signal m_axi_rch_wvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 147)
	       (:desc "    signal m_axi_rch_wvalid  : std_logic;" :col 31)
	       ("m_axi_rch_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 148)
	       (:desc "    signal m_axi_rch_wready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 148)
	       (:desc "    signal m_axi_rch_wready  : std_logic;" :col 31)
	       ("m_axi_rch_bid" :file "../files/common/tb_axi_if_converter.vhd" :line 149)
	       (:desc "    signal m_axi_rch_bid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 149)
	       (:desc "    signal m_axi_rch_bid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 149)
	       (:desc "    signal m_axi_rch_bid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 150)
	       (:desc "    signal m_axi_rch_bresp   : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 150)
	       (:desc "    signal m_axi_rch_bresp   : std_logic_vector(1 downto 0);" :col 31)
	       ("m_axi_rch_buser" :file "../files/common/tb_axi_if_converter.vhd" :line 151)
	       (:desc "    signal m_axi_rch_buser   : std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 151)
	       (:desc "    signal m_axi_rch_buser   : std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_BUSER_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 151)
	       (:desc "    signal m_axi_rch_buser   : std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 152)
	       (:desc "    signal m_axi_rch_bvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 152)
	       (:desc "    signal m_axi_rch_bvalid  : std_logic;" :col 31)
	       ("m_axi_rch_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 153)
	       (:desc "    signal m_axi_rch_bready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 153)
	       (:desc "    signal m_axi_rch_bready  : std_logic;" :col 31)
	       ("m_axi_rch_arid" :file "../files/common/tb_axi_if_converter.vhd" :line 154)
	       (:desc "    signal m_axi_rch_arid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 154)
	       (:desc "    signal m_axi_rch_arid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 154)
	       (:desc "    signal m_axi_rch_arid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 155)
	       (:desc "    signal m_axi_rch_araddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 155)
	       (:desc "    signal m_axi_rch_araddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ADDR_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 155)
	       (:desc "    signal m_axi_rch_araddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_arlen" :file "../files/common/tb_axi_if_converter.vhd" :line 156)
	       (:desc "    signal m_axi_rch_arlen   : std_logic_vector(7 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 156)
	       (:desc "    signal m_axi_rch_arlen   : std_logic_vector(7 downto 0);" :col 31)
	       ("m_axi_rch_arsize" :file "../files/common/tb_axi_if_converter.vhd" :line 157)
	       (:desc "    signal m_axi_rch_arsize  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 157)
	       (:desc "    signal m_axi_rch_arsize  : std_logic_vector(2 downto 0);" :col 31)
	       ("m_axi_rch_arburst" :file "../files/common/tb_axi_if_converter.vhd" :line 158)
	       (:desc "    signal m_axi_rch_arburst : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 158)
	       (:desc "    signal m_axi_rch_arburst : std_logic_vector(1 downto 0);" :col 31)
	       ("m_axi_rch_arlock" :file "../files/common/tb_axi_if_converter.vhd" :line 159)
	       (:desc "    signal m_axi_rch_arlock  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 159)
	       (:desc "    signal m_axi_rch_arlock  : std_logic;" :col 31)
	       ("m_axi_rch_arcache" :file "../files/common/tb_axi_if_converter.vhd" :line 160)
	       (:desc "    signal m_axi_rch_arcache : std_logic_vector(3 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 160)
	       (:desc "    signal m_axi_rch_arcache : std_logic_vector(3 downto 0);" :col 31)
	       ("m_axi_rch_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 161)
	       (:desc "    signal m_axi_rch_arprot  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 161)
	       (:desc "    signal m_axi_rch_arprot  : std_logic_vector(2 downto 0);" :col 31)
	       ("m_axi_rch_arqos" :file "../files/common/tb_axi_if_converter.vhd" :line 162)
	       (:desc "    signal m_axi_rch_arqos   : std_logic_vector(3 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 162)
	       (:desc "    signal m_axi_rch_arqos   : std_logic_vector(3 downto 0);" :col 31)
	       ("m_axi_rch_aruser" :file "../files/common/tb_axi_if_converter.vhd" :line 163)
	       (:desc "    signal m_axi_rch_aruser  : std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 163)
	       (:desc "    signal m_axi_rch_aruser  : std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ARUSER_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 163)
	       (:desc "    signal m_axi_rch_aruser  : std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 164)
	       (:desc "    signal m_axi_rch_arvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 164)
	       (:desc "    signal m_axi_rch_arvalid : std_logic;" :col 31)
	       ("m_axi_rch_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 165)
	       (:desc "    signal m_axi_rch_arready : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 165)
	       (:desc "    signal m_axi_rch_arready : std_logic;" :col 31)
	       ("m_axi_rch_rid" :file "../files/common/tb_axi_if_converter.vhd" :line 166)
	       (:desc "    signal m_axi_rch_rid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 166)
	       (:desc "    signal m_axi_rch_rid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_ID_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 166)
	       (:desc "    signal m_axi_rch_rid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 167)
	       (:desc "    signal m_axi_rch_rdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 167)
	       (:desc "    signal m_axi_rch_rdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 167)
	       (:desc "    signal m_axi_rch_rdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 168)
	       (:desc "    signal m_axi_rch_rresp   : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 168)
	       (:desc "    signal m_axi_rch_rresp   : std_logic_vector(1 downto 0);" :col 31)
	       ("m_axi_rch_rlast" :file "../files/common/tb_axi_if_converter.vhd" :line 169)
	       (:desc "    signal m_axi_rch_rlast   : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 169)
	       (:desc "    signal m_axi_rch_rlast   : std_logic;" :col 31)
	       ("m_axi_rch_ruser" :file "../files/common/tb_axi_if_converter.vhd" :line 170)
	       (:desc "    signal m_axi_rch_ruser   : std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 170)
	       (:desc "    signal m_axi_rch_ruser   : std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 31)
	       ("C_M_AXI_RUSER_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 170)
	       (:desc "    signal m_axi_rch_ruser   : std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :col 48)
	       ("m_axi_rch_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 171)
	       (:desc "    signal m_axi_rch_rvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 171)
	       (:desc "    signal m_axi_rch_rvalid  : std_logic;" :col 31)
	       ("m_axi_rch_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 172)
	       (:desc "    signal m_axi_rch_rready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 172)
	       (:desc "    signal m_axi_rch_rready  : std_logic;" :col 31)
	       ("m_axi_conf_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 174)
	       (:desc "    signal m_axi_conf_aclk    : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 174)
	       (:desc "    signal m_axi_conf_aclk    : std_logic;" :col 32)
	       ("m_axi_conf_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 175)
	       (:desc "    signal m_axi_conf_aresetn : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 175)
	       (:desc "    signal m_axi_conf_aresetn : std_logic;" :col 32)
	       ("m_axi_conf_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 176)
	       (:desc "    signal m_axi_conf_awaddr  : std_logic_vector(C_M_MEM_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 176)
	       (:desc "    signal m_axi_conf_awaddr  : std_logic_vector(C_M_MEM_AXI_ADDR_WIDTH-1 downto 0);" :col 32)
	       ("C_M_MEM_AXI_ADDR_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 176)
	       (:desc "    signal m_axi_conf_awaddr  : std_logic_vector(C_M_MEM_AXI_ADDR_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_conf_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 177)
	       (:desc "    signal m_axi_conf_awprot  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 177)
	       (:desc "    signal m_axi_conf_awprot  : std_logic_vector(2 downto 0);" :col 32)
	       ("m_axi_conf_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 178)
	       (:desc "    signal m_axi_conf_awvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 178)
	       (:desc "    signal m_axi_conf_awvalid : std_logic;" :col 32)
	       ("m_axi_conf_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 179)
	       (:desc "    signal m_axi_conf_awready : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 179)
	       (:desc "    signal m_axi_conf_awready : std_logic;" :col 32)
	       ("m_axi_conf_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 180)
	       (:desc "    signal m_axi_conf_wdata   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 180)
	       (:desc "    signal m_axi_conf_wdata   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH-1 downto 0);" :col 32)
	       ("C_M_MEM_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 180)
	       (:desc "    signal m_axi_conf_wdata   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_conf_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 181)
	       (:desc "    signal m_axi_conf_wstrb   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH/8-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 181)
	       (:desc "    signal m_axi_conf_wstrb   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH/8-1 downto 0);" :col 32)
	       ("C_M_MEM_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 181)
	       (:desc "    signal m_axi_conf_wstrb   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH/8-1 downto 0);" :col 49)
	       ("m_axi_conf_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 182)
	       (:desc "    signal m_axi_conf_wvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 182)
	       (:desc "    signal m_axi_conf_wvalid  : std_logic;" :col 32)
	       ("m_axi_conf_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 183)
	       (:desc "    signal m_axi_conf_wready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 183)
	       (:desc "    signal m_axi_conf_wready  : std_logic;" :col 32)
	       ("m_axi_conf_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 184)
	       (:desc "    signal m_axi_conf_bresp   : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 184)
	       (:desc "    signal m_axi_conf_bresp   : std_logic_vector(1 downto 0);" :col 32)
	       ("m_axi_conf_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 185)
	       (:desc "    signal m_axi_conf_bvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 185)
	       (:desc "    signal m_axi_conf_bvalid  : std_logic;" :col 32)
	       ("m_axi_conf_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 186)
	       (:desc "    signal m_axi_conf_bready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 186)
	       (:desc "    signal m_axi_conf_bready  : std_logic;" :col 32)
	       ("m_axi_conf_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 187)
	       (:desc "    signal m_axi_conf_araddr  : std_logic_vector(C_M_MEM_AXI_ADDR_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 187)
	       (:desc "    signal m_axi_conf_araddr  : std_logic_vector(C_M_MEM_AXI_ADDR_WIDTH-1 downto 0);" :col 32)
	       ("C_M_MEM_AXI_ADDR_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 187)
	       (:desc "    signal m_axi_conf_araddr  : std_logic_vector(C_M_MEM_AXI_ADDR_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_conf_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 188)
	       (:desc "    signal m_axi_conf_arprot  : std_logic_vector(2 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 188)
	       (:desc "    signal m_axi_conf_arprot  : std_logic_vector(2 downto 0);" :col 32)
	       ("m_axi_conf_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 189)
	       (:desc "    signal m_axi_conf_arvalid : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 189)
	       (:desc "    signal m_axi_conf_arvalid : std_logic;" :col 32)
	       ("m_axi_conf_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 190)
	       (:desc "    signal m_axi_conf_arready : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 190)
	       (:desc "    signal m_axi_conf_arready : std_logic;" :col 32)
	       ("m_axi_conf_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 191)
	       (:desc "    signal m_axi_conf_rdata   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH-1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 191)
	       (:desc "    signal m_axi_conf_rdata   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH-1 downto 0);" :col 32)
	       ("C_M_MEM_AXI_DATA_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 191)
	       (:desc "    signal m_axi_conf_rdata   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH-1 downto 0);" :col 49)
	       ("m_axi_conf_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 192)
	       (:desc "    signal m_axi_conf_rresp   : std_logic_vector(1 downto 0);" :col 11)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 192)
	       (:desc "    signal m_axi_conf_rresp   : std_logic_vector(1 downto 0);" :col 32)
	       ("m_axi_conf_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 193)
	       (:desc "    signal m_axi_conf_rvalid  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 193)
	       (:desc "    signal m_axi_conf_rvalid  : std_logic;" :col 32)
	       ("m_axi_conf_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 194)
	       (:desc "    signal m_axi_conf_rready  : std_logic;" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 194)
	       (:desc "    signal m_axi_conf_rready  : std_logic;" :col 32)
	       ("s_bfm_in_r" :file "../files/common/tb_axi_if_converter.vhd" :line 198)
	       (:desc "    signal s_bfm_in_r  : s_common_response_r_in;" :col 11)
	       ("s_common_response_r_in" :file "../files/common/tb_axi_if_converter.vhd" :line 198)
	       (:desc "    signal s_bfm_in_r  : s_common_response_r_in;" :col 25)
	       ("s_bfm_out_r" :file "../files/common/tb_axi_if_converter.vhd" :line 199)
	       (:desc "    signal s_bfm_out_r : s_common_response_r_out;" :col 11)
	       ("s_common_response_r_out" :file "../files/common/tb_axi_if_converter.vhd" :line 199)
	       (:desc "    signal s_bfm_out_r : s_common_response_r_out;" :col 25)
	       ("s_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 200)
	       (:desc "    signal s_bfm_in_w  : s_common_response_w_in;" :col 11)
	       ("s_common_response_w_in" :file "../files/common/tb_axi_if_converter.vhd" :line 200)
	       (:desc "    signal s_bfm_in_w  : s_common_response_w_in;" :col 25)
	       ("s_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 201)
	       (:desc "    signal s_bfm_out_w : s_common_response_w_out;" :col 11)
	       ("s_common_response_w_out" :file "../files/common/tb_axi_if_converter.vhd" :line 201)
	       (:desc "    signal s_bfm_out_w : s_common_response_w_out;" :col 25)
	       ("m_bfm_in_r" :file "../files/common/tb_axi_if_converter.vhd" :line 204)
	       (:desc "    signal m_bfm_in_r  : m_common_response_r_type_in;" :col 11)
	       ("m_common_response_r_type_in" :file "../files/common/tb_axi_if_converter.vhd" :line 204)
	       (:desc "    signal m_bfm_in_r  : m_common_response_r_type_in;" :col 25)
	       ("m_bfm_out_r" :file "../files/common/tb_axi_if_converter.vhd" :line 205)
	       (:desc "    signal m_bfm_out_r : m_common_response_r_type_out;" :col 11)
	       ("m_common_response_r_type_out" :file "../files/common/tb_axi_if_converter.vhd" :line 205)
	       (:desc "    signal m_bfm_out_r : m_common_response_r_type_out;" :col 25)
	       ("m_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 206)
	       (:desc "    signal m_bfm_in_w  : m_common_response_w_type_in;" :col 11)
	       ("m_common_response_w_type_in" :file "../files/common/tb_axi_if_converter.vhd" :line 206)
	       (:desc "    signal m_bfm_in_w  : m_common_response_w_type_in;" :col 25)
	       ("m_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 207)
	       (:desc "    signal m_bfm_out_w : m_common_response_w_type_out;" :col 11)
	       ("m_common_response_w_type_out" :file "../files/common/tb_axi_if_converter.vhd" :line 207)
	       (:desc "    signal m_bfm_out_w : m_common_response_w_type_out;" :col 25)
	       ("stop_clock" :file "../files/common/tb_axi_if_converter.vhd" :line 210)
	       (:desc "    signal stop_clock : std_logic := '0';" :col 11)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 210)
	       (:desc "    signal stop_clock : std_logic := '0';" :col 24)
	       ("DUT" :file "../files/common/tb_axi_if_converter.vhd" :line 215)
	       (:desc "    DUT : entity xil_defaultlib.axi_if_converter" :col 4)
	       ("xil_defaultlib" :file "../files/common/tb_axi_if_converter.vhd" :line 215)
	       (:desc "    DUT : entity xil_defaultlib.axi_if_converter" :col 17)
	       ("axi_if_converter" :file "../files/common/tb_axi_if_converter.vhd" :line 215)
	       (:desc "    DUT : entity xil_defaultlib.axi_if_converter" :col 32)
	       ("clk" :file "../files/common/tb_axi_if_converter.vhd" :line 217)
	       (:desc "            clk        => clk," :col 26)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 218)
	       (:desc "            resetn     => resetn," :col 26)
	       ("clk_fs_ext" :file "../files/common/tb_axi_if_converter.vhd" :line 219)
	       (:desc "            clk_fs_ext => clk_fs_ext," :col 26)
	       ("s_axi_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 221)
	       (:desc "            s_axi_aclk    => s_axi_aclk," :col 29)
	       ("s_axi_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 222)
	       (:desc "            s_axi_aresetn => s_axi_aresetn," :col 29)
	       ("s_axi_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 223)
	       (:desc "            s_axi_awaddr  => s_axi_awaddr(C_S_AXI_ADDR_WIDTH-1 downto 0)," :col 29)
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 223)
	       (:desc "            s_axi_awaddr  => s_axi_awaddr(C_S_AXI_ADDR_WIDTH-1 downto 0)," :col 42)
	       ("s_axi_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 224)
	       (:desc "            s_axi_awprot  => s_axi_awprot," :col 29)
	       ("s_axi_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 225)
	       (:desc "            s_axi_awvalid => s_axi_awvalid," :col 29)
	       ("s_axi_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 226)
	       (:desc "            s_axi_awready => s_axi_awready," :col 29)
	       ("s_axi_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 227)
	       (:desc "            s_axi_wdata   => s_axi_wdata," :col 29)
	       ("s_axi_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 228)
	       (:desc "            s_axi_wstrb   => s_axi_wstrb," :col 29)
	       ("s_axi_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 229)
	       (:desc "            s_axi_wvalid  => s_axi_wvalid," :col 29)
	       ("s_axi_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 230)
	       (:desc "            s_axi_wready  => s_axi_wready," :col 29)
	       ("s_axi_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 231)
	       (:desc "            s_axi_bresp   => s_axi_bresp," :col 29)
	       ("s_axi_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 232)
	       (:desc "            s_axi_bvalid  => s_axi_bvalid," :col 29)
	       ("s_axi_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 233)
	       (:desc "            s_axi_bready  => s_axi_bready," :col 29)
	       ("s_axi_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 234)
	       (:desc "            s_axi_araddr  => s_axi_araddr(C_S_AXI_ADDR_WIDTH-1 downto 0)," :col 29)
	       ("C_S_AXI_ADDR_WIDTH" :file "../files/common/tb_axi_if_converter.vhd" :line 234)
	       (:desc "            s_axi_araddr  => s_axi_araddr(C_S_AXI_ADDR_WIDTH-1 downto 0)," :col 42)
	       ("s_axi_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 235)
	       (:desc "            s_axi_arprot  => s_axi_arprot," :col 29)
	       ("s_axi_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 236)
	       (:desc "            s_axi_arvalid => s_axi_arvalid," :col 29)
	       ("s_axi_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 237)
	       (:desc "            s_axi_arready => s_axi_arready," :col 29)
	       ("s_axi_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 238)
	       (:desc "            s_axi_rdata   => s_axi_rdata," :col 29)
	       ("s_axi_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 239)
	       (:desc "            s_axi_rresp   => s_axi_rresp," :col 29)
	       ("s_axi_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 240)
	       (:desc "            s_axi_rvalid  => s_axi_rvalid," :col 29)
	       ("s_axi_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 241)
	       (:desc "            s_axi_rready  => s_axi_rready," :col 29)
	       ("s_axis_lch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 243)
	       (:desc "            s_axis_lch_aclk    => s_axis_lch_aclk," :col 34)
	       ("s_axis_lch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 244)
	       (:desc "            s_axis_lch_aresetn => s_axis_lch_aresetn," :col 34)
	       ("s_axis_lch_tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 245)
	       (:desc "            s_axis_lch_tdata   => s_axis_lch_tdata," :col 34)
	       ("s_axis_lch_tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 246)
	       (:desc "            s_axis_lch_tvalid  => s_axis_lch_tvalid," :col 34)
	       ("s_axis_lch_tkeep" :file "../files/common/tb_axi_if_converter.vhd" :line 247)
	       (:desc "            s_axis_lch_tkeep   => s_axis_lch_tkeep," :col 34)
	       ("s_axis_lch_tlast" :file "../files/common/tb_axi_if_converter.vhd" :line 248)
	       (:desc "            s_axis_lch_tlast   => s_axis_lch_tlast," :col 34)
	       ("s_axis_lch_tready" :file "../files/common/tb_axi_if_converter.vhd" :line 249)
	       (:desc "            s_axis_lch_tready  => s_axis_lch_tready," :col 34)
	       ("s_axis_rch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 251)
	       (:desc "            s_axis_rch_aclk    => s_axis_rch_aclk," :col 34)
	       ("s_axis_rch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 252)
	       (:desc "            s_axis_rch_aresetn => s_axis_rch_aresetn," :col 34)
	       ("s_axis_rch_tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 253)
	       (:desc "            s_axis_rch_tdata   => s_axis_rch_tdata," :col 34)
	       ("s_axis_rch_tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 254)
	       (:desc "            s_axis_rch_tvalid  => s_axis_rch_tvalid," :col 34)
	       ("s_axis_rch_tkeep" :file "../files/common/tb_axi_if_converter.vhd" :line 255)
	       (:desc "            s_axis_rch_tkeep   => s_axis_rch_tkeep," :col 34)
	       ("s_axis_rch_tlast" :file "../files/common/tb_axi_if_converter.vhd" :line 256)
	       (:desc "            s_axis_rch_tlast   => s_axis_rch_tlast," :col 34)
	       ("s_axis_rch_tready" :file "../files/common/tb_axi_if_converter.vhd" :line 257)
	       (:desc "            s_axis_rch_tready  => s_axis_rch_tready," :col 34)
	       ("m_axis_lch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 259)
	       (:desc "            m_axis_lch_aclk    => m_axis_lch_aclk," :col 34)
	       ("m_axis_lch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 260)
	       (:desc "            m_axis_lch_aresetn => m_axis_lch_aresetn," :col 34)
	       ("m_axis_lch_tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 261)
	       (:desc "            m_axis_lch_tdata   => m_axis_lch_tdata," :col 34)
	       ("m_axis_lch_tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 262)
	       (:desc "            m_axis_lch_tvalid  => m_axis_lch_tvalid," :col 34)
	       ("m_axis_lch_tkeep" :file "../files/common/tb_axi_if_converter.vhd" :line 263)
	       (:desc "            m_axis_lch_tkeep   => m_axis_lch_tkeep," :col 34)
	       ("m_axis_lch_tlast" :file "../files/common/tb_axi_if_converter.vhd" :line 264)
	       (:desc "            m_axis_lch_tlast   => m_axis_lch_tlast," :col 34)
	       ("m_axis_lch_tready" :file "../files/common/tb_axi_if_converter.vhd" :line 265)
	       (:desc "            m_axis_lch_tready  => m_axis_lch_tready," :col 34)
	       ("m_axis_lch_tdest" :file "../files/common/tb_axi_if_converter.vhd" :line 266)
	       (:desc "            m_axis_lch_tdest   => m_axis_lch_tdest," :col 34)
	       ("m_axis_rch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 268)
	       (:desc "            m_axis_rch_aclk    => m_axis_rch_aclk," :col 34)
	       ("m_axis_rch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 269)
	       (:desc "            m_axis_rch_aresetn => m_axis_rch_aresetn," :col 34)
	       ("m_axis_rch_tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 270)
	       (:desc "            m_axis_rch_tdata   => m_axis_rch_tdata," :col 34)
	       ("m_axis_rch_tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 271)
	       (:desc "            m_axis_rch_tvalid  => m_axis_rch_tvalid," :col 34)
	       ("m_axis_rch_tkeep" :file "../files/common/tb_axi_if_converter.vhd" :line 272)
	       (:desc "            m_axis_rch_tkeep   => m_axis_rch_tkeep," :col 34)
	       ("m_axis_rch_tlast" :file "../files/common/tb_axi_if_converter.vhd" :line 273)
	       (:desc "            m_axis_rch_tlast   => m_axis_rch_tlast," :col 34)
	       ("m_axis_rch_tready" :file "../files/common/tb_axi_if_converter.vhd" :line 274)
	       (:desc "            m_axis_rch_tready  => m_axis_rch_tready," :col 34)
	       ("m_axis_rch_tdest" :file "../files/common/tb_axi_if_converter.vhd" :line 275)
	       (:desc "            m_axis_rch_tdest   => m_axis_rch_tdest," :col 34)
	       ("m_axi_lch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 277)
	       (:desc "            m_axi_lch_aclk    => m_axi_lch_aclk," :col 33)
	       ("m_axi_lch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 278)
	       (:desc "            m_axi_lch_aresetn => m_axi_lch_aresetn," :col 33)
	       ("m_axi_lch_awid" :file "../files/common/tb_axi_if_converter.vhd" :line 279)
	       (:desc "            m_axi_lch_awid    => m_axi_lch_awid," :col 33)
	       ("m_axi_lch_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 280)
	       (:desc "            m_axi_lch_awaddr  => m_axi_lch_awaddr," :col 33)
	       ("m_axi_lch_awlen" :file "../files/common/tb_axi_if_converter.vhd" :line 281)
	       (:desc "            m_axi_lch_awlen   => m_axi_lch_awlen," :col 33)
	       ("m_axi_lch_awsize" :file "../files/common/tb_axi_if_converter.vhd" :line 282)
	       (:desc "            m_axi_lch_awsize  => m_axi_lch_awsize," :col 33)
	       ("m_axi_lch_awburst" :file "../files/common/tb_axi_if_converter.vhd" :line 283)
	       (:desc "            m_axi_lch_awburst => m_axi_lch_awburst," :col 33)
	       ("m_axi_lch_awlock" :file "../files/common/tb_axi_if_converter.vhd" :line 284)
	       (:desc "            m_axi_lch_awlock  => m_axi_lch_awlock," :col 33)
	       ("m_axi_lch_awcache" :file "../files/common/tb_axi_if_converter.vhd" :line 285)
	       (:desc "            m_axi_lch_awcache => m_axi_lch_awcache," :col 33)
	       ("m_axi_lch_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 286)
	       (:desc "            m_axi_lch_awprot  => m_axi_lch_awprot," :col 33)
	       ("m_axi_lch_awqos" :file "../files/common/tb_axi_if_converter.vhd" :line 287)
	       (:desc "            m_axi_lch_awqos   => m_axi_lch_awqos," :col 33)
	       ("m_axi_lch_awuser" :file "../files/common/tb_axi_if_converter.vhd" :line 288)
	       (:desc "            m_axi_lch_awuser  => m_axi_lch_awuser," :col 33)
	       ("m_axi_lch_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 289)
	       (:desc "            m_axi_lch_awvalid => m_axi_lch_awvalid," :col 33)
	       ("m_axi_lch_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 290)
	       (:desc "            m_axi_lch_awready => m_axi_lch_awready," :col 33)
	       ("m_axi_lch_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 291)
	       (:desc "            m_axi_lch_wdata   => m_axi_lch_wdata," :col 33)
	       ("m_axi_lch_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 292)
	       (:desc "            m_axi_lch_wstrb   => m_axi_lch_wstrb," :col 33)
	       ("m_axi_lch_wlast" :file "../files/common/tb_axi_if_converter.vhd" :line 293)
	       (:desc "            m_axi_lch_wlast   => m_axi_lch_wlast," :col 33)
	       ("m_axi_lch_wuser" :file "../files/common/tb_axi_if_converter.vhd" :line 294)
	       (:desc "            m_axi_lch_wuser   => m_axi_lch_wuser," :col 33)
	       ("m_axi_lch_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 295)
	       (:desc "            m_axi_lch_wvalid  => m_axi_lch_wvalid," :col 33)
	       ("m_axi_lch_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 296)
	       (:desc "            m_axi_lch_wready  => m_axi_lch_wready," :col 33)
	       ("m_axi_lch_bid" :file "../files/common/tb_axi_if_converter.vhd" :line 297)
	       (:desc "            m_axi_lch_bid     => m_axi_lch_bid," :col 33)
	       ("m_axi_lch_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 298)
	       (:desc "            m_axi_lch_bresp   => m_axi_lch_bresp," :col 33)
	       ("m_axi_lch_buser" :file "../files/common/tb_axi_if_converter.vhd" :line 299)
	       (:desc "            m_axi_lch_buser   => m_axi_lch_buser," :col 33)
	       ("m_axi_lch_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 300)
	       (:desc "            m_axi_lch_bvalid  => m_axi_lch_bvalid," :col 33)
	       ("m_axi_lch_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 301)
	       (:desc "            m_axi_lch_bready  => m_axi_lch_bready," :col 33)
	       ("m_axi_lch_arid" :file "../files/common/tb_axi_if_converter.vhd" :line 302)
	       (:desc "            m_axi_lch_arid    => m_axi_lch_arid," :col 33)
	       ("m_axi_lch_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 303)
	       (:desc "            m_axi_lch_araddr  => m_axi_lch_araddr," :col 33)
	       ("m_axi_lch_arlen" :file "../files/common/tb_axi_if_converter.vhd" :line 304)
	       (:desc "            m_axi_lch_arlen   => m_axi_lch_arlen," :col 33)
	       ("m_axi_lch_arsize" :file "../files/common/tb_axi_if_converter.vhd" :line 305)
	       (:desc "            m_axi_lch_arsize  => m_axi_lch_arsize," :col 33)
	       ("m_axi_lch_arburst" :file "../files/common/tb_axi_if_converter.vhd" :line 306)
	       (:desc "            m_axi_lch_arburst => m_axi_lch_arburst," :col 33)
	       ("m_axi_lch_arlock" :file "../files/common/tb_axi_if_converter.vhd" :line 307)
	       (:desc "            m_axi_lch_arlock  => m_axi_lch_arlock," :col 33)
	       ("m_axi_lch_arcache" :file "../files/common/tb_axi_if_converter.vhd" :line 308)
	       (:desc "            m_axi_lch_arcache => m_axi_lch_arcache," :col 33)
	       ("m_axi_lch_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 309)
	       (:desc "            m_axi_lch_arprot  => m_axi_lch_arprot," :col 33)
	       ("m_axi_lch_arqos" :file "../files/common/tb_axi_if_converter.vhd" :line 310)
	       (:desc "            m_axi_lch_arqos   => m_axi_lch_arqos," :col 33)
	       ("m_axi_lch_aruser" :file "../files/common/tb_axi_if_converter.vhd" :line 311)
	       (:desc "            m_axi_lch_aruser  => m_axi_lch_aruser," :col 33)
	       ("m_axi_lch_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 312)
	       (:desc "            m_axi_lch_arvalid => m_axi_lch_arvalid," :col 33)
	       ("m_axi_lch_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 313)
	       (:desc "            m_axi_lch_arready => m_axi_lch_arready," :col 33)
	       ("m_axi_lch_rid" :file "../files/common/tb_axi_if_converter.vhd" :line 314)
	       (:desc "            m_axi_lch_rid     => m_axi_lch_rid," :col 33)
	       ("m_axi_lch_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 315)
	       (:desc "            m_axi_lch_rdata   => m_axi_lch_rdata," :col 33)
	       ("m_axi_lch_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 316)
	       (:desc "            m_axi_lch_rresp   => m_axi_lch_rresp," :col 33)
	       ("m_axi_lch_rlast" :file "../files/common/tb_axi_if_converter.vhd" :line 317)
	       (:desc "            m_axi_lch_rlast   => m_axi_lch_rlast," :col 33)
	       ("m_axi_lch_ruser" :file "../files/common/tb_axi_if_converter.vhd" :line 318)
	       (:desc "            m_axi_lch_ruser   => m_axi_lch_ruser," :col 33)
	       ("m_axi_lch_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 319)
	       (:desc "            m_axi_lch_rvalid  => m_axi_lch_rvalid," :col 33)
	       ("m_axi_lch_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 320)
	       (:desc "            m_axi_lch_rready  => m_axi_lch_rready," :col 33)
	       ("m_axi_rch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 322)
	       (:desc "            m_axi_rch_aclk    => m_axi_rch_aclk," :col 33)
	       ("m_axi_rch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 323)
	       (:desc "            m_axi_rch_aresetn => m_axi_rch_aresetn," :col 33)
	       ("m_axi_rch_awid" :file "../files/common/tb_axi_if_converter.vhd" :line 324)
	       (:desc "            m_axi_rch_awid    => m_axi_rch_awid," :col 33)
	       ("m_axi_rch_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 325)
	       (:desc "            m_axi_rch_awaddr  => m_axi_rch_awaddr," :col 33)
	       ("m_axi_rch_awlen" :file "../files/common/tb_axi_if_converter.vhd" :line 326)
	       (:desc "            m_axi_rch_awlen   => m_axi_rch_awlen," :col 33)
	       ("m_axi_rch_awsize" :file "../files/common/tb_axi_if_converter.vhd" :line 327)
	       (:desc "            m_axi_rch_awsize  => m_axi_rch_awsize," :col 33)
	       ("m_axi_rch_awburst" :file "../files/common/tb_axi_if_converter.vhd" :line 328)
	       (:desc "            m_axi_rch_awburst => m_axi_rch_awburst," :col 33)
	       ("m_axi_rch_awlock" :file "../files/common/tb_axi_if_converter.vhd" :line 329)
	       (:desc "            m_axi_rch_awlock  => m_axi_rch_awlock," :col 33)
	       ("m_axi_rch_awcache" :file "../files/common/tb_axi_if_converter.vhd" :line 330)
	       (:desc "            m_axi_rch_awcache => m_axi_rch_awcache," :col 33)
	       ("m_axi_rch_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 331)
	       (:desc "            m_axi_rch_awprot  => m_axi_rch_awprot," :col 33)
	       ("m_axi_rch_awqos" :file "../files/common/tb_axi_if_converter.vhd" :line 332)
	       (:desc "            m_axi_rch_awqos   => m_axi_rch_awqos," :col 33)
	       ("m_axi_rch_awuser" :file "../files/common/tb_axi_if_converter.vhd" :line 333)
	       (:desc "            m_axi_rch_awuser  => m_axi_rch_awuser," :col 33)
	       ("m_axi_rch_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 334)
	       (:desc "            m_axi_rch_awvalid => m_axi_rch_awvalid," :col 33)
	       ("m_axi_rch_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 335)
	       (:desc "            m_axi_rch_awready => m_axi_rch_awready," :col 33)
	       ("m_axi_rch_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 336)
	       (:desc "            m_axi_rch_wdata   => m_axi_rch_wdata," :col 33)
	       ("m_axi_rch_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 337)
	       (:desc "            m_axi_rch_wstrb   => m_axi_rch_wstrb," :col 33)
	       ("m_axi_rch_wlast" :file "../files/common/tb_axi_if_converter.vhd" :line 338)
	       (:desc "            m_axi_rch_wlast   => m_axi_rch_wlast," :col 33)
	       ("m_axi_rch_wuser" :file "../files/common/tb_axi_if_converter.vhd" :line 339)
	       (:desc "            m_axi_rch_wuser   => m_axi_rch_wuser," :col 33)
	       ("m_axi_rch_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 340)
	       (:desc "            m_axi_rch_wvalid  => m_axi_rch_wvalid," :col 33)
	       ("m_axi_rch_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 341)
	       (:desc "            m_axi_rch_wready  => m_axi_rch_wready," :col 33)
	       ("m_axi_rch_bid" :file "../files/common/tb_axi_if_converter.vhd" :line 342)
	       (:desc "            m_axi_rch_bid     => m_axi_rch_bid," :col 33)
	       ("m_axi_rch_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 343)
	       (:desc "            m_axi_rch_bresp   => m_axi_rch_bresp," :col 33)
	       ("m_axi_rch_buser" :file "../files/common/tb_axi_if_converter.vhd" :line 344)
	       (:desc "            m_axi_rch_buser   => m_axi_rch_buser," :col 33)
	       ("m_axi_rch_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 345)
	       (:desc "            m_axi_rch_bvalid  => m_axi_rch_bvalid," :col 33)
	       ("m_axi_rch_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 346)
	       (:desc "            m_axi_rch_bready  => m_axi_rch_bready," :col 33)
	       ("m_axi_rch_arid" :file "../files/common/tb_axi_if_converter.vhd" :line 347)
	       (:desc "            m_axi_rch_arid    => m_axi_rch_arid," :col 33)
	       ("m_axi_rch_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 348)
	       (:desc "            m_axi_rch_araddr  => m_axi_rch_araddr," :col 33)
	       ("m_axi_rch_arlen" :file "../files/common/tb_axi_if_converter.vhd" :line 349)
	       (:desc "            m_axi_rch_arlen   => m_axi_rch_arlen," :col 33)
	       ("m_axi_rch_arsize" :file "../files/common/tb_axi_if_converter.vhd" :line 350)
	       (:desc "            m_axi_rch_arsize  => m_axi_rch_arsize," :col 33)
	       ("m_axi_rch_arburst" :file "../files/common/tb_axi_if_converter.vhd" :line 351)
	       (:desc "            m_axi_rch_arburst => m_axi_rch_arburst," :col 33)
	       ("m_axi_rch_arlock" :file "../files/common/tb_axi_if_converter.vhd" :line 352)
	       (:desc "            m_axi_rch_arlock  => m_axi_rch_arlock," :col 33)
	       ("m_axi_rch_arcache" :file "../files/common/tb_axi_if_converter.vhd" :line 353)
	       (:desc "            m_axi_rch_arcache => m_axi_rch_arcache," :col 33)
	       ("m_axi_rch_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 354)
	       (:desc "            m_axi_rch_arprot  => m_axi_rch_arprot," :col 33)
	       ("m_axi_rch_arqos" :file "../files/common/tb_axi_if_converter.vhd" :line 355)
	       (:desc "            m_axi_rch_arqos   => m_axi_rch_arqos," :col 33)
	       ("m_axi_rch_aruser" :file "../files/common/tb_axi_if_converter.vhd" :line 356)
	       (:desc "            m_axi_rch_aruser  => m_axi_rch_aruser," :col 33)
	       ("m_axi_rch_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 357)
	       (:desc "            m_axi_rch_arvalid => m_axi_rch_arvalid," :col 33)
	       ("m_axi_rch_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 358)
	       (:desc "            m_axi_rch_arready => m_axi_rch_arready," :col 33)
	       ("m_axi_rch_rid" :file "../files/common/tb_axi_if_converter.vhd" :line 359)
	       (:desc "            m_axi_rch_rid     => m_axi_rch_rid," :col 33)
	       ("m_axi_rch_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 360)
	       (:desc "            m_axi_rch_rdata   => m_axi_rch_rdata," :col 33)
	       ("m_axi_rch_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 361)
	       (:desc "            m_axi_rch_rresp   => m_axi_rch_rresp," :col 33)
	       ("m_axi_rch_rlast" :file "../files/common/tb_axi_if_converter.vhd" :line 362)
	       (:desc "            m_axi_rch_rlast   => m_axi_rch_rlast," :col 33)
	       ("m_axi_rch_ruser" :file "../files/common/tb_axi_if_converter.vhd" :line 363)
	       (:desc "            m_axi_rch_ruser   => m_axi_rch_ruser," :col 33)
	       ("m_axi_rch_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 364)
	       (:desc "            m_axi_rch_rvalid  => m_axi_rch_rvalid," :col 33)
	       ("m_axi_rch_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 365)
	       (:desc "            m_axi_rch_rready  => m_axi_rch_rready," :col 33)
	       ("m_axi_conf_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 367)
	       (:desc "            m_axi_conf_aclk    => m_axi_conf_aclk," :col 34)
	       ("m_axi_conf_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 368)
	       (:desc "            m_axi_conf_aresetn => m_axi_conf_aresetn," :col 34)
	       ("m_axi_conf_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 369)
	       (:desc "            m_axi_conf_awaddr  => m_axi_conf_awaddr," :col 34)
	       ("m_axi_conf_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 370)
	       (:desc "            m_axi_conf_awprot  => m_axi_conf_awprot," :col 34)
	       ("m_axi_conf_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 371)
	       (:desc "            m_axi_conf_awvalid => m_axi_conf_awvalid," :col 34)
	       ("m_axi_conf_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 372)
	       (:desc "            m_axi_conf_awready => m_axi_conf_awready," :col 34)
	       ("m_axi_conf_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 373)
	       (:desc "            m_axi_conf_wdata   => m_axi_conf_wdata," :col 34)
	       ("m_axi_conf_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 374)
	       (:desc "            m_axi_conf_wstrb   => m_axi_conf_wstrb," :col 34)
	       ("m_axi_conf_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 375)
	       (:desc "            m_axi_conf_wvalid  => m_axi_conf_wvalid," :col 34)
	       ("m_axi_conf_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 376)
	       (:desc "            m_axi_conf_wready  => m_axi_conf_wready," :col 34)
	       ("m_axi_conf_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 377)
	       (:desc "            m_axi_conf_bresp   => m_axi_conf_bresp," :col 34)
	       ("m_axi_conf_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 378)
	       (:desc "            m_axi_conf_bvalid  => m_axi_conf_bvalid," :col 34)
	       ("m_axi_conf_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 379)
	       (:desc "            m_axi_conf_bready  => m_axi_conf_bready," :col 34)
	       ("m_axi_conf_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 380)
	       (:desc "            m_axi_conf_araddr  => m_axi_conf_araddr," :col 34)
	       ("m_axi_conf_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 381)
	       (:desc "            m_axi_conf_arprot  => m_axi_conf_arprot," :col 34)
	       ("m_axi_conf_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 382)
	       (:desc "            m_axi_conf_arvalid => m_axi_conf_arvalid," :col 34)
	       ("m_axi_conf_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 383)
	       (:desc "            m_axi_conf_arready => m_axi_conf_arready," :col 34)
	       ("m_axi_conf_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 384)
	       (:desc "            m_axi_conf_rdata   => m_axi_conf_rdata," :col 34)
	       ("m_axi_conf_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 385)
	       (:desc "            m_axi_conf_rresp   => m_axi_conf_rresp," :col 34)
	       ("m_axi_conf_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 386)
	       (:desc "            m_axi_conf_rvalid  => m_axi_conf_rvalid," :col 34)
	       ("m_axi_conf_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 387)
	       (:desc "            m_axi_conf_rready  => m_axi_conf_rready" :col 34)
	       ("I_SLAVEMODEL_L" :file "../files/common/tb_axi_if_converter.vhd" :line 392)
	       (:desc "    I_SLAVEMODEL_L : entity xil_defaultlib.s_axi_model" :col 4)
	       ("xil_defaultlib" :file "../files/common/tb_axi_if_converter.vhd" :line 392)
	       (:desc "    I_SLAVEMODEL_L : entity xil_defaultlib.s_axi_model" :col 28)
	       ("s_axi_model" :file "../files/common/tb_axi_if_converter.vhd" :line 392)
	       (:desc "    I_SLAVEMODEL_L : entity xil_defaultlib.s_axi_model" :col 43)
	       ("s_axi_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 394)
	       (:desc "            s_axi_aclk     => m_axi_lch_aclk," :col 12)
	       ("m_axi_lch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 394)
	       (:desc "            s_axi_aclk     => m_axi_lch_aclk," :col 30)
	       ("s_axi_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 395)
	       (:desc "            s_axi_aresetn  => m_axi_lch_aresetn," :col 12)
	       ("m_axi_lch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 395)
	       (:desc "            s_axi_aresetn  => m_axi_lch_aresetn," :col 30)
	       ("s_axi_arid" :file "../files/common/tb_axi_if_converter.vhd" :line 396)
	       (:desc "            s_axi_arid     => m_axi_lch_arid," :col 12)
	       ("m_axi_lch_arid" :file "../files/common/tb_axi_if_converter.vhd" :line 396)
	       (:desc "            s_axi_arid     => m_axi_lch_arid," :col 30)
	       ("s_axi_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 397)
	       (:desc "            s_axi_araddr   => m_axi_lch_araddr(9 downto 0)," :col 12)
	       ("m_axi_lch_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 397)
	       (:desc "            s_axi_araddr   => m_axi_lch_araddr(9 downto 0)," :col 30)
	       ("s_axi_arlen" :file "../files/common/tb_axi_if_converter.vhd" :line 398)
	       (:desc "            s_axi_arlen    => m_axi_lch_arlen," :col 12)
	       ("m_axi_lch_arlen" :file "../files/common/tb_axi_if_converter.vhd" :line 398)
	       (:desc "            s_axi_arlen    => m_axi_lch_arlen," :col 30)
	       ("s_axi_arsize" :file "../files/common/tb_axi_if_converter.vhd" :line 399)
	       (:desc "            s_axi_arsize   => m_axi_lch_arsize," :col 12)
	       ("m_axi_lch_arsize" :file "../files/common/tb_axi_if_converter.vhd" :line 399)
	       (:desc "            s_axi_arsize   => m_axi_lch_arsize," :col 30)
	       ("s_axi_arburst" :file "../files/common/tb_axi_if_converter.vhd" :line 400)
	       (:desc "            s_axi_arburst  => m_axi_lch_arburst," :col 12)
	       ("m_axi_lch_arburst" :file "../files/common/tb_axi_if_converter.vhd" :line 400)
	       (:desc "            s_axi_arburst  => m_axi_lch_arburst," :col 30)
	       ("s_axi_arlock" :file "../files/common/tb_axi_if_converter.vhd" :line 401)
	       (:desc "            s_axi_arlock   => m_axi_lch_arlock," :col 12)
	       ("m_axi_lch_arlock" :file "../files/common/tb_axi_if_converter.vhd" :line 401)
	       (:desc "            s_axi_arlock   => m_axi_lch_arlock," :col 30)
	       ("s_axi_arcache" :file "../files/common/tb_axi_if_converter.vhd" :line 402)
	       (:desc "            s_axi_arcache  => m_axi_lch_arcache," :col 12)
	       ("m_axi_lch_arcache" :file "../files/common/tb_axi_if_converter.vhd" :line 402)
	       (:desc "            s_axi_arcache  => m_axi_lch_arcache," :col 30)
	       ("s_axi_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 403)
	       (:desc "            s_axi_arprot   => m_axi_lch_arprot," :col 12)
	       ("m_axi_lch_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 403)
	       (:desc "            s_axi_arprot   => m_axi_lch_arprot," :col 30)
	       ("s_axi_arqos" :file "../files/common/tb_axi_if_converter.vhd" :line 404)
	       (:desc "            s_axi_arqos    => m_axi_lch_arqos," :col 12)
	       ("m_axi_lch_arqos" :file "../files/common/tb_axi_if_converter.vhd" :line 404)
	       (:desc "            s_axi_arqos    => m_axi_lch_arqos," :col 30)
	       ("s_axi_arregion" :file "../files/common/tb_axi_if_converter.vhd" :line 405)
	       (:desc "            s_axi_arregion => (others => '0')," :col 12)
	       ("s_axi_aruser" :file "../files/common/tb_axi_if_converter.vhd" :line 406)
	       (:desc "            s_axi_aruser   => m_axi_lch_aruser," :col 12)
	       ("m_axi_lch_aruser" :file "../files/common/tb_axi_if_converter.vhd" :line 406)
	       (:desc "            s_axi_aruser   => m_axi_lch_aruser," :col 30)
	       ("s_axi_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 407)
	       (:desc "            s_axi_arvalid  => m_axi_lch_arvalid," :col 12)
	       ("m_axi_lch_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 407)
	       (:desc "            s_axi_arvalid  => m_axi_lch_arvalid," :col 30)
	       ("s_axi_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 408)
	       (:desc "            s_axi_arready  => m_axi_lch_arready," :col 12)
	       ("m_axi_lch_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 408)
	       (:desc "            s_axi_arready  => m_axi_lch_arready," :col 30)
	       ("s_axi_rid" :file "../files/common/tb_axi_if_converter.vhd" :line 409)
	       (:desc "            s_axi_rid      => m_axi_lch_rid," :col 12)
	       ("m_axi_lch_rid" :file "../files/common/tb_axi_if_converter.vhd" :line 409)
	       (:desc "            s_axi_rid      => m_axi_lch_rid," :col 30)
	       ("s_axi_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 410)
	       (:desc "            s_axi_rdata    => m_axi_lch_rdata," :col 12)
	       ("m_axi_lch_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 410)
	       (:desc "            s_axi_rdata    => m_axi_lch_rdata," :col 30)
	       ("s_axi_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 411)
	       (:desc "            s_axi_rresp    => m_axi_lch_rresp," :col 12)
	       ("m_axi_lch_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 411)
	       (:desc "            s_axi_rresp    => m_axi_lch_rresp," :col 30)
	       ("s_axi_rlast" :file "../files/common/tb_axi_if_converter.vhd" :line 412)
	       (:desc "            s_axi_rlast    => m_axi_lch_rlast," :col 12)
	       ("m_axi_lch_rlast" :file "../files/common/tb_axi_if_converter.vhd" :line 412)
	       (:desc "            s_axi_rlast    => m_axi_lch_rlast," :col 30)
	       ("s_axi_ruser" :file "../files/common/tb_axi_if_converter.vhd" :line 413)
	       (:desc "            s_axi_ruser    => m_axi_lch_ruser," :col 12)
	       ("m_axi_lch_ruser" :file "../files/common/tb_axi_if_converter.vhd" :line 413)
	       (:desc "            s_axi_ruser    => m_axi_lch_ruser," :col 30)
	       ("s_axi_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 414)
	       (:desc "            s_axi_rvalid   => m_axi_lch_rvalid," :col 12)
	       ("m_axi_lch_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 414)
	       (:desc "            s_axi_rvalid   => m_axi_lch_rvalid," :col 30)
	       ("s_axi_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 415)
	       (:desc "            s_axi_rready   => m_axi_lch_rready," :col 12)
	       ("m_axi_lch_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 415)
	       (:desc "            s_axi_rready   => m_axi_lch_rready," :col 30)
	       ("s_axi_awid" :file "../files/common/tb_axi_if_converter.vhd" :line 416)
	       (:desc "            s_axi_awid     => m_axi_lch_awid," :col 12)
	       ("m_axi_lch_awid" :file "../files/common/tb_axi_if_converter.vhd" :line 416)
	       (:desc "            s_axi_awid     => m_axi_lch_awid," :col 30)
	       ("s_axi_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 417)
	       (:desc "            s_axi_awaddr   => m_axi_lch_awaddr(9 downto 0)," :col 12)
	       ("m_axi_lch_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 417)
	       (:desc "            s_axi_awaddr   => m_axi_lch_awaddr(9 downto 0)," :col 30)
	       ("s_axi_awlen" :file "../files/common/tb_axi_if_converter.vhd" :line 418)
	       (:desc "            s_axi_awlen    => m_axi_lch_awlen," :col 12)
	       ("m_axi_lch_awlen" :file "../files/common/tb_axi_if_converter.vhd" :line 418)
	       (:desc "            s_axi_awlen    => m_axi_lch_awlen," :col 30)
	       ("s_axi_awsize" :file "../files/common/tb_axi_if_converter.vhd" :line 419)
	       (:desc "            s_axi_awsize   => m_axi_lch_awsize," :col 12)
	       ("m_axi_lch_awsize" :file "../files/common/tb_axi_if_converter.vhd" :line 419)
	       (:desc "            s_axi_awsize   => m_axi_lch_awsize," :col 30)
	       ("s_axi_awburst" :file "../files/common/tb_axi_if_converter.vhd" :line 420)
	       (:desc "            s_axi_awburst  => m_axi_lch_awburst," :col 12)
	       ("m_axi_lch_awburst" :file "../files/common/tb_axi_if_converter.vhd" :line 420)
	       (:desc "            s_axi_awburst  => m_axi_lch_awburst," :col 30)
	       ("s_axi_awlock" :file "../files/common/tb_axi_if_converter.vhd" :line 421)
	       (:desc "            s_axi_awlock   => m_axi_lch_awlock," :col 12)
	       ("m_axi_lch_awlock" :file "../files/common/tb_axi_if_converter.vhd" :line 421)
	       (:desc "            s_axi_awlock   => m_axi_lch_awlock," :col 30)
	       ("s_axi_awcache" :file "../files/common/tb_axi_if_converter.vhd" :line 422)
	       (:desc "            s_axi_awcache  => m_axi_lch_awcache," :col 12)
	       ("m_axi_lch_awcache" :file "../files/common/tb_axi_if_converter.vhd" :line 422)
	       (:desc "            s_axi_awcache  => m_axi_lch_awcache," :col 30)
	       ("s_axi_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 423)
	       (:desc "            s_axi_awprot   => m_axi_lch_awprot," :col 12)
	       ("m_axi_lch_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 423)
	       (:desc "            s_axi_awprot   => m_axi_lch_awprot," :col 30)
	       ("s_axi_awqos" :file "../files/common/tb_axi_if_converter.vhd" :line 424)
	       (:desc "            s_axi_awqos    => m_axi_lch_awqos," :col 12)
	       ("m_axi_lch_awqos" :file "../files/common/tb_axi_if_converter.vhd" :line 424)
	       (:desc "            s_axi_awqos    => m_axi_lch_awqos," :col 30)
	       ("s_axi_awregion" :file "../files/common/tb_axi_if_converter.vhd" :line 425)
	       (:desc "            s_axi_awregion => (others => '0')," :col 12)
	       ("s_axi_awuser" :file "../files/common/tb_axi_if_converter.vhd" :line 426)
	       (:desc "            s_axi_awuser   => m_axi_lch_awuser," :col 12)
	       ("m_axi_lch_awuser" :file "../files/common/tb_axi_if_converter.vhd" :line 426)
	       (:desc "            s_axi_awuser   => m_axi_lch_awuser," :col 30)
	       ("s_axi_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 427)
	       (:desc "            s_axi_awvalid  => m_axi_lch_awvalid," :col 12)
	       ("m_axi_lch_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 427)
	       (:desc "            s_axi_awvalid  => m_axi_lch_awvalid," :col 30)
	       ("s_axi_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 428)
	       (:desc "            s_axi_awready  => m_axi_lch_awready," :col 12)
	       ("m_axi_lch_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 428)
	       (:desc "            s_axi_awready  => m_axi_lch_awready," :col 30)
	       ("s_axi_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 429)
	       (:desc "            s_axi_wdata    => m_axi_lch_wdata," :col 12)
	       ("m_axi_lch_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 429)
	       (:desc "            s_axi_wdata    => m_axi_lch_wdata," :col 30)
	       ("s_axi_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 430)
	       (:desc "            s_axi_wstrb    => m_axi_lch_wstrb," :col 12)
	       ("m_axi_lch_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 430)
	       (:desc "            s_axi_wstrb    => m_axi_lch_wstrb," :col 30)
	       ("s_axi_wlast" :file "../files/common/tb_axi_if_converter.vhd" :line 431)
	       (:desc "            s_axi_wlast    => m_axi_lch_wlast," :col 12)
	       ("m_axi_lch_wlast" :file "../files/common/tb_axi_if_converter.vhd" :line 431)
	       (:desc "            s_axi_wlast    => m_axi_lch_wlast," :col 30)
	       ("s_axi_wuser" :file "../files/common/tb_axi_if_converter.vhd" :line 432)
	       (:desc "            s_axi_wuser    => m_axi_lch_wuser," :col 12)
	       ("m_axi_lch_wuser" :file "../files/common/tb_axi_if_converter.vhd" :line 432)
	       (:desc "            s_axi_wuser    => m_axi_lch_wuser," :col 30)
	       ("s_axi_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 433)
	       (:desc "            s_axi_wvalid   => m_axi_lch_wvalid," :col 12)
	       ("m_axi_lch_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 433)
	       (:desc "            s_axi_wvalid   => m_axi_lch_wvalid," :col 30)
	       ("s_axi_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 434)
	       (:desc "            s_axi_wready   => m_axi_lch_wready," :col 12)
	       ("m_axi_lch_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 434)
	       (:desc "            s_axi_wready   => m_axi_lch_wready," :col 30)
	       ("s_axi_bid" :file "../files/common/tb_axi_if_converter.vhd" :line 435)
	       (:desc "            s_axi_bid      => m_axi_lch_bid," :col 12)
	       ("m_axi_lch_bid" :file "../files/common/tb_axi_if_converter.vhd" :line 435)
	       (:desc "            s_axi_bid      => m_axi_lch_bid," :col 30)
	       ("s_axi_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 436)
	       (:desc "            s_axi_bresp    => m_axi_lch_bresp," :col 12)
	       ("m_axi_lch_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 436)
	       (:desc "            s_axi_bresp    => m_axi_lch_bresp," :col 30)
	       ("s_axi_buser" :file "../files/common/tb_axi_if_converter.vhd" :line 437)
	       (:desc "            s_axi_buser    => m_axi_lch_buser," :col 12)
	       ("m_axi_lch_buser" :file "../files/common/tb_axi_if_converter.vhd" :line 437)
	       (:desc "            s_axi_buser    => m_axi_lch_buser," :col 30)
	       ("s_axi_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 438)
	       (:desc "            s_axi_bvalid   => m_axi_lch_bvalid," :col 12)
	       ("m_axi_lch_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 438)
	       (:desc "            s_axi_bvalid   => m_axi_lch_bvalid," :col 30)
	       ("s_axi_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 439)
	       (:desc "            s_axi_bready   => m_axi_lch_bready" :col 12)
	       ("m_axi_lch_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 439)
	       (:desc "            s_axi_bready   => m_axi_lch_bready" :col 30)
	       ("I_SLAVEMODEL_R" :file "../files/common/tb_axi_if_converter.vhd" :line 443)
	       (:desc "    I_SLAVEMODEL_R : entity xil_defaultlib.s_axi_model" :col 4)
	       ("xil_defaultlib" :file "../files/common/tb_axi_if_converter.vhd" :line 443)
	       (:desc "    I_SLAVEMODEL_R : entity xil_defaultlib.s_axi_model" :col 28)
	       ("s_axi_model" :file "../files/common/tb_axi_if_converter.vhd" :line 443)
	       (:desc "    I_SLAVEMODEL_R : entity xil_defaultlib.s_axi_model" :col 43)
	       ("s_axi_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 445)
	       (:desc "            s_axi_aclk     => m_axi_rch_aclk," :col 12)
	       ("m_axi_rch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 445)
	       (:desc "            s_axi_aclk     => m_axi_rch_aclk," :col 30)
	       ("s_axi_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 446)
	       (:desc "            s_axi_aresetn  => m_axi_rch_aresetn," :col 12)
	       ("m_axi_rch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 446)
	       (:desc "            s_axi_aresetn  => m_axi_rch_aresetn," :col 30)
	       ("s_axi_arid" :file "../files/common/tb_axi_if_converter.vhd" :line 447)
	       (:desc "            s_axi_arid     => m_axi_rch_arid," :col 12)
	       ("m_axi_rch_arid" :file "../files/common/tb_axi_if_converter.vhd" :line 447)
	       (:desc "            s_axi_arid     => m_axi_rch_arid," :col 30)
	       ("s_axi_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 448)
	       (:desc "            s_axi_araddr   => m_axi_rch_araddr(9 downto 0)," :col 12)
	       ("m_axi_rch_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 448)
	       (:desc "            s_axi_araddr   => m_axi_rch_araddr(9 downto 0)," :col 30)
	       ("s_axi_arlen" :file "../files/common/tb_axi_if_converter.vhd" :line 449)
	       (:desc "            s_axi_arlen    => m_axi_rch_arlen," :col 12)
	       ("m_axi_rch_arlen" :file "../files/common/tb_axi_if_converter.vhd" :line 449)
	       (:desc "            s_axi_arlen    => m_axi_rch_arlen," :col 30)
	       ("s_axi_arsize" :file "../files/common/tb_axi_if_converter.vhd" :line 450)
	       (:desc "            s_axi_arsize   => m_axi_rch_arsize," :col 12)
	       ("m_axi_rch_arsize" :file "../files/common/tb_axi_if_converter.vhd" :line 450)
	       (:desc "            s_axi_arsize   => m_axi_rch_arsize," :col 30)
	       ("s_axi_arburst" :file "../files/common/tb_axi_if_converter.vhd" :line 451)
	       (:desc "            s_axi_arburst  => m_axi_rch_arburst," :col 12)
	       ("m_axi_rch_arburst" :file "../files/common/tb_axi_if_converter.vhd" :line 451)
	       (:desc "            s_axi_arburst  => m_axi_rch_arburst," :col 30)
	       ("s_axi_arlock" :file "../files/common/tb_axi_if_converter.vhd" :line 452)
	       (:desc "            s_axi_arlock   => m_axi_rch_arlock," :col 12)
	       ("m_axi_rch_arlock" :file "../files/common/tb_axi_if_converter.vhd" :line 452)
	       (:desc "            s_axi_arlock   => m_axi_rch_arlock," :col 30)
	       ("s_axi_arcache" :file "../files/common/tb_axi_if_converter.vhd" :line 453)
	       (:desc "            s_axi_arcache  => m_axi_rch_arcache," :col 12)
	       ("m_axi_rch_arcache" :file "../files/common/tb_axi_if_converter.vhd" :line 453)
	       (:desc "            s_axi_arcache  => m_axi_rch_arcache," :col 30)
	       ("s_axi_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 454)
	       (:desc "            s_axi_arprot   => m_axi_rch_arprot," :col 12)
	       ("m_axi_rch_arprot" :file "../files/common/tb_axi_if_converter.vhd" :line 454)
	       (:desc "            s_axi_arprot   => m_axi_rch_arprot," :col 30)
	       ("s_axi_arqos" :file "../files/common/tb_axi_if_converter.vhd" :line 455)
	       (:desc "            s_axi_arqos    => m_axi_rch_arqos," :col 12)
	       ("m_axi_rch_arqos" :file "../files/common/tb_axi_if_converter.vhd" :line 455)
	       (:desc "            s_axi_arqos    => m_axi_rch_arqos," :col 30)
	       ("s_axi_arregion" :file "../files/common/tb_axi_if_converter.vhd" :line 456)
	       (:desc "            s_axi_arregion => (others => '0')," :col 12)
	       ("s_axi_aruser" :file "../files/common/tb_axi_if_converter.vhd" :line 457)
	       (:desc "            s_axi_aruser   => m_axi_rch_aruser," :col 12)
	       ("m_axi_rch_aruser" :file "../files/common/tb_axi_if_converter.vhd" :line 457)
	       (:desc "            s_axi_aruser   => m_axi_rch_aruser," :col 30)
	       ("s_axi_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 458)
	       (:desc "            s_axi_arvalid  => m_axi_rch_arvalid," :col 12)
	       ("m_axi_rch_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 458)
	       (:desc "            s_axi_arvalid  => m_axi_rch_arvalid," :col 30)
	       ("s_axi_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 459)
	       (:desc "            s_axi_arready  => m_axi_rch_arready," :col 12)
	       ("m_axi_rch_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 459)
	       (:desc "            s_axi_arready  => m_axi_rch_arready," :col 30)
	       ("s_axi_rid" :file "../files/common/tb_axi_if_converter.vhd" :line 460)
	       (:desc "            s_axi_rid      => m_axi_rch_rid," :col 12)
	       ("m_axi_rch_rid" :file "../files/common/tb_axi_if_converter.vhd" :line 460)
	       (:desc "            s_axi_rid      => m_axi_rch_rid," :col 30)
	       ("s_axi_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 461)
	       (:desc "            s_axi_rdata    => m_axi_rch_rdata," :col 12)
	       ("m_axi_rch_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 461)
	       (:desc "            s_axi_rdata    => m_axi_rch_rdata," :col 30)
	       ("s_axi_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 462)
	       (:desc "            s_axi_rresp    => m_axi_rch_rresp," :col 12)
	       ("m_axi_rch_rresp" :file "../files/common/tb_axi_if_converter.vhd" :line 462)
	       (:desc "            s_axi_rresp    => m_axi_rch_rresp," :col 30)
	       ("s_axi_rlast" :file "../files/common/tb_axi_if_converter.vhd" :line 463)
	       (:desc "            s_axi_rlast    => m_axi_rch_rlast," :col 12)
	       ("m_axi_rch_rlast" :file "../files/common/tb_axi_if_converter.vhd" :line 463)
	       (:desc "            s_axi_rlast    => m_axi_rch_rlast," :col 30)
	       ("s_axi_ruser" :file "../files/common/tb_axi_if_converter.vhd" :line 464)
	       (:desc "            s_axi_ruser    => m_axi_rch_ruser," :col 12)
	       ("m_axi_rch_ruser" :file "../files/common/tb_axi_if_converter.vhd" :line 464)
	       (:desc "            s_axi_ruser    => m_axi_rch_ruser," :col 30)
	       ("s_axi_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 465)
	       (:desc "            s_axi_rvalid   => m_axi_rch_rvalid," :col 12)
	       ("m_axi_rch_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 465)
	       (:desc "            s_axi_rvalid   => m_axi_rch_rvalid," :col 30)
	       ("s_axi_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 466)
	       (:desc "            s_axi_rready   => m_axi_rch_rready," :col 12)
	       ("m_axi_rch_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 466)
	       (:desc "            s_axi_rready   => m_axi_rch_rready," :col 30)
	       ("s_axi_awid" :file "../files/common/tb_axi_if_converter.vhd" :line 467)
	       (:desc "            s_axi_awid     => m_axi_rch_awid," :col 12)
	       ("m_axi_rch_awid" :file "../files/common/tb_axi_if_converter.vhd" :line 467)
	       (:desc "            s_axi_awid     => m_axi_rch_awid," :col 30)
	       ("s_axi_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 468)
	       (:desc "            s_axi_awaddr   => m_axi_rch_awaddr(9 downto 0)," :col 12)
	       ("m_axi_rch_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 468)
	       (:desc "            s_axi_awaddr   => m_axi_rch_awaddr(9 downto 0)," :col 30)
	       ("s_axi_awlen" :file "../files/common/tb_axi_if_converter.vhd" :line 469)
	       (:desc "            s_axi_awlen    => m_axi_rch_awlen," :col 12)
	       ("m_axi_rch_awlen" :file "../files/common/tb_axi_if_converter.vhd" :line 469)
	       (:desc "            s_axi_awlen    => m_axi_rch_awlen," :col 30)
	       ("s_axi_awsize" :file "../files/common/tb_axi_if_converter.vhd" :line 470)
	       (:desc "            s_axi_awsize   => m_axi_rch_awsize," :col 12)
	       ("m_axi_rch_awsize" :file "../files/common/tb_axi_if_converter.vhd" :line 470)
	       (:desc "            s_axi_awsize   => m_axi_rch_awsize," :col 30)
	       ("s_axi_awburst" :file "../files/common/tb_axi_if_converter.vhd" :line 471)
	       (:desc "            s_axi_awburst  => m_axi_rch_awburst," :col 12)
	       ("m_axi_rch_awburst" :file "../files/common/tb_axi_if_converter.vhd" :line 471)
	       (:desc "            s_axi_awburst  => m_axi_rch_awburst," :col 30)
	       ("s_axi_awlock" :file "../files/common/tb_axi_if_converter.vhd" :line 472)
	       (:desc "            s_axi_awlock   => m_axi_rch_awlock," :col 12)
	       ("m_axi_rch_awlock" :file "../files/common/tb_axi_if_converter.vhd" :line 472)
	       (:desc "            s_axi_awlock   => m_axi_rch_awlock," :col 30)
	       ("s_axi_awcache" :file "../files/common/tb_axi_if_converter.vhd" :line 473)
	       (:desc "            s_axi_awcache  => m_axi_rch_awcache," :col 12)
	       ("m_axi_rch_awcache" :file "../files/common/tb_axi_if_converter.vhd" :line 473)
	       (:desc "            s_axi_awcache  => m_axi_rch_awcache," :col 30)
	       ("s_axi_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 474)
	       (:desc "            s_axi_awprot   => m_axi_rch_awprot," :col 12)
	       ("m_axi_rch_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 474)
	       (:desc "            s_axi_awprot   => m_axi_rch_awprot," :col 30)
	       ("s_axi_awqos" :file "../files/common/tb_axi_if_converter.vhd" :line 475)
	       (:desc "            s_axi_awqos    => m_axi_rch_awqos," :col 12)
	       ("m_axi_rch_awqos" :file "../files/common/tb_axi_if_converter.vhd" :line 475)
	       (:desc "            s_axi_awqos    => m_axi_rch_awqos," :col 30)
	       ("s_axi_awregion" :file "../files/common/tb_axi_if_converter.vhd" :line 476)
	       (:desc "            s_axi_awregion => (others => '0')," :col 12)
	       ("s_axi_awuser" :file "../files/common/tb_axi_if_converter.vhd" :line 477)
	       (:desc "            s_axi_awuser   => m_axi_rch_awuser," :col 12)
	       ("m_axi_rch_awuser" :file "../files/common/tb_axi_if_converter.vhd" :line 477)
	       (:desc "            s_axi_awuser   => m_axi_rch_awuser," :col 30)
	       ("s_axi_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 478)
	       (:desc "            s_axi_awvalid  => m_axi_rch_awvalid," :col 12)
	       ("m_axi_rch_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 478)
	       (:desc "            s_axi_awvalid  => m_axi_rch_awvalid," :col 30)
	       ("s_axi_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 479)
	       (:desc "            s_axi_awready  => m_axi_rch_awready," :col 12)
	       ("m_axi_rch_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 479)
	       (:desc "            s_axi_awready  => m_axi_rch_awready," :col 30)
	       ("s_axi_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 480)
	       (:desc "            s_axi_wdata    => m_axi_rch_wdata," :col 12)
	       ("m_axi_rch_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 480)
	       (:desc "            s_axi_wdata    => m_axi_rch_wdata," :col 30)
	       ("s_axi_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 481)
	       (:desc "            s_axi_wstrb    => m_axi_rch_wstrb," :col 12)
	       ("m_axi_rch_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 481)
	       (:desc "            s_axi_wstrb    => m_axi_rch_wstrb," :col 30)
	       ("s_axi_wlast" :file "../files/common/tb_axi_if_converter.vhd" :line 482)
	       (:desc "            s_axi_wlast    => m_axi_rch_wlast," :col 12)
	       ("m_axi_rch_wlast" :file "../files/common/tb_axi_if_converter.vhd" :line 482)
	       (:desc "            s_axi_wlast    => m_axi_rch_wlast," :col 30)
	       ("s_axi_wuser" :file "../files/common/tb_axi_if_converter.vhd" :line 483)
	       (:desc "            s_axi_wuser    => m_axi_rch_wuser," :col 12)
	       ("m_axi_rch_wuser" :file "../files/common/tb_axi_if_converter.vhd" :line 483)
	       (:desc "            s_axi_wuser    => m_axi_rch_wuser," :col 30)
	       ("s_axi_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 484)
	       (:desc "            s_axi_wvalid   => m_axi_rch_wvalid," :col 12)
	       ("m_axi_rch_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 484)
	       (:desc "            s_axi_wvalid   => m_axi_rch_wvalid," :col 30)
	       ("s_axi_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 485)
	       (:desc "            s_axi_wready   => m_axi_rch_wready," :col 12)
	       ("m_axi_rch_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 485)
	       (:desc "            s_axi_wready   => m_axi_rch_wready," :col 30)
	       ("s_axi_bid" :file "../files/common/tb_axi_if_converter.vhd" :line 486)
	       (:desc "            s_axi_bid      => m_axi_rch_bid," :col 12)
	       ("m_axi_rch_bid" :file "../files/common/tb_axi_if_converter.vhd" :line 486)
	       (:desc "            s_axi_bid      => m_axi_rch_bid," :col 30)
	       ("s_axi_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 487)
	       (:desc "            s_axi_bresp    => m_axi_rch_bresp," :col 12)
	       ("m_axi_rch_bresp" :file "../files/common/tb_axi_if_converter.vhd" :line 487)
	       (:desc "            s_axi_bresp    => m_axi_rch_bresp," :col 30)
	       ("s_axi_buser" :file "../files/common/tb_axi_if_converter.vhd" :line 488)
	       (:desc "            s_axi_buser    => m_axi_rch_buser," :col 12)
	       ("m_axi_rch_buser" :file "../files/common/tb_axi_if_converter.vhd" :line 488)
	       (:desc "            s_axi_buser    => m_axi_rch_buser," :col 30)
	       ("s_axi_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 489)
	       (:desc "            s_axi_bvalid   => m_axi_rch_bvalid," :col 12)
	       ("m_axi_rch_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 489)
	       (:desc "            s_axi_bvalid   => m_axi_rch_bvalid," :col 30)
	       ("s_axi_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 490)
	       (:desc "            s_axi_bready   => m_axi_rch_bready" :col 12)
	       ("m_axi_rch_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 490)
	       (:desc "            s_axi_bready   => m_axi_rch_bready" :col 30)
	       ("clk" :file "../files/common/tb_axi_if_converter.vhd" :line 496)
	       (:desc "    clk <= (not clk and not stop_clock) after AXI_CLK_T/2;" :col 16)
	       ("stop_clock" :file "../files/common/tb_axi_if_converter.vhd" :line 496)
	       (:desc "    clk <= (not clk and not stop_clock) after AXI_CLK_T/2;" :col 28)
	       ("AXI_CLK_T" :file "../files/common/tb_axi_if_converter.vhd" :line 496)
	       (:desc "    clk <= (not clk and not stop_clock) after AXI_CLK_T/2;" :col 46)
	       ("s_axi_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 499)
	       (:desc "    s_axi_aclk      <= clk;" :col 4)
	       ("clk" :file "../files/common/tb_axi_if_converter.vhd" :line 499)
	       (:desc "    s_axi_aclk      <= clk;" :col 23)
	       ("m_axi_conf_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 500)
	       (:desc "    m_axi_conf_aclk <= clk;" :col 4)
	       ("clk" :file "../files/common/tb_axi_if_converter.vhd" :line 500)
	       (:desc "    m_axi_conf_aclk <= clk;" :col 23)
	       ("s_axis_lch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 501)
	       (:desc "    s_axis_lch_aclk <= clk;" :col 4)
	       ("clk" :file "../files/common/tb_axi_if_converter.vhd" :line 501)
	       (:desc "    s_axis_lch_aclk <= clk;" :col 23)
	       ("s_axis_rch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 502)
	       (:desc "    s_axis_rch_aclk <= clk;" :col 4)
	       ("clk" :file "../files/common/tb_axi_if_converter.vhd" :line 502)
	       (:desc "    s_axis_rch_aclk <= clk;" :col 23)
	       ("m_axi_lch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 503)
	       (:desc "    m_axi_lch_aclk  <= clk;" :col 4)
	       ("clk" :file "../files/common/tb_axi_if_converter.vhd" :line 503)
	       (:desc "    m_axi_lch_aclk  <= clk;" :col 23)
	       ("m_axi_rch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 504)
	       (:desc "    m_axi_rch_aclk  <= clk;" :col 4)
	       ("clk" :file "../files/common/tb_axi_if_converter.vhd" :line 504)
	       (:desc "    m_axi_rch_aclk  <= clk;" :col 23)
	       ("m_axis_lch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 505)
	       (:desc "    m_axis_lch_aclk  <= clk;" :col 4)
	       ("clk" :file "../files/common/tb_axi_if_converter.vhd" :line 505)
	       (:desc "    m_axis_lch_aclk  <= clk;" :col 24)
	       ("m_axis_rch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 506)
	       (:desc "    m_axis_rch_aclk  <= clk;" :col 4)
	       ("clk" :file "../files/common/tb_axi_if_converter.vhd" :line 506)
	       (:desc "    m_axis_rch_aclk  <= clk;" :col 24)
	       ("s_axi_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 508)
	       (:desc "    s_axi_aresetn      <= resetn;" :col 4)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 508)
	       (:desc "    s_axi_aresetn      <= resetn;" :col 26)
	       ("m_axi_conf_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 509)
	       (:desc "    m_axi_conf_aresetn <= resetn;" :col 4)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 509)
	       (:desc "    m_axi_conf_aresetn <= resetn;" :col 26)
	       ("s_axis_lch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 510)
	       (:desc "    s_axis_lch_aresetn <= resetn;" :col 4)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 510)
	       (:desc "    s_axis_lch_aresetn <= resetn;" :col 26)
	       ("s_axis_rch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 511)
	       (:desc "    s_axis_rch_aresetn <= resetn;" :col 4)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 511)
	       (:desc "    s_axis_rch_aresetn <= resetn;" :col 26)
	       ("m_axi_lch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 512)
	       (:desc "    m_axi_lch_aresetn  <= resetn;" :col 4)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 512)
	       (:desc "    m_axi_lch_aresetn  <= resetn;" :col 26)
	       ("m_axi_rch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 513)
	       (:desc "    m_axi_rch_aresetn  <= resetn;" :col 4)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 513)
	       (:desc "    m_axi_rch_aresetn  <= resetn;" :col 26)
	       ("m_axis_lch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 514)
	       (:desc "    m_axis_lch_aresetn  <= resetn;" :col 4)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 514)
	       (:desc "    m_axis_lch_aresetn  <= resetn;" :col 27)
	       ("m_axis_rch_aresetn" :file "../files/common/tb_axi_if_converter.vhd" :line 515)
	       (:desc "    m_axis_rch_aresetn  <= resetn;" :col 4)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 515)
	       (:desc "    m_axis_rch_aresetn  <= resetn;" :col 27)
	       ("s_bfm_in_r" :file "../files/common/tb_axi_if_converter.vhd" :line 518)
	       (:desc "    s_bfm_in_r                                                                                        <= (s_axi_aclk, s_axi_arready, s_axi_rready, s_axi_rvalid);" :col 4)
	       ("s_axi_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 518)
	       (:desc "    s_bfm_in_r                                                                                        <= (s_axi_aclk, s_axi_arready, s_axi_rready, s_axi_rvalid);" :col 106)
	       ("s_axi_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 518)
	       (:desc "    s_bfm_in_r                                                                                        <= (s_axi_aclk, s_axi_arready, s_axi_rready, s_axi_rvalid);" :col 118)
	       ("s_axi_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 518)
	       (:desc "    s_bfm_in_r                                                                                        <= (s_axi_aclk, s_axi_arready, s_axi_rready, s_axi_rvalid);" :col 133)
	       ("s_axi_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 518)
	       (:desc "    s_bfm_in_r                                                                                        <= (s_axi_aclk, s_axi_arready, s_axi_rready, s_axi_rvalid);" :col 147)
	       ("s_axi_araddr" :file "../files/common/tb_axi_if_converter.vhd" :line 519)
	       (:desc "    (s_axi_araddr, s_axi_arvalid, s_axi_rready)                                                       <= s_bfm_out_r;" :col 5)
	       ("s_axi_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 519)
	       (:desc "    (s_axi_araddr, s_axi_arvalid, s_axi_rready)                                                       <= s_bfm_out_r;" :col 19)
	       ("s_axi_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 519)
	       (:desc "    (s_axi_araddr, s_axi_arvalid, s_axi_rready)                                                       <= s_bfm_out_r;" :col 34)
	       ("s_bfm_out_r" :file "../files/common/tb_axi_if_converter.vhd" :line 519)
	       (:desc "    (s_axi_araddr, s_axi_arvalid, s_axi_rready)                                                       <= s_bfm_out_r;" :col 105)
	       ("s_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 520)
	       (:desc "    s_bfm_in_w                                                                                        <= (s_axi_aclk, s_axi_awready, s_axi_wready, s_axi_bvalid);" :col 4)
	       ("s_axi_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 520)
	       (:desc "    s_bfm_in_w                                                                                        <= (s_axi_aclk, s_axi_awready, s_axi_wready, s_axi_bvalid);" :col 106)
	       ("s_axi_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 520)
	       (:desc "    s_bfm_in_w                                                                                        <= (s_axi_aclk, s_axi_awready, s_axi_wready, s_axi_bvalid);" :col 118)
	       ("s_axi_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 520)
	       (:desc "    s_bfm_in_w                                                                                        <= (s_axi_aclk, s_axi_awready, s_axi_wready, s_axi_bvalid);" :col 133)
	       ("s_axi_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 520)
	       (:desc "    s_bfm_in_w                                                                                        <= (s_axi_aclk, s_axi_awready, s_axi_wready, s_axi_bvalid);" :col 147)
	       ("s_axi_awaddr" :file "../files/common/tb_axi_if_converter.vhd" :line 521)
	       (:desc "    (s_axi_awaddr, s_axi_wdata, s_axi_wstrb, s_axi_awprot, s_axi_awvalid, s_axi_wvalid, s_axi_bready) <= s_bfm_out_w;" :col 5)
	       ("s_axi_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 521)
	       (:desc "    (s_axi_awaddr, s_axi_wdata, s_axi_wstrb, s_axi_awprot, s_axi_awvalid, s_axi_wvalid, s_axi_bready) <= s_bfm_out_w;" :col 19)
	       ("s_axi_wstrb" :file "../files/common/tb_axi_if_converter.vhd" :line 521)
	       (:desc "    (s_axi_awaddr, s_axi_wdata, s_axi_wstrb, s_axi_awprot, s_axi_awvalid, s_axi_wvalid, s_axi_bready) <= s_bfm_out_w;" :col 32)
	       ("s_axi_awprot" :file "../files/common/tb_axi_if_converter.vhd" :line 521)
	       (:desc "    (s_axi_awaddr, s_axi_wdata, s_axi_wstrb, s_axi_awprot, s_axi_awvalid, s_axi_wvalid, s_axi_bready) <= s_bfm_out_w;" :col 45)
	       ("s_axi_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 521)
	       (:desc "    (s_axi_awaddr, s_axi_wdata, s_axi_wstrb, s_axi_awprot, s_axi_awvalid, s_axi_wvalid, s_axi_bready) <= s_bfm_out_w;" :col 59)
	       ("s_axi_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 521)
	       (:desc "    (s_axi_awaddr, s_axi_wdata, s_axi_wstrb, s_axi_awprot, s_axi_awvalid, s_axi_wvalid, s_axi_bready) <= s_bfm_out_w;" :col 74)
	       ("s_axi_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 521)
	       (:desc "    (s_axi_awaddr, s_axi_wdata, s_axi_wstrb, s_axi_awprot, s_axi_awvalid, s_axi_wvalid, s_axi_bready) <= s_bfm_out_w;" :col 88)
	       ("s_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 521)
	       (:desc "    (s_axi_awaddr, s_axi_wdata, s_axi_wstrb, s_axi_awprot, s_axi_awvalid, s_axi_wvalid, s_axi_bready) <= s_bfm_out_w;" :col 105)
	       ("m_bfm_in_r" :file "../files/common/tb_axi_if_converter.vhd" :line 523)
	       (:desc "    m_bfm_in_r                                                 <= (m_axi_conf_aclk, m_axi_conf_arvalid, m_axi_conf_rready);" :col 4)
	       ("m_axi_conf_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 523)
	       (:desc "    m_bfm_in_r                                                 <= (m_axi_conf_aclk, m_axi_conf_arvalid, m_axi_conf_rready);" :col 67)
	       ("m_axi_conf_arvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 523)
	       (:desc "    m_bfm_in_r                                                 <= (m_axi_conf_aclk, m_axi_conf_arvalid, m_axi_conf_rready);" :col 84)
	       ("m_axi_conf_rready" :file "../files/common/tb_axi_if_converter.vhd" :line 523)
	       (:desc "    m_bfm_in_r                                                 <= (m_axi_conf_aclk, m_axi_conf_arvalid, m_axi_conf_rready);" :col 104)
	       ("m_axi_conf_arready" :file "../files/common/tb_axi_if_converter.vhd" :line 524)
	       (:desc "    (m_axi_conf_arready, m_axi_conf_rvalid, m_axi_conf_rdata)  <= m_bfm_out_r;" :col 5)
	       ("m_axi_conf_rvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 524)
	       (:desc "    (m_axi_conf_arready, m_axi_conf_rvalid, m_axi_conf_rdata)  <= m_bfm_out_r;" :col 25)
	       ("m_axi_conf_rdata" :file "../files/common/tb_axi_if_converter.vhd" :line 524)
	       (:desc "    (m_axi_conf_arready, m_axi_conf_rvalid, m_axi_conf_rdata)  <= m_bfm_out_r;" :col 44)
	       ("m_bfm_out_r" :file "../files/common/tb_axi_if_converter.vhd" :line 524)
	       (:desc "    (m_axi_conf_arready, m_axi_conf_rvalid, m_axi_conf_rdata)  <= m_bfm_out_r;" :col 66)
	       ("m_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 525)
	       (:desc "    m_bfm_in_w                                                 <= (m_axi_conf_aclk, m_axi_conf_awvalid, m_axi_conf_wvalid, m_axi_conf_wdata, m_axi_conf_bready);" :col 4)
	       ("m_axi_conf_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 525)
	       (:desc "    m_bfm_in_w                                                 <= (m_axi_conf_aclk, m_axi_conf_awvalid, m_axi_conf_wvalid, m_axi_conf_wdata, m_axi_conf_bready);" :col 67)
	       ("m_axi_conf_awvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 525)
	       (:desc "    m_bfm_in_w                                                 <= (m_axi_conf_aclk, m_axi_conf_awvalid, m_axi_conf_wvalid, m_axi_conf_wdata, m_axi_conf_bready);" :col 84)
	       ("m_axi_conf_wvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 525)
	       (:desc "    m_bfm_in_w                                                 <= (m_axi_conf_aclk, m_axi_conf_awvalid, m_axi_conf_wvalid, m_axi_conf_wdata, m_axi_conf_bready);" :col 104)
	       ("m_axi_conf_wdata" :file "../files/common/tb_axi_if_converter.vhd" :line 525)
	       (:desc "    m_bfm_in_w                                                 <= (m_axi_conf_aclk, m_axi_conf_awvalid, m_axi_conf_wvalid, m_axi_conf_wdata, m_axi_conf_bready);" :col 123)
	       ("m_axi_conf_bready" :file "../files/common/tb_axi_if_converter.vhd" :line 525)
	       (:desc "    m_bfm_in_w                                                 <= (m_axi_conf_aclk, m_axi_conf_awvalid, m_axi_conf_wvalid, m_axi_conf_wdata, m_axi_conf_bready);" :col 141)
	       ("m_axi_conf_awready" :file "../files/common/tb_axi_if_converter.vhd" :line 526)
	       (:desc "    (m_axi_conf_awready, m_axi_conf_wready, m_axi_conf_bvalid) <= m_bfm_out_w;" :col 5)
	       ("m_axi_conf_wready" :file "../files/common/tb_axi_if_converter.vhd" :line 526)
	       (:desc "    (m_axi_conf_awready, m_axi_conf_wready, m_axi_conf_bvalid) <= m_bfm_out_w;" :col 25)
	       ("m_axi_conf_bvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 526)
	       (:desc "    (m_axi_conf_awready, m_axi_conf_wready, m_axi_conf_bvalid) <= m_bfm_out_w;" :col 44)
	       ("m_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 526)
	       (:desc "    (m_axi_conf_awready, m_axi_conf_wready, m_axi_conf_bvalid) <= m_bfm_out_w;" :col 66)
	       ("main" :file "../files/common/tb_axi_if_converter.vhd" :line 530)
	       (:desc "    main : process" :col 4)
	       ("init_values" :file "../files/common/tb_axi_if_converter.vhd" :line 531)
	       (:desc "        procedure init_values is" :col 18)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 533)
	       (:desc "            resetn <= '0';" :col 12)
	       ("AXI_CLK_T" :file "../files/common/tb_axi_if_converter.vhd" :line 534)
	       (:desc "            wait for (5*AXI_CLK_T);" :col 24)
	       ("resetn" :file "../files/common/tb_axi_if_converter.vhd" :line 535)
	       (:desc "            resetn <= '1';" :col 12)
	       ("AXI_CLK_T" :file "../files/common/tb_axi_if_converter.vhd" :line 536)
	       (:desc "            wait for (5*AXI_CLK_T);" :col 24)
	       ("init_values" :file "../files/common/tb_axi_if_converter.vhd" :line 537)
	       (:desc "        end init_values;" :col 12)
	       ("rx_data" :file "../files/common/tb_axi_if_converter.vhd" :line 540)
	       (:desc "        procedure rx_data (signal tvalid : out std_logic; signal tdata : inout std_logic_vector(63 downto 0); constant RX_DATA_AMOUNT : natural := 128) is" :col 18)
	       ("tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 540)
	       (:desc "        procedure rx_data (signal tvalid : out std_logic; signal tdata : inout std_logic_vector(63 downto 0); constant RX_DATA_AMOUNT : natural := 128) is" :col 34)
	       ("std_logic" :file "../files/common/tb_axi_if_converter.vhd" :line 540)
	       (:desc "        procedure rx_data (signal tvalid : out std_logic; signal tdata : inout std_logic_vector(63 downto 0); constant RX_DATA_AMOUNT : natural := 128) is" :col 47)
	       ("tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 540)
	       (:desc "        procedure rx_data (signal tvalid : out std_logic; signal tdata : inout std_logic_vector(63 downto 0); constant RX_DATA_AMOUNT : natural := 128) is" :col 65)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 540)
	       (:desc "        procedure rx_data (signal tvalid : out std_logic; signal tdata : inout std_logic_vector(63 downto 0); constant RX_DATA_AMOUNT : natural := 128) is" :col 79)
	       ("RX_DATA_AMOUNT" :file "../files/common/tb_axi_if_converter.vhd" :line 540)
	       (:desc "        procedure rx_data (signal tvalid : out std_logic; signal tdata : inout std_logic_vector(63 downto 0); constant RX_DATA_AMOUNT : natural := 128) is" :col 119)
	       ("natural" :file "../files/common/tb_axi_if_converter.vhd" :line 540)
	       (:desc "        procedure rx_data (signal tvalid : out std_logic; signal tdata : inout std_logic_vector(63 downto 0); constant RX_DATA_AMOUNT : natural := 128) is" :col 136)
	       ("rising_edge" :file "../files/common/tb_axi_if_converter.vhd" :line 542)
	       (:desc "            wait until (rising_edge(s_axis_lch_aclk));" :col 24)
	       ("s_axis_lch_aclk" :file "../files/common/tb_axi_if_converter.vhd" :line 542)
	       (:desc "            wait until (rising_edge(s_axis_lch_aclk));" :col 36)
	       ("tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 543)
	       (:desc "            tvalid <= '1';" :col 12)
	       ("AXI_CLK_T" :file "../files/common/tb_axi_if_converter.vhd" :line 544)
	       (:desc "            wait for AXI_CLK_T;" :col 21)
	       ("i" :file "../files/common/tb_axi_if_converter.vhd" :line 545)
	       (:desc "            for i in 1 to RX_DATA_AMOUNT loop" :col 16)
	       ("RX_DATA_AMOUNT" :file "../files/common/tb_axi_if_converter.vhd" :line 545)
	       (:desc "            for i in 1 to RX_DATA_AMOUNT loop" :col 26)
	       ("tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 546)
	       (:desc "                tdata <= std_logic_vector(unsigned(tdata) + to_unsigned(1, 64));" :col 51)
	       ("std_logic_vector" :file "../files/common/tb_axi_if_converter.vhd" :line 546)
	       (:desc "                tdata <= std_logic_vector(unsigned(tdata) + to_unsigned(1, 64));" :col 25)
	       ("unsigned" :file "../files/common/tb_axi_if_converter.vhd" :line 546)
	       (:desc "                tdata <= std_logic_vector(unsigned(tdata) + to_unsigned(1, 64));" :col 42)
	       ("to_unsigned" :file "../files/common/tb_axi_if_converter.vhd" :line 546)
	       (:desc "                tdata <= std_logic_vector(unsigned(tdata) + to_unsigned(1, 64));" :col 60)
	       ("AXI_CLK_T" :file "../files/common/tb_axi_if_converter.vhd" :line 547)
	       (:desc "                wait for AXI_CLK_T;" :col 25)
	       ("tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 549)
	       (:desc "            tvalid <= '0';" :col 12)
	       ("AXI_CLK_T" :file "../files/common/tb_axi_if_converter.vhd" :line 550)
	       (:desc "            wait for AXI_CLK_T;" :col 21)
	       ("rx_data" :file "../files/common/tb_axi_if_converter.vhd" :line 551)
	       (:desc "        end procedure rx_data;" :col 22)
	       ("init_values" :file "../files/common/tb_axi_if_converter.vhd" :line 556)
	       (:desc "        init_values;" :col 8)
	       ("read_control_reg" :file "../files/common/tb_axi_if_converter.vhd" :line 557)
	       (:desc "        read_control_reg(s_bfm_in_r, s_bfm_out_r);" :col 8)
	       ("s_bfm_in_r" :file "../files/common/tb_axi_if_converter.vhd" :line 557)
	       (:desc "        read_control_reg(s_bfm_in_r, s_bfm_out_r);" :col 25)
	       ("s_bfm_out_r" :file "../files/common/tb_axi_if_converter.vhd" :line 557)
	       (:desc "        read_control_reg(s_bfm_in_r, s_bfm_out_r);" :col 37)
	       ("read_status_reg" :file "../files/common/tb_axi_if_converter.vhd" :line 558)
	       (:desc "        read_status_reg(s_bfm_in_r, s_bfm_out_r);" :col 8)
	       ("s_bfm_in_r" :file "../files/common/tb_axi_if_converter.vhd" :line 558)
	       (:desc "        read_status_reg(s_bfm_in_r, s_bfm_out_r);" :col 24)
	       ("s_bfm_out_r" :file "../files/common/tb_axi_if_converter.vhd" :line 558)
	       (:desc "        read_status_reg(s_bfm_in_r, s_bfm_out_r);" :col 36)
	       ("read_version_reg" :file "../files/common/tb_axi_if_converter.vhd" :line 559)
	       (:desc "        read_version_reg(s_bfm_in_r, s_bfm_out_r);" :col 8)
	       ("s_bfm_in_r" :file "../files/common/tb_axi_if_converter.vhd" :line 559)
	       (:desc "        read_version_reg(s_bfm_in_r, s_bfm_out_r);" :col 25)
	       ("s_bfm_out_r" :file "../files/common/tb_axi_if_converter.vhd" :line 559)
	       (:desc "        read_version_reg(s_bfm_in_r, s_bfm_out_r);" :col 37)
	       ("read_counters" :file "../files/common/tb_axi_if_converter.vhd" :line 560)
	       (:desc "        read_counters(s_bfm_in_r, s_bfm_out_r);" :col 8)
	       ("s_bfm_in_r" :file "../files/common/tb_axi_if_converter.vhd" :line 560)
	       (:desc "        read_counters(s_bfm_in_r, s_bfm_out_r);" :col 22)
	       ("s_bfm_out_r" :file "../files/common/tb_axi_if_converter.vhd" :line 560)
	       (:desc "        read_counters(s_bfm_in_r, s_bfm_out_r);" :col 34)
	       ("write_control_reg_system_enable" :file "../files/common/tb_axi_if_converter.vhd" :line 561)
	       (:desc "        write_control_reg_system_enable(s_bfm_in_w, s_bfm_out_w);" :col 8)
	       ("s_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 561)
	       (:desc "        write_control_reg_system_enable(s_bfm_in_w, s_bfm_out_w);" :col 40)
	       ("s_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 561)
	       (:desc "        write_control_reg_system_enable(s_bfm_in_w, s_bfm_out_w);" :col 52)
	       ("write_converter_setup_reg" :file "../files/common/tb_axi_if_converter.vhd" :line 563)
	       (:desc "        write_converter_setup_reg(s_bfm_in_w, s_bfm_out_w, x\"0000_0000\");  -- Setup as S2MM" :col 8)
	       ("s_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 563)
	       (:desc "        write_converter_setup_reg(s_bfm_in_w, s_bfm_out_w, x\"0000_0000\");  -- Setup as S2MM" :col 34)
	       ("s_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 563)
	       (:desc "        write_converter_setup_reg(s_bfm_in_w, s_bfm_out_w, x\"0000_0000\");  -- Setup as S2MM" :col 46)
	       ("rx_data" :file "../files/common/tb_axi_if_converter.vhd" :line 564)
	       (:desc "        rx_data(s_axis_lch_tvalid, s_axis_lch_tdata, 32);" :col 8)
	       ("s_axis_lch_tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 564)
	       (:desc "        rx_data(s_axis_lch_tvalid, s_axis_lch_tdata, 32);" :col 16)
	       ("s_axis_lch_tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 564)
	       (:desc "        rx_data(s_axis_lch_tvalid, s_axis_lch_tdata, 32);" :col 35)
	       ("rx_data" :file "../files/common/tb_axi_if_converter.vhd" :line 565)
	       (:desc "        rx_data(s_axis_rch_tvalid, s_axis_rch_tdata, 128);" :col 8)
	       ("s_axis_rch_tvalid" :file "../files/common/tb_axi_if_converter.vhd" :line 565)
	       (:desc "        rx_data(s_axis_rch_tvalid, s_axis_rch_tdata, 128);" :col 16)
	       ("s_axis_rch_tdata" :file "../files/common/tb_axi_if_converter.vhd" :line 565)
	       (:desc "        rx_data(s_axis_rch_tvalid, s_axis_rch_tdata, 128);" :col 35)
	       ("read_counters" :file "../files/common/tb_axi_if_converter.vhd" :line 566)
	       (:desc "        read_counters(s_bfm_in_r, s_bfm_out_r);" :col 8)
	       ("s_bfm_in_r" :file "../files/common/tb_axi_if_converter.vhd" :line 566)
	       (:desc "        read_counters(s_bfm_in_r, s_bfm_out_r);" :col 22)
	       ("s_bfm_out_r" :file "../files/common/tb_axi_if_converter.vhd" :line 566)
	       (:desc "        read_counters(s_bfm_in_r, s_bfm_out_r);" :col 34)
	       ("AXI_CLK_T" :file "../files/common/tb_axi_if_converter.vhd" :line 568)
	       (:desc "        wait for (50*AXI_CLK_T);" :col 21)
	       ("write_converter_setup_reg" :file "../files/common/tb_axi_if_converter.vhd" :line 569)
	       (:desc "        write_converter_setup_reg(s_bfm_in_w, s_bfm_out_w, x\"0000_0003\");  -- Setup as MM2S" :col 8)
	       ("s_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 569)
	       (:desc "        write_converter_setup_reg(s_bfm_in_w, s_bfm_out_w, x\"0000_0003\");  -- Setup as MM2S" :col 34)
	       ("s_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 569)
	       (:desc "        write_converter_setup_reg(s_bfm_in_w, s_bfm_out_w, x\"0000_0003\");  -- Setup as MM2S" :col 46)
	       ("write_mm2s_size_reg" :file "../files/common/tb_axi_if_converter.vhd" :line 570)
	       (:desc "        write_mm2s_size_reg(s_bfm_in_w, s_bfm_out_w, x\"0000_0020\");" :col 8)
	       ("s_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 570)
	       (:desc "        write_mm2s_size_reg(s_bfm_in_w, s_bfm_out_w, x\"0000_0020\");" :col 28)
	       ("s_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 570)
	       (:desc "        write_mm2s_size_reg(s_bfm_in_w, s_bfm_out_w, x\"0000_0020\");" :col 40)
	       ("AXI_CLK_T" :file "../files/common/tb_axi_if_converter.vhd" :line 572)
	       (:desc "        wait for (50*AXI_CLK_T);" :col 21)
	       ("write_master_lite_write_request" :file "../files/common/tb_axi_if_converter.vhd" :line 573)
	       (:desc "        write_master_lite_write_request(s_bfm_in_w, s_bfm_out_w, x\"0000_ADD0\", x\"BEBA_CAFE\");" :col 8)
	       ("s_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 573)
	       (:desc "        write_master_lite_write_request(s_bfm_in_w, s_bfm_out_w, x\"0000_ADD0\", x\"BEBA_CAFE\");" :col 40)
	       ("s_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 573)
	       (:desc "        write_master_lite_write_request(s_bfm_in_w, s_bfm_out_w, x\"0000_ADD0\", x\"BEBA_CAFE\");" :col 52)
	       ("master_write_sim" :file "../files/common/tb_axi_if_converter.vhd" :line 574)
	       (:desc "        master_write_sim(m_bfm_in_w, m_bfm_out_w);" :col 8)
	       ("m_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 574)
	       (:desc "        master_write_sim(m_bfm_in_w, m_bfm_out_w);" :col 25)
	       ("m_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 574)
	       (:desc "        master_write_sim(m_bfm_in_w, m_bfm_out_w);" :col 37)
	       ("write_master_lite_read_request" :file "../files/common/tb_axi_if_converter.vhd" :line 575)
	       (:desc "        write_master_lite_read_request(s_bfm_in_w, s_bfm_out_w, x\"0000_ADD0\");" :col 8)
	       ("s_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 575)
	       (:desc "        write_master_lite_read_request(s_bfm_in_w, s_bfm_out_w, x\"0000_ADD0\");" :col 39)
	       ("s_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 575)
	       (:desc "        write_master_lite_read_request(s_bfm_in_w, s_bfm_out_w, x\"0000_ADD0\");" :col 51)
	       ("master_read_sim" :file "../files/common/tb_axi_if_converter.vhd" :line 576)
	       (:desc "        master_read_sim(m_bfm_in_r, m_bfm_out_r, x\"BEBA_CAFE\");" :col 8)
	       ("m_bfm_in_r" :file "../files/common/tb_axi_if_converter.vhd" :line 576)
	       (:desc "        master_read_sim(m_bfm_in_r, m_bfm_out_r, x\"BEBA_CAFE\");" :col 24)
	       ("m_bfm_out_r" :file "../files/common/tb_axi_if_converter.vhd" :line 576)
	       (:desc "        master_read_sim(m_bfm_in_r, m_bfm_out_r, x\"BEBA_CAFE\");" :col 36)
	       ("write_control_reg_system_stop" :file "../files/common/tb_axi_if_converter.vhd" :line 578)
	       (:desc "        write_control_reg_system_stop(s_bfm_in_w, s_bfm_out_w);" :col 8)
	       ("s_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 578)
	       (:desc "        write_control_reg_system_stop(s_bfm_in_w, s_bfm_out_w);" :col 38)
	       ("s_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 578)
	       (:desc "        write_control_reg_system_stop(s_bfm_in_w, s_bfm_out_w);" :col 50)
	       ("write_control_reg_soft_reset" :file "../files/common/tb_axi_if_converter.vhd" :line 579)
	       (:desc "        write_control_reg_soft_reset(s_bfm_in_w, s_bfm_out_w);" :col 8)
	       ("s_bfm_in_w" :file "../files/common/tb_axi_if_converter.vhd" :line 579)
	       (:desc "        write_control_reg_soft_reset(s_bfm_in_w, s_bfm_out_w);" :col 37)
	       ("s_bfm_out_w" :file "../files/common/tb_axi_if_converter.vhd" :line 579)
	       (:desc "        write_control_reg_soft_reset(s_bfm_in_w, s_bfm_out_w);" :col 49)
	       ("AXI_CLK_T" :file "../files/common/tb_axi_if_converter.vhd" :line 580)
	       (:desc "        wait for (500*AXI_CLK_T);" :col 22)
	       ("end_test_and_stop_clock" :file "../files/common/tb_axi_if_converter.vhd" :line 581)
	       (:desc "        end_test_and_stop_clock(stop_clock);" :col 8)
	       ("stop_clock" :file "../files/common/tb_axi_if_converter.vhd" :line 581)
	       (:desc "        end_test_and_stop_clock(stop_clock);" :col 32)
	       ("main" :file "../files/common/tb_axi_if_converter.vhd" :line 582)
	       (:desc "    end process main;" :col 16)
	       ("TB" :file "../files/common/tb_axi_if_converter.vhd" :line 586)
	       (:desc "end architecture TB;" :col 17)))
