$date
  Wed Jun  2 12:00:45 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module prescaler_tb $end
$var reg 1 ! regular_clk $end
$var reg 1 " rst $end
$var reg 4 # scaled_clk[3:0] $end
$scope module uut1 $end
$var reg 1 $ regular_clk $end
$var reg 1 % rst $end
$var reg 4 & scaled_clk[3:0] $end
$var reg 4 ' counter[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b0000 #
0$
0%
b0000 &
b0000 '
#4000000
1!
b0001 #
1$
b0001 &
b0001 '
#8000000
0!
0$
#12000000
1!
b0010 #
1$
b0010 &
b0010 '
#16000000
0!
0$
#20000000
1!
b0011 #
1$
b0011 &
b0011 '
#24000000
0!
0$
#28000000
1!
b0100 #
1$
b0100 &
b0100 '
#32000000
0!
0$
#36000000
1!
b0101 #
1$
b0101 &
b0101 '
#40000000
0!
0$
#44000000
1!
b0110 #
1$
b0110 &
b0110 '
#48000000
0!
0$
#52000000
1!
b0111 #
1$
b0111 &
b0111 '
#56000000
0!
0$
#60000000
1!
b1000 #
1$
b1000 &
b1000 '
#64000000
0!
0$
#68000000
1!
b1001 #
1$
b1001 &
b1001 '
#72000000
0!
0$
#76000000
1!
b1010 #
1$
b1010 &
b1010 '
#80000000
0!
0$
#84000000
1!
b1011 #
1$
b1011 &
b1011 '
#88000000
0!
0$
#92000000
1!
b1100 #
1$
b1100 &
b1100 '
#96000000
0!
0$
#100000000
1!
b1101 #
1$
b1101 &
b1101 '
#104000000
0!
0$
#108000000
1!
b1110 #
1$
b1110 &
b1110 '
#112000000
0!
0$
#116000000
1!
b1111 #
1$
b1111 &
b1111 '
#120000000
0!
0$
#124000000
1!
b0000 #
1$
b0000 &
b0000 '
#128000000
0!
0$
#132000000
1!
b0001 #
1$
b0001 &
b0001 '
#136000000
0!
0$
#140000000
1!
b0010 #
1$
b0010 &
b0010 '
#144000000
0!
0$
#148000000
1!
b0011 #
1$
b0011 &
b0011 '
#152000000
0!
0$
#156000000
1!
b0100 #
1$
b0100 &
b0100 '
#160000000
0!
0$
#164000000
1!
b0101 #
1$
b0101 &
b0101 '
#168000000
0!
0$
#172000000
1!
b0110 #
1$
b0110 &
b0110 '
#176000000
0!
0$
#180000000
1!
b0111 #
1$
b0111 &
b0111 '
#184000000
0!
0$
#188000000
1!
b1000 #
1$
b1000 &
b1000 '
#192000000
0!
0$
#196000000
1!
b1001 #
1$
b1001 &
b1001 '
#200000000
0!
0$
