Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Sat May  9 03:02:51 2020
| Host         : DESKTOP-BMDSIHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keypad_top_timing_summary_routed.rpt -pb keypad_top_timing_summary_routed.pb -rpx keypad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : keypad_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.464        0.000                      0                 1139        0.150        0.000                      0                 1139        4.500        0.000                       0                   441  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.464        0.000                      0                 1139        0.150        0.000                      0                 1139        4.500        0.000                       0                   441  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 PmodKYPD/keys_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/keys_stored_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.014ns (20.068%)  route 4.039ns (79.932%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.700     5.302    PmodKYPD/clk_IBUF_BUFG
    SLICE_X84Y128        FDCE                                         r  PmodKYPD/keys_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.820 r  PmodKYPD/keys_int_reg[1]/Q
                         net (fo=8, routed)           1.310     7.130    PmodKYPD/p_1_in1_in
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  PmodKYPD/keys_stored[0]_i_17/O
                         net (fo=2, routed)           0.572     7.826    PmodKYPD/keys_stored[0]_i_17_n_0
    SLICE_X86Y132        LUT3 (Prop_lut3_I1_O)        0.124     7.950 r  PmodKYPD/keys_stored[0]_i_6/O
                         net (fo=2, routed)           0.865     8.815    PmodKYPD/keys_stored[0]_i_6_n_0
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.124     8.939 r  PmodKYPD/keys_stored[0]_i_4/O
                         net (fo=1, routed)           0.412     9.351    PmodKYPD/keys_stored[0]_i_4_n_0
    SLICE_X85Y132        LUT5 (Prop_lut5_I0_O)        0.124     9.475 r  PmodKYPD/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.881    10.355    PmodKYPD/keys_stored[0]_i_1_n_0
    SLICE_X85Y132        FDRE                                         r  PmodKYPD/keys_stored_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.586    15.008    PmodKYPD/clk_IBUF_BUFG
    SLICE_X85Y132        FDRE                                         r  PmodKYPD/keys_stored_reg[11]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X85Y132        FDRE (Setup_fdre_C_R)       -0.429    14.819    PmodKYPD/keys_stored_reg[11]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 PmodKYPD/keys_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/keys_stored_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.014ns (20.068%)  route 4.039ns (79.932%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.700     5.302    PmodKYPD/clk_IBUF_BUFG
    SLICE_X84Y128        FDCE                                         r  PmodKYPD/keys_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.820 r  PmodKYPD/keys_int_reg[1]/Q
                         net (fo=8, routed)           1.310     7.130    PmodKYPD/p_1_in1_in
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  PmodKYPD/keys_stored[0]_i_17/O
                         net (fo=2, routed)           0.572     7.826    PmodKYPD/keys_stored[0]_i_17_n_0
    SLICE_X86Y132        LUT3 (Prop_lut3_I1_O)        0.124     7.950 r  PmodKYPD/keys_stored[0]_i_6/O
                         net (fo=2, routed)           0.865     8.815    PmodKYPD/keys_stored[0]_i_6_n_0
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.124     8.939 r  PmodKYPD/keys_stored[0]_i_4/O
                         net (fo=1, routed)           0.412     9.351    PmodKYPD/keys_stored[0]_i_4_n_0
    SLICE_X85Y132        LUT5 (Prop_lut5_I0_O)        0.124     9.475 r  PmodKYPD/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.881    10.355    PmodKYPD/keys_stored[0]_i_1_n_0
    SLICE_X85Y132        FDRE                                         r  PmodKYPD/keys_stored_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.586    15.008    PmodKYPD/clk_IBUF_BUFG
    SLICE_X85Y132        FDRE                                         r  PmodKYPD/keys_stored_reg[6]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X85Y132        FDRE (Setup_fdre_C_R)       -0.429    14.819    PmodKYPD/keys_stored_reg[6]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 PmodKYPD/keys_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/keys_stored_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.014ns (20.735%)  route 3.876ns (79.265%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.700     5.302    PmodKYPD/clk_IBUF_BUFG
    SLICE_X84Y128        FDCE                                         r  PmodKYPD/keys_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.820 r  PmodKYPD/keys_int_reg[1]/Q
                         net (fo=8, routed)           1.310     7.130    PmodKYPD/p_1_in1_in
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  PmodKYPD/keys_stored[0]_i_17/O
                         net (fo=2, routed)           0.572     7.826    PmodKYPD/keys_stored[0]_i_17_n_0
    SLICE_X86Y132        LUT3 (Prop_lut3_I1_O)        0.124     7.950 r  PmodKYPD/keys_stored[0]_i_6/O
                         net (fo=2, routed)           0.865     8.815    PmodKYPD/keys_stored[0]_i_6_n_0
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.124     8.939 r  PmodKYPD/keys_stored[0]_i_4/O
                         net (fo=1, routed)           0.412     9.351    PmodKYPD/keys_stored[0]_i_4_n_0
    SLICE_X85Y132        LUT5 (Prop_lut5_I0_O)        0.124     9.475 r  PmodKYPD/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.718    10.193    PmodKYPD/keys_stored[0]_i_1_n_0
    SLICE_X83Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.583    15.005    PmodKYPD/clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[10]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X83Y130        FDRE (Setup_fdre_C_R)       -0.429    14.816    PmodKYPD/keys_stored_reg[10]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 PmodKYPD/keys_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/keys_stored_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.014ns (20.735%)  route 3.876ns (79.265%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.700     5.302    PmodKYPD/clk_IBUF_BUFG
    SLICE_X84Y128        FDCE                                         r  PmodKYPD/keys_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.820 r  PmodKYPD/keys_int_reg[1]/Q
                         net (fo=8, routed)           1.310     7.130    PmodKYPD/p_1_in1_in
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  PmodKYPD/keys_stored[0]_i_17/O
                         net (fo=2, routed)           0.572     7.826    PmodKYPD/keys_stored[0]_i_17_n_0
    SLICE_X86Y132        LUT3 (Prop_lut3_I1_O)        0.124     7.950 r  PmodKYPD/keys_stored[0]_i_6/O
                         net (fo=2, routed)           0.865     8.815    PmodKYPD/keys_stored[0]_i_6_n_0
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.124     8.939 r  PmodKYPD/keys_stored[0]_i_4/O
                         net (fo=1, routed)           0.412     9.351    PmodKYPD/keys_stored[0]_i_4_n_0
    SLICE_X85Y132        LUT5 (Prop_lut5_I0_O)        0.124     9.475 r  PmodKYPD/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.718    10.193    PmodKYPD/keys_stored[0]_i_1_n_0
    SLICE_X83Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.583    15.005    PmodKYPD/clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[7]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X83Y130        FDRE (Setup_fdre_C_R)       -0.429    14.816    PmodKYPD/keys_stored_reg[7]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 PmodKYPD/keys_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/keys_stored_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.014ns (20.735%)  route 3.876ns (79.265%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.700     5.302    PmodKYPD/clk_IBUF_BUFG
    SLICE_X84Y128        FDCE                                         r  PmodKYPD/keys_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.820 r  PmodKYPD/keys_int_reg[1]/Q
                         net (fo=8, routed)           1.310     7.130    PmodKYPD/p_1_in1_in
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  PmodKYPD/keys_stored[0]_i_17/O
                         net (fo=2, routed)           0.572     7.826    PmodKYPD/keys_stored[0]_i_17_n_0
    SLICE_X86Y132        LUT3 (Prop_lut3_I1_O)        0.124     7.950 r  PmodKYPD/keys_stored[0]_i_6/O
                         net (fo=2, routed)           0.865     8.815    PmodKYPD/keys_stored[0]_i_6_n_0
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.124     8.939 r  PmodKYPD/keys_stored[0]_i_4/O
                         net (fo=1, routed)           0.412     9.351    PmodKYPD/keys_stored[0]_i_4_n_0
    SLICE_X85Y132        LUT5 (Prop_lut5_I0_O)        0.124     9.475 r  PmodKYPD/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.718    10.193    PmodKYPD/keys_stored[0]_i_1_n_0
    SLICE_X83Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.583    15.005    PmodKYPD/clk_IBUF_BUFG
    SLICE_X83Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[8]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X83Y130        FDRE (Setup_fdre_C_R)       -0.429    14.816    PmodKYPD/keys_stored_reg[8]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 PmodKYPD/keys_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/keys_stored_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 1.014ns (20.831%)  route 3.854ns (79.169%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.700     5.302    PmodKYPD/clk_IBUF_BUFG
    SLICE_X84Y128        FDCE                                         r  PmodKYPD/keys_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.820 r  PmodKYPD/keys_int_reg[1]/Q
                         net (fo=8, routed)           1.310     7.130    PmodKYPD/p_1_in1_in
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  PmodKYPD/keys_stored[0]_i_17/O
                         net (fo=2, routed)           0.572     7.826    PmodKYPD/keys_stored[0]_i_17_n_0
    SLICE_X86Y132        LUT3 (Prop_lut3_I1_O)        0.124     7.950 r  PmodKYPD/keys_stored[0]_i_6/O
                         net (fo=2, routed)           0.865     8.815    PmodKYPD/keys_stored[0]_i_6_n_0
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.124     8.939 r  PmodKYPD/keys_stored[0]_i_4/O
                         net (fo=1, routed)           0.412     9.351    PmodKYPD/keys_stored[0]_i_4_n_0
    SLICE_X85Y132        LUT5 (Prop_lut5_I0_O)        0.124     9.475 r  PmodKYPD/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.695    10.170    PmodKYPD/keys_stored[0]_i_1_n_0
    SLICE_X86Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.585    15.007    PmodKYPD/clk_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[14]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X86Y130        FDRE (Setup_fdre_C_R)       -0.429    14.802    PmodKYPD/keys_stored_reg[14]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 PmodKYPD/keys_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/keys_stored_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 1.014ns (20.831%)  route 3.854ns (79.169%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.700     5.302    PmodKYPD/clk_IBUF_BUFG
    SLICE_X84Y128        FDCE                                         r  PmodKYPD/keys_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.820 r  PmodKYPD/keys_int_reg[1]/Q
                         net (fo=8, routed)           1.310     7.130    PmodKYPD/p_1_in1_in
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  PmodKYPD/keys_stored[0]_i_17/O
                         net (fo=2, routed)           0.572     7.826    PmodKYPD/keys_stored[0]_i_17_n_0
    SLICE_X86Y132        LUT3 (Prop_lut3_I1_O)        0.124     7.950 r  PmodKYPD/keys_stored[0]_i_6/O
                         net (fo=2, routed)           0.865     8.815    PmodKYPD/keys_stored[0]_i_6_n_0
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.124     8.939 r  PmodKYPD/keys_stored[0]_i_4/O
                         net (fo=1, routed)           0.412     9.351    PmodKYPD/keys_stored[0]_i_4_n_0
    SLICE_X85Y132        LUT5 (Prop_lut5_I0_O)        0.124     9.475 r  PmodKYPD/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.695    10.170    PmodKYPD/keys_stored[0]_i_1_n_0
    SLICE_X86Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.585    15.007    PmodKYPD/clk_IBUF_BUFG
    SLICE_X86Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[15]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X86Y130        FDRE (Setup_fdre_C_R)       -0.429    14.802    PmodKYPD/keys_stored_reg[15]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 PmodKYPD/keys_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/keys_stored_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.014ns (21.310%)  route 3.744ns (78.690%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.700     5.302    PmodKYPD/clk_IBUF_BUFG
    SLICE_X84Y128        FDCE                                         r  PmodKYPD/keys_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.820 r  PmodKYPD/keys_int_reg[1]/Q
                         net (fo=8, routed)           1.310     7.130    PmodKYPD/p_1_in1_in
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  PmodKYPD/keys_stored[0]_i_17/O
                         net (fo=2, routed)           0.572     7.826    PmodKYPD/keys_stored[0]_i_17_n_0
    SLICE_X86Y132        LUT3 (Prop_lut3_I1_O)        0.124     7.950 r  PmodKYPD/keys_stored[0]_i_6/O
                         net (fo=2, routed)           0.865     8.815    PmodKYPD/keys_stored[0]_i_6_n_0
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.124     8.939 r  PmodKYPD/keys_stored[0]_i_4/O
                         net (fo=1, routed)           0.412     9.351    PmodKYPD/keys_stored[0]_i_4_n_0
    SLICE_X85Y132        LUT5 (Prop_lut5_I0_O)        0.124     9.475 r  PmodKYPD/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.586    10.061    PmodKYPD/keys_stored[0]_i_1_n_0
    SLICE_X84Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.583    15.005    PmodKYPD/clk_IBUF_BUFG
    SLICE_X84Y130        FDRE                                         r  PmodKYPD/keys_stored_reg[12]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X84Y130        FDRE (Setup_fdre_C_R)       -0.524    14.721    PmodKYPD/keys_stored_reg[12]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 PmodKYPD/keys_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/keys_stored_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.014ns (21.375%)  route 3.730ns (78.625%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.700     5.302    PmodKYPD/clk_IBUF_BUFG
    SLICE_X84Y128        FDCE                                         r  PmodKYPD/keys_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.820 r  PmodKYPD/keys_int_reg[1]/Q
                         net (fo=8, routed)           1.310     7.130    PmodKYPD/p_1_in1_in
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  PmodKYPD/keys_stored[0]_i_17/O
                         net (fo=2, routed)           0.572     7.826    PmodKYPD/keys_stored[0]_i_17_n_0
    SLICE_X86Y132        LUT3 (Prop_lut3_I1_O)        0.124     7.950 r  PmodKYPD/keys_stored[0]_i_6/O
                         net (fo=2, routed)           0.865     8.815    PmodKYPD/keys_stored[0]_i_6_n_0
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.124     8.939 r  PmodKYPD/keys_stored[0]_i_4/O
                         net (fo=1, routed)           0.412     9.351    PmodKYPD/keys_stored[0]_i_4_n_0
    SLICE_X85Y132        LUT5 (Prop_lut5_I0_O)        0.124     9.475 r  PmodKYPD/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.572    10.046    PmodKYPD/keys_stored[0]_i_1_n_0
    SLICE_X86Y132        FDRE                                         r  PmodKYPD/keys_stored_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.588    15.010    PmodKYPD/clk_IBUF_BUFG
    SLICE_X86Y132        FDRE                                         r  PmodKYPD/keys_stored_reg[0]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X86Y132        FDRE (Setup_fdre_C_R)       -0.429    14.805    PmodKYPD/keys_stored_reg[0]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 PmodKYPD/keys_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/keys_stored_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 1.014ns (21.394%)  route 3.726ns (78.606%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.700     5.302    PmodKYPD/clk_IBUF_BUFG
    SLICE_X84Y128        FDCE                                         r  PmodKYPD/keys_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.518     5.820 r  PmodKYPD/keys_int_reg[1]/Q
                         net (fo=8, routed)           1.310     7.130    PmodKYPD/p_1_in1_in
    SLICE_X83Y131        LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  PmodKYPD/keys_stored[0]_i_17/O
                         net (fo=2, routed)           0.572     7.826    PmodKYPD/keys_stored[0]_i_17_n_0
    SLICE_X86Y132        LUT3 (Prop_lut3_I1_O)        0.124     7.950 r  PmodKYPD/keys_stored[0]_i_6/O
                         net (fo=2, routed)           0.865     8.815    PmodKYPD/keys_stored[0]_i_6_n_0
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.124     8.939 r  PmodKYPD/keys_stored[0]_i_4/O
                         net (fo=1, routed)           0.412     9.351    PmodKYPD/keys_stored[0]_i_4_n_0
    SLICE_X85Y132        LUT5 (Prop_lut5_I0_O)        0.124     9.475 r  PmodKYPD/keys_stored[0]_i_1/O
                         net (fo=16, routed)          0.567    10.042    PmodKYPD/keys_stored[0]_i_1_n_0
    SLICE_X87Y132        FDRE                                         r  PmodKYPD/keys_stored_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.588    15.010    PmodKYPD/clk_IBUF_BUFG
    SLICE_X87Y132        FDRE                                         r  PmodKYPD/keys_stored_reg[13]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X87Y132        FDRE (Setup_fdre_C_R)       -0.429    14.805    PmodKYPD/keys_stored_reg[13]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  4.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 PmodKYPD/row_debounce[4].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/row_debounce[4].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.600     1.519    PmodKYPD/row_debounce[4].debounce_keys/clk_IBUF_BUFG
    SLICE_X87Y140        FDCE                                         r  PmodKYPD/row_debounce[4].debounce_keys/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  PmodKYPD/row_debounce[4].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069     1.729    PmodKYPD/row_debounce[4].debounce_keys/p_0_in
    SLICE_X86Y140        LUT4 (Prop_lut4_I1_O)        0.045     1.774 r  PmodKYPD/row_debounce[4].debounce_keys/result_i_1__10/O
                         net (fo=1, routed)           0.000     1.774    PmodKYPD/row_debounce[4].debounce_keys/result_i_1__10_n_0
    SLICE_X86Y140        FDCE                                         r  PmodKYPD/row_debounce[4].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.871     2.037    PmodKYPD/row_debounce[4].debounce_keys/clk_IBUF_BUFG
    SLICE_X86Y140        FDCE                                         r  PmodKYPD/row_debounce[4].debounce_keys/result_reg/C
                         clock pessimism             -0.504     1.532    
    SLICE_X86Y140        FDCE (Hold_fdce_C_D)         0.092     1.624    PmodKYPD/row_debounce[4].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PmodKYPD/keys_stored_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/row_debounce[0].debounce_keys/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.595     1.514    PmodKYPD/clk_IBUF_BUFG
    SLICE_X86Y132        FDRE                                         r  PmodKYPD/keys_stored_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y132        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  PmodKYPD/keys_stored_reg[0]/Q
                         net (fo=1, routed)           0.120     1.775    PmodKYPD/row_debounce[0].debounce_keys/D[0]
    SLICE_X84Y132        FDCE                                         r  PmodKYPD/row_debounce[0].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.863     2.029    PmodKYPD/row_debounce[0].debounce_keys/clk_IBUF_BUFG
    SLICE_X84Y132        FDCE                                         r  PmodKYPD/row_debounce[0].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X84Y132        FDCE (Hold_fdce_C_D)         0.060     1.609    PmodKYPD/row_debounce[0].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PmodKYPD/keys_stored_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/row_debounce[13].debounce_keys/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.595     1.514    PmodKYPD/clk_IBUF_BUFG
    SLICE_X87Y132        FDRE                                         r  PmodKYPD/keys_stored_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y132        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  PmodKYPD/keys_stored_reg[13]/Q
                         net (fo=1, routed)           0.116     1.772    PmodKYPD/row_debounce[13].debounce_keys/D[0]
    SLICE_X87Y134        FDCE                                         r  PmodKYPD/row_debounce[13].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.866     2.032    PmodKYPD/row_debounce[13].debounce_keys/clk_IBUF_BUFG
    SLICE_X87Y134        FDCE                                         r  PmodKYPD/row_debounce[13].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X87Y134        FDCE (Hold_fdce_C_D)         0.075     1.605    PmodKYPD/row_debounce[13].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 PmodKYPD/row_debounce[5].debounce_keys/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/row_debounce[5].debounce_keys/flipflops_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.147%)  route 0.135ns (48.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.594     1.513    PmodKYPD/row_debounce[5].debounce_keys/clk_IBUF_BUFG
    SLICE_X81Y139        FDCE                                         r  PmodKYPD/row_debounce[5].debounce_keys/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y139        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  PmodKYPD/row_debounce[5].debounce_keys/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.135     1.789    PmodKYPD/row_debounce[5].debounce_keys/flipflops_reg_n_0_[0]
    SLICE_X81Y141        FDCE                                         r  PmodKYPD/row_debounce[5].debounce_keys/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.866     2.032    PmodKYPD/row_debounce[5].debounce_keys/clk_IBUF_BUFG
    SLICE_X81Y141        FDCE                                         r  PmodKYPD/row_debounce[5].debounce_keys/flipflops_reg[1]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X81Y141        FDCE (Hold_fdce_C_D)         0.075     1.605    PmodKYPD/row_debounce[5].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PmodKYPD/row_debounce[14].debounce_keys/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/row_debounce[14].debounce_keys/flipflops_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.666%)  route 0.132ns (48.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.599     1.518    PmodKYPD/row_debounce[14].debounce_keys/clk_IBUF_BUFG
    SLICE_X86Y139        FDCE                                         r  PmodKYPD/row_debounce[14].debounce_keys/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y139        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  PmodKYPD/row_debounce[14].debounce_keys/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.132     1.791    PmodKYPD/row_debounce[14].debounce_keys/flipflops_reg_n_0_[0]
    SLICE_X87Y140        FDCE                                         r  PmodKYPD/row_debounce[14].debounce_keys/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.871     2.037    PmodKYPD/row_debounce[14].debounce_keys/clk_IBUF_BUFG
    SLICE_X87Y140        FDCE                                         r  PmodKYPD/row_debounce[14].debounce_keys/flipflops_reg[1]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X87Y140        FDCE (Hold_fdce_C_D)         0.066     1.601    PmodKYPD/row_debounce[14].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 PmodKYPD/row_debounce[9].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/row_debounce[9].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.595     1.514    PmodKYPD/row_debounce[9].debounce_keys/clk_IBUF_BUFG
    SLICE_X80Y141        FDCE                                         r  PmodKYPD/row_debounce[9].debounce_keys/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDCE (Prop_fdce_C_Q)         0.148     1.662 r  PmodKYPD/row_debounce[9].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.075     1.737    PmodKYPD/row_debounce[9].debounce_keys/p_0_in
    SLICE_X80Y141        LUT4 (Prop_lut4_I1_O)        0.098     1.835 r  PmodKYPD/row_debounce[9].debounce_keys/result_i_1__5/O
                         net (fo=1, routed)           0.000     1.835    PmodKYPD/row_debounce[9].debounce_keys/result_i_1__5_n_0
    SLICE_X80Y141        FDCE                                         r  PmodKYPD/row_debounce[9].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.866     2.032    PmodKYPD/row_debounce[9].debounce_keys/clk_IBUF_BUFG
    SLICE_X80Y141        FDCE                                         r  PmodKYPD/row_debounce[9].debounce_keys/result_reg/C
                         clock pessimism             -0.517     1.514    
    SLICE_X80Y141        FDCE (Hold_fdce_C_D)         0.120     1.634    PmodKYPD/row_debounce[9].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 PmodKYPD/row_debounce[5].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/row_debounce[5].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.595     1.514    PmodKYPD/row_debounce[5].debounce_keys/clk_IBUF_BUFG
    SLICE_X81Y141        FDCE                                         r  PmodKYPD/row_debounce[5].debounce_keys/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDCE (Prop_fdce_C_Q)         0.128     1.642 r  PmodKYPD/row_debounce[5].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069     1.711    PmodKYPD/row_debounce[5].debounce_keys/p_0_in
    SLICE_X81Y141        LUT4 (Prop_lut4_I1_O)        0.099     1.810 r  PmodKYPD/row_debounce[5].debounce_keys/result_i_1__9/O
                         net (fo=1, routed)           0.000     1.810    PmodKYPD/row_debounce[5].debounce_keys/result_i_1__9_n_0
    SLICE_X81Y141        FDCE                                         r  PmodKYPD/row_debounce[5].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.866     2.032    PmodKYPD/row_debounce[5].debounce_keys/clk_IBUF_BUFG
    SLICE_X81Y141        FDCE                                         r  PmodKYPD/row_debounce[5].debounce_keys/result_reg/C
                         clock pessimism             -0.517     1.514    
    SLICE_X81Y141        FDCE (Hold_fdce_C_D)         0.091     1.605    PmodKYPD/row_debounce[5].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 PmodKYPD/row_debounce[1].debounce_keys/flipflops_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/row_debounce[1].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.592     1.511    PmodKYPD/row_debounce[1].debounce_keys/clk_IBUF_BUFG
    SLICE_X79Y138        FDCE                                         r  PmodKYPD/row_debounce[1].debounce_keys/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDCE (Prop_fdce_C_Q)         0.128     1.639 r  PmodKYPD/row_debounce[1].debounce_keys/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069     1.708    PmodKYPD/row_debounce[1].debounce_keys/p_0_in
    SLICE_X79Y138        LUT4 (Prop_lut4_I1_O)        0.099     1.807 r  PmodKYPD/row_debounce[1].debounce_keys/result_i_1__13/O
                         net (fo=1, routed)           0.000     1.807    PmodKYPD/row_debounce[1].debounce_keys/result_i_1__13_n_0
    SLICE_X79Y138        FDCE                                         r  PmodKYPD/row_debounce[1].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.864     2.029    PmodKYPD/row_debounce[1].debounce_keys/clk_IBUF_BUFG
    SLICE_X79Y138        FDCE                                         r  PmodKYPD/row_debounce[1].debounce_keys/result_reg/C
                         clock pessimism             -0.517     1.511    
    SLICE_X79Y138        FDCE (Hold_fdce_C_D)         0.091     1.602    PmodKYPD/row_debounce[1].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 PmodKYPD/row_debounce[6].debounce_keys/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/row_debounce[6].debounce_keys/flipflops_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.347%)  route 0.177ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.596     1.515    PmodKYPD/row_debounce[6].debounce_keys/clk_IBUF_BUFG
    SLICE_X85Y135        FDCE                                         r  PmodKYPD/row_debounce[6].debounce_keys/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDCE (Prop_fdce_C_Q)         0.141     1.656 r  PmodKYPD/row_debounce[6].debounce_keys/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.177     1.833    PmodKYPD/row_debounce[6].debounce_keys/flipflops_reg_n_0_[0]
    SLICE_X86Y140        FDCE                                         r  PmodKYPD/row_debounce[6].debounce_keys/flipflops_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.871     2.037    PmodKYPD/row_debounce[6].debounce_keys/clk_IBUF_BUFG
    SLICE_X86Y140        FDCE                                         r  PmodKYPD/row_debounce[6].debounce_keys/flipflops_reg[1]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X86Y140        FDCE (Hold_fdce_C_D)         0.071     1.628    PmodKYPD/row_debounce[6].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PmodKYPD/row_debounce[10].debounce_keys/flipflops_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodKYPD/row_debounce[10].debounce_keys/result_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.593     1.512    PmodKYPD/row_debounce[10].debounce_keys/clk_IBUF_BUFG
    SLICE_X81Y137        FDCE                                         r  PmodKYPD/row_debounce[10].debounce_keys/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y137        FDCE (Prop_fdce_C_Q)         0.128     1.640 r  PmodKYPD/row_debounce[10].debounce_keys/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.070     1.711    PmodKYPD/row_debounce[10].debounce_keys/flipflops_reg_n_0_[0]
    SLICE_X81Y137        LUT4 (Prop_lut4_I2_O)        0.099     1.810 r  PmodKYPD/row_debounce[10].debounce_keys/result_i_1__4/O
                         net (fo=1, routed)           0.000     1.810    PmodKYPD/row_debounce[10].debounce_keys/result_i_1__4_n_0
    SLICE_X81Y137        FDCE                                         r  PmodKYPD/row_debounce[10].debounce_keys/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.863     2.029    PmodKYPD/row_debounce[10].debounce_keys/clk_IBUF_BUFG
    SLICE_X81Y137        FDCE                                         r  PmodKYPD/row_debounce[10].debounce_keys/result_reg/C
                         clock pessimism             -0.516     1.512    
    SLICE_X81Y137        FDCE (Hold_fdce_C_D)         0.091     1.603    PmodKYPD/row_debounce[10].debounce_keys/result_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X87Y131   PmodKYPD/FSM_onehot_columns_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y131   PmodKYPD/FSM_onehot_columns_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y131   PmodKYPD/FSM_onehot_columns_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y129   PmodKYPD/FSM_onehot_columns_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y129   PmodKYPD/FSM_onehot_columns_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y129   PmodKYPD/FSM_onehot_columns_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y129   PmodKYPD/FSM_onehot_columns_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y131   PmodKYPD/FSM_onehot_columns_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y131   PmodKYPD/FSM_onehot_columns_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y131   PmodKYPD/FSM_onehot_columns_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y131   PmodKYPD/FSM_onehot_columns_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y135   PmodKYPD/row_debounce[10].debounce_keys/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y135   PmodKYPD/row_debounce[10].debounce_keys/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y135   PmodKYPD/row_debounce[10].debounce_keys/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y139   PmodKYPD/row_debounce[3].debounce_keys/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y139   PmodKYPD/row_debounce[3].debounce_keys/count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X79Y140   PmodKYPD/row_debounce[3].debounce_keys/flipflops_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y128   PmodKYPD/keys_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y135   PmodKYPD/row_debounce[10].debounce_keys/count_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X87Y131   PmodKYPD/FSM_onehot_columns_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y131   PmodKYPD/FSM_onehot_columns_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y131   PmodKYPD/FSM_onehot_columns_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y131   PmodKYPD/FSM_onehot_columns_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y131   PmodKYPD/FSM_onehot_columns_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y132   PmodKYPD/keys_double_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y131   PmodKYPD/keys_double_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y131   PmodKYPD/keys_double_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y132   PmodKYPD/keys_double_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y132   PmodKYPD/keys_double_reg[9]/C



