Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 16b960b346f2433ea7097260ac733572 --debug typical --relax --mt 2 -d USE_PIPE_SIM=1 -d SIMULATION=1 -d USE_DDR3_FIFO=1 -d USE_XPHY=1 -d NW_PATH_ENABLE=1 -d x4Gb=1 -d sg107E=1 -d x8=1 -L xil_defaultlib -L unisims_ver -L secureip --snapshot board_func_synth xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6_2(INIT=64'b1100110000110011...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100101000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011100001000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1101000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001100111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100101101001...
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.RAM64M
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100001110111100...
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.LUT6_2(INIT=64'b01)
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011101110111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1100000011001100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100111111001111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT6_2(INIT=64'b1000000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010010100110...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001001010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000110000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1010001010000000...
Compiling module xil_defaultlib.kcpsm6
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b100011101...
Compiling module xil_defaultlib.clock_control_program
Compiling module xil_defaultlib.clock_control
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.br_sfifo_ip_4x32
Compiling module xil_defaultlib.br_sfifo4x32
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.br_sfifo4x32_0
Compiling module xil_defaultlib.tcore_byte_reordering
Compiling module xil_defaultlib.ipcs_fifo_ip
Compiling module xil_defaultlib.fmac_fifo512x64_2clk
Compiling module xil_defaultlib.pktctrl_fifo_ip
Compiling module xil_defaultlib.fmac_fifo4Kx8
Compiling module xil_defaultlib.tcore_rx_xgmii
Compiling module xil_defaultlib.rxfifo_ip_4Kx64
Compiling module xil_defaultlib.fmac_fifo4Kx64
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.tx_encap
Compiling module xil_defaultlib.tx_mac10g_crc32x64
Compiling module xil_defaultlib.tx_xgmii
Compiling module xil_defaultlib.tx_10G_wrap
Compiling module xil_defaultlib.gige_tx_encap
Compiling module xil_defaultlib.gige_crc32x64
Compiling module xil_defaultlib.gige_tx_gmii
Compiling module xil_defaultlib.tx_1G_wrap
Compiling module xil_defaultlib.txfifo_ip_1024x64
Compiling module xil_defaultlib.txfifo_1024x64
Compiling module xil_defaultlib.tcore_fmac_core
Compiling module xil_defaultlib.ctrl_2g_5g
Compiling module xil_defaultlib.g2x_ctrl
Compiling module xil_defaultlib.gige_s2p
Compiling module xil_defaultlib.gigerx_bcnt_fifo_ip_256x16
Compiling module xil_defaultlib.gigerx_bcnt_fifo256x16
Compiling module xil_defaultlib.gigerx_fifo_ip_256x64
Compiling module xil_defaultlib.gigerx_fifo256x64_2clk
Compiling module xil_defaultlib.gigerx_fifo_ip_256x8
Compiling module xil_defaultlib.gigerx_fifo256x8
Compiling module xil_defaultlib.rx_5g
Compiling module xil_defaultlib.LMAC_CORE_TOP
Compiling module xil_defaultlib.LMAC_SYNTH
Compiling module xil_defaultlib.LPBK_MODULE
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE2_CHANNEL(ALIGN_MCOMMA_DET="...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_rxrat...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_dp_ra...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_async...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_txrat...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_res...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_coher...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_res...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_dp_ra...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_async...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_idle_...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_idle_...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_seq_d...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_seq_d...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_idle_...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_idle_...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_elast...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_elast...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_toggl...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_toggl...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_drp_i...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_ieee_...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_reg...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_commo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_ieee_...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_ipif_...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_mdio_...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_manag...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_manag...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pulse...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pulse...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pulse...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_rxusr...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pulse...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pulse...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pulse...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_rxusr...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_coher...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pcs_d...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_rx_be...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_rx_bl...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_rx_de...
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_rx_pc...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_rx_pc...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_rx_pc...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pcs_s...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_tx_en...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_tx_pc...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_tx_pc...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pcs_t...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_g_res...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_synch...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pulse...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pulse...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_pulse...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_rxusr...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_baser...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_baser...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3_wrapp...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_v6_0_3
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling secureip modules ...
Compiling module unisims_ver.GTHE2_COMMON(BIAS_CFG=64'b010000...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.ten_gig_eth_pcs_pma_ip_shared_lo...
Compiling module xil_defaultlib.network_path_shared
Compiling module xil_defaultlib.synchronizer_simple
Compiling module xil_defaultlib.LMAC2_vc709_2015_4
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Waiting for 6 sub-compilation(s) to finish...
Built simulation snapshot board_func_synth
