{
  "name": "core_arch::x86::avx512bf16::_mm_maskz_cvtneps_pbh",
  "safe": false,
  "callees": {},
  "adts": {
    "core_arch::x86::__m128bh": [
      "Plain"
    ],
    "core_arch::x86::__m128": [
      "Plain"
    ]
  },
  "path": 6264,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bf16.rs:566:1: 578:2",
  "src": "pub fn _mm_maskz_cvtneps_pbh(k: __mmask8, a: __m128) -> __m128bh {\n    unsafe {\n        let mut dst: __m128bh;\n        asm!(\n            \"vcvtneps2bf16 {dst}{{{k}}}{{z}},{src}\",\n            dst = lateout(xmm_reg) dst,\n            src = in(xmm_reg) a,\n            k = in(kreg) k,\n            options(pure, nomem, nostack, preserves_flags)\n        );\n        dst\n    }\n}",
  "mir": "fn core_arch::x86::avx512bf16::_mm_maskz_cvtneps_pbh(_1: u8, _2: core_arch::x86::__m128) -> core_arch::x86::__m128bh {\n    let mut _0: core_arch::x86::__m128bh;\n    let mut _3: core_arch::x86::__m128bh;\n    debug k => _1;\n    debug a => _2;\n    debug dst => _3;\n    bb0: {\n        StorageLive(_3);\n        InlineAsm -> [goto: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = _3;\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Converts packed single-precision (32-bit) floating-point elements in a to packed BF16 (16-bit)\n floating-point elements, and store the results in dst using zeromask k (elements are zeroed out\n when the corresponding mask bit is not set).\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtneps_pbh)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}