{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1451143067684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1451143067687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 16:17:47 2015 " "Processing started: Sat Dec 26 16:17:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1451143067687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143067687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C5G -c C5G " "Command: quartus_map --read_settings_files=on --write_settings_files=off C5G -c C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143067688 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1451143068504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/channelizer_cic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/channelizer_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channelizer_cic-rtl " "Found design unit 1: channelizer_cic-rtl" {  } { { "channelizer_cic/synthesis/channelizer_cic.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/channelizer_cic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077805 ""} { "Info" "ISGN_ENTITY_NAME" "1 channelizer_cic " "Found entity 1: channelizer_cic" {  } { { "channelizer_cic/synthesis/channelizer_cic.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/channelizer_cic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (channelizer_cic) " "Found design unit 1: auk_dspip_math_pkg (channelizer_cic)" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077806 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (channelizer_cic) " "Found design unit 1: auk_dspip_text_pkg (channelizer_cic)" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077807 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (channelizer_cic) " "Found design unit 1: auk_dspip_lib_pkg (channelizer_cic)" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077837 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077869 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077898 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077928 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077929 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077930 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077930 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077932 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077933 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file channelizer_cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (channelizer_cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (channelizer_cic)" {  } { { "channelizer_cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (channelizer_cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (channelizer_cic)" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143077983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143077983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078014 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078070 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078093 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078118 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "channelizer_cic/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "channelizer_cic/synthesis/submodules/counter_module.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_core.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 channelizer_cic_cic_ii_0 " "Found entity 1: channelizer_cic_cic_ii_0" {  } { { "channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channelizer_fir-rtl " "Found design unit 1: channelizer_fir-rtl" {  } { { "channelizer_fir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078453 ""} { "Info" "ISGN_ENTITY_NAME" "1 channelizer_fir " "Found entity 1: channelizer_fir" {  } { { "channelizer_fir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file channelizer_fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (channelizer_fir) " "Found design unit 1: dspba_library_package (channelizer_fir)" {  } { { "channelizer_fir/dspba_library_package.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/dspba_library.vhd 22 11 " "Found 22 design units, including 11 entities, in source file channelizer_fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_mux2-mux2 " "Found design unit 2: dspba_mux2-mux2" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_mux3-mux3 " "Found design unit 3: dspba_mux3-mux3" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dspba_mux4-mux4 " "Found design unit 4: dspba_mux4-mux4" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 dspba_intadd_u-intadd_u " "Found design unit 5: dspba_intadd_u-intadd_u" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 dspba_intadd_s-intadd_s " "Found design unit 6: dspba_intadd_s-intadd_s" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 312 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 dspba_intsub_u-intsub_u " "Found design unit 7: dspba_intsub_u-intsub_u" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 dspba_intsub_s-intsub_s " "Found design unit 8: dspba_intsub_s-intsub_s" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 dspba_intaddsub_u-intaddsub_u " "Found design unit 9: dspba_intaddsub_u-intaddsub_u" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 dspba_intaddsub_s-intaddsub_s " "Found design unit 10: dspba_intaddsub_s-intaddsub_s" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dspba_sync_reg-sync_reg " "Found design unit 11: dspba_sync_reg-sync_reg" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 549 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_mux2 " "Found entity 2: dspba_mux2" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_mux3 " "Found entity 3: dspba_mux3" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_mux4 " "Found entity 4: dspba_mux4" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_ENTITY_NAME" "5 dspba_intadd_u " "Found entity 5: dspba_intadd_u" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_ENTITY_NAME" "6 dspba_intadd_s " "Found entity 6: dspba_intadd_s" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_ENTITY_NAME" "7 dspba_intsub_u " "Found entity 7: dspba_intsub_u" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_ENTITY_NAME" "8 dspba_intsub_s " "Found entity 8: dspba_intsub_s" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_ENTITY_NAME" "9 dspba_intaddsub_u " "Found entity 9: dspba_intaddsub_u" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_ENTITY_NAME" "10 dspba_intaddsub_s " "Found entity 10: dspba_intaddsub_s" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""} { "Info" "ISGN_ENTITY_NAME" "11 dspba_sync_reg " "Found entity 11: dspba_sync_reg" {  } { { "channelizer_fir/dspba_library.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/dspba_library.vhd" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file channelizer_fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (channelizer_fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (channelizer_fir)" {  } { { "channelizer_fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078457 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "channelizer_fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file channelizer_fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (channelizer_fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (channelizer_fir)" {  } { { "channelizer_fir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "channelizer_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078458 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "channelizer_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "channelizer_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078459 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "channelizer_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "channelizer_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078460 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "channelizer_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "channelizer_fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078461 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "channelizer_fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "channelizer_fir/altera_avalon_sc_fifo.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/channelizer_fir_0002_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_fir/channelizer_fir_0002_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channelizer_fir_0002_rtl-normal " "Found design unit 1: channelizer_fir_0002_rtl-normal" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078478 ""} { "Info" "ISGN_ENTITY_NAME" "1 channelizer_fir_0002_rtl " "Found entity 1: channelizer_fir_0002_rtl" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/channelizer_fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_fir/channelizer_fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channelizer_fir_0002_ast-struct " "Found design unit 1: channelizer_fir_0002_ast-struct" {  } { { "channelizer_fir/channelizer_fir_0002_ast.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_ast.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078479 ""} { "Info" "ISGN_ENTITY_NAME" "1 channelizer_fir_0002_ast " "Found entity 1: channelizer_fir_0002_ast" {  } { { "channelizer_fir/channelizer_fir_0002_ast.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_fir/channelizer_fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_fir/channelizer_fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channelizer_fir_0002-syn " "Found design unit 1: channelizer_fir_0002-syn" {  } { { "channelizer_fir/channelizer_fir_0002.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078479 ""} { "Info" "ISGN_ENTITY_NAME" "1 channelizer_fir_0002 " "Found entity 1: channelizer_fir_0002" {  } { { "channelizer_fir/channelizer_fir_0002.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channelizer-structural " "Found design unit 1: channelizer-structural" {  } { { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078480 ""} { "Info" "ISGN_ENTITY_NAME" "1 channelizer " "Found entity 1: channelizer" {  } { { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/channelizer_nco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channelizer_nco/synthesis/channelizer_nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channelizer_nco-rtl " "Found design unit 1: channelizer_nco-rtl" {  } { { "channelizer_nco/synthesis/channelizer_nco.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/channelizer_nco.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078481 ""} { "Info" "ISGN_ENTITY_NAME" "1 channelizer_nco " "Found entity 1: channelizer_nco" {  } { { "channelizer_nco/synthesis/channelizer_nco.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/channelizer_nco.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 channelizer_nco_nco_ii_0 " "Found entity 1: channelizer_nco_nco_ii_0" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/asj_crs_par.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/asj_crs_par.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crs_par " "Found entity 1: asj_crs_par" {  } { { "channelizer_nco/synthesis/submodules/asj_crs_par.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/asj_crs_par.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "channelizer_nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "channelizer_nco/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_axor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/asj_nco_pxx.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/asj_nco_pxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_pxx " "Found entity 1: asj_nco_pxx" {  } { { "channelizer_nco/synthesis/submodules/asj_nco_pxx.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/asj_nco_pxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "channelizer_nco/synthesis/submodules/cord_fs.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cord_fs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "channelizer_nco/synthesis/submodules/cord_seg_sel.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cord_seg_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/cord_init_pm.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/cord_init_pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init_pm " "Found entity 1: cord_init_pm" {  } { { "channelizer_nco/synthesis/submodules/cord_init_pm.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cord_init_pm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "channelizer_nco/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_zxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "channelizer_nco/synthesis/submodules/cord_2c.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cord_2c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/sop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/sop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sop_reg " "Found entity 1: sop_reg" {  } { { "channelizer_nco/synthesis/submodules/sop_reg.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/sop_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "channelizer_nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channelizer_nco/synthesis/submodules/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file channelizer_nco/synthesis/submodules/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "channelizer_nco/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_sxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xcvr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xcvr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xcvr-structural " "Found design unit 1: xcvr-structural" {  } { { "xcvr.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078766 ""} { "Info" "ISGN_ENTITY_NAME" "1 xcvr " "Found entity 1: xcvr" {  } { { "xcvr.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C5G.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C5G.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C5G-structural " "Found design unit 1: C5G-structural" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078767 ""} { "Info" "ISGN_ENTITY_NAME" "1 C5G " "Found entity 1: C5G" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refgen_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refgen_tx-rtl " "Found design unit 1: refgen_tx-rtl" {  } { { "refgen_tx.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078768 ""} { "Info" "ISGN_ENTITY_NAME" "1 refgen_tx " "Found entity 1: refgen_tx" {  } { { "refgen_tx.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file refgen_tx/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (refgen_tx) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (refgen_tx)" {  } { { "refgen_tx/altera_xcvr_functions.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078770 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 refgen_tx/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at refgen_tx/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "refgen_tx/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143078771 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 refgen_tx/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at refgen_tx/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "refgen_tx/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143078771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "refgen_tx/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "refgen_tx/sv_reconfig_bundle_to_ip.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "refgen_tx/sv_reconfig_bundle_merger.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file refgen_tx/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (refgen_tx) " "Found design unit 1: av_xcvr_h (SystemVerilog) (refgen_tx)" {  } { { "refgen_tx/av_xcvr_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "refgen_tx/av_xcvr_avmm_csr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "refgen_tx/av_tx_pma_ch.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "refgen_tx/av_tx_pma.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "refgen_tx/av_rx_pma.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "refgen_tx/av_pma.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "refgen_tx/av_pcs_ch.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "refgen_tx/av_pcs.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "refgen_tx/av_xcvr_avmm.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "refgen_tx/av_xcvr_native.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "refgen_tx/av_xcvr_plls.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "refgen_tx/av_xcvr_data_adapter.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "refgen_tx/av_reconfig_bundle_to_basic.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078799 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 refgen_tx/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at refgen_tx/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "refgen_tx/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143078799 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 refgen_tx/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at refgen_tx/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "refgen_tx/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143078800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "refgen_tx/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "refgen_tx/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "refgen_tx/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "refgen_tx/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "refgen_tx/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "refgen_tx/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "refgen_tx/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "refgen_tx/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "refgen_tx/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "refgen_tx/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "refgen_tx/alt_reset_ctrl_lego.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "refgen_tx/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "refgen_tx/alt_xcvr_resync.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file refgen_tx/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (refgen_tx) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (refgen_tx)" {  } { { "refgen_tx/alt_xcvr_csr_common_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "refgen_tx/alt_xcvr_csr_common.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file refgen_tx/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (refgen_tx) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (refgen_tx)" {  } { { "refgen_tx/alt_xcvr_csr_pcs8g_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "refgen_tx/alt_xcvr_csr_pcs8g.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file refgen_tx/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "refgen_tx/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078822 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "refgen_tx/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078822 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "refgen_tx/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "refgen_tx/alt_xcvr_mgmt2dec.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "refgen_tx/altera_wait_generate.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/altera_xcvr_native_av_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file refgen_tx/altera_xcvr_native_av_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_av_functions_h (SystemVerilog) (refgen_tx) " "Found design unit 1: altera_xcvr_native_av_functions_h (SystemVerilog) (refgen_tx)" {  } { { "refgen_tx/altera_xcvr_native_av_functions_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/altera_xcvr_native_av_functions_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/altera_xcvr_native_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/altera_xcvr_native_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_native_av " "Found entity 1: altera_xcvr_native_av" {  } { { "refgen_tx/altera_xcvr_native_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/altera_xcvr_native_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_tx/altera_xcvr_data_adapter_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_tx/altera_xcvr_data_adapter_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_data_adapter_av " "Found entity 1: altera_xcvr_data_adapter_av" {  } { { "refgen_tx/altera_xcvr_data_adapter_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/altera_xcvr_data_adapter_av.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refgen_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refgen_reset-rtl " "Found design unit 1: refgen_reset-rtl" {  } { { "refgen_reset.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078828 ""} { "Info" "ISGN_ENTITY_NAME" "1 refgen_reset " "Found entity 1: refgen_reset" {  } { { "refgen_reset.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reset/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file refgen_reset/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (refgen_reset) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (refgen_reset)" {  } { { "refgen_reset/altera_xcvr_functions.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reset/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reset/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "refgen_reset/alt_xcvr_resync.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reset/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reset/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "refgen_reset/altera_xcvr_reset_control.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reset/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reset/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "refgen_reset/alt_xcvr_reset_counter.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refgen_reconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refgen_reconfig-rtl " "Found design unit 1: refgen_reconfig-rtl" {  } { { "refgen_reconfig.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078834 ""} { "Info" "ISGN_ENTITY_NAME" "1 refgen_reconfig " "Found entity 1: refgen_reconfig" {  } { { "refgen_reconfig.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file refgen_reconfig/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (refgen_reconfig) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (refgen_reconfig)" {  } { { "refgen_reconfig/altera_xcvr_functions.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file refgen_reconfig/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (refgen_reconfig) " "Found design unit 1: av_xcvr_h (SystemVerilog) (refgen_reconfig)" {  } { { "refgen_reconfig/av_xcvr_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "refgen_reconfig/alt_xcvr_resync.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file refgen_reconfig/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (refgen_reconfig) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (refgen_reconfig)" {  } { { "refgen_reconfig/alt_xcvr_reconfig_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "refgen_reconfig/alt_xcvr_reconfig.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cal_seq.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "refgen_reconfig/alt_xreconf_cif.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "refgen_reconfig/alt_xreconf_uif.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "refgen_reconfig/alt_xreconf_basic_acq.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "refgen_reconfig/alt_xcvr_reconfig_analog.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "refgen_reconfig/alt_xcvr_reconfig_analog_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "refgen_reconfig/alt_xreconf_analog_datactrl_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "refgen_reconfig/alt_xreconf_analog_rmw_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "refgen_reconfig/alt_xreconf_analog_ctrlsm.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "refgen_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "refgen_reconfig/alt_xcvr_reconfig_eyemon.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "refgen_reconfig/alt_xcvr_reconfig_dfe.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "refgen_reconfig/alt_xcvr_reconfig_adce.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "refgen_reconfig/alt_xcvr_reconfig_dcd.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "refgen_reconfig/alt_xcvr_reconfig_dcd_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "refgen_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "refgen_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "refgen_reconfig/alt_xcvr_reconfig_mif.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "refgen_reconfig/av_xcvr_reconfig_mif.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "refgen_reconfig/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "refgen_reconfig/av_xcvr_reconfig_mif_avmm.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "refgen_reconfig/alt_xcvr_reconfig_pll.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "refgen_reconfig/av_xcvr_reconfig_pll.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "refgen_reconfig/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "refgen_reconfig/alt_xcvr_reconfig_soc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "refgen_reconfig/alt_xcvr_reconfig_direct.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "refgen_reconfig/alt_arbiter_acq.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "refgen_reconfig/alt_xcvr_reconfig_basic.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "refgen_reconfig/av_xrbasic_l2p_addr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "refgen_reconfig/av_xrbasic_l2p_ch.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "refgen_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "refgen_reconfig/av_xrbasic_lif_csr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "refgen_reconfig/av_xrbasic_lif.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "refgen_reconfig/av_xcvr_reconfig_basic.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "refgen_reconfig/alt_xcvr_arbiter.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "refgen_reconfig/alt_xcvr_m2s.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "refgen_reconfig/altera_wait_generate.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file refgen_reconfig/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "refgen_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078882 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "refgen_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078882 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "refgen_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "refgen_reconfig/sv_reconfig_bundle_to_basic.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "refgen_reconfig/av_reconfig_bundle_to_basic.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078884 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 refgen_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at refgen_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "refgen_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143078884 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 refgen_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at refgen_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "refgen_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143078884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "refgen_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078892 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078892 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "refgen_reconfig/altera_reset_controller.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "refgen_reconfig/altera_reset_synchronizer.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "refgen_reconfig/altera_merlin_master_translator.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "refgen_reconfig/altera_merlin_slave_translator.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "refgen_reconfig/altera_merlin_master_agent.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "refgen_reconfig/altera_merlin_slave_agent.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "refgen_reconfig/altera_merlin_burst_uncompressor.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "refgen_reconfig/altera_avalon_sc_fifo.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143078908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143078908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078909 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143078909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143078909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078910 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143078910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143078911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078911 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143078912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143078912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078913 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file refgen_reconfig/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "refgen_reconfig/altera_merlin_arbitrator.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078915 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "refgen_reconfig/altera_merlin_arbitrator.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recv_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recv_rx-rtl " "Found design unit 1: recv_rx-rtl" {  } { { "recv_rx.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078922 ""} { "Info" "ISGN_ENTITY_NAME" "1 recv_rx " "Found entity 1: recv_rx" {  } { { "recv_rx.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file recv_rx/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (recv_rx) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (recv_rx)" {  } { { "recv_rx/altera_xcvr_functions.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078925 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 recv_rx/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at recv_rx/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "recv_rx/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143078925 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 recv_rx/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at recv_rx/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "recv_rx/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143078925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "recv_rx/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "recv_rx/sv_reconfig_bundle_to_ip.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "recv_rx/sv_reconfig_bundle_merger.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file recv_rx/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (recv_rx) " "Found design unit 1: av_xcvr_h (SystemVerilog) (recv_rx)" {  } { { "recv_rx/av_xcvr_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "recv_rx/av_xcvr_avmm_csr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "recv_rx/av_tx_pma_ch.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "recv_rx/av_tx_pma.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "recv_rx/av_rx_pma.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "recv_rx/av_pma.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "recv_rx/av_pcs_ch.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "recv_rx/av_pcs.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "recv_rx/av_xcvr_avmm.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "recv_rx/av_xcvr_native.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "recv_rx/av_xcvr_plls.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "recv_rx/av_xcvr_data_adapter.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "recv_rx/av_reconfig_bundle_to_basic.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078958 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 recv_rx/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at recv_rx/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "recv_rx/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143078958 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 recv_rx/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at recv_rx/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "recv_rx/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143078958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "recv_rx/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "recv_rx/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "recv_rx/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "recv_rx/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "recv_rx/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "recv_rx/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "recv_rx/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "recv_rx/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "recv_rx/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "recv_rx/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "recv_rx/alt_reset_ctrl_lego.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "recv_rx/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "recv_rx/alt_xcvr_resync.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file recv_rx/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (recv_rx) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (recv_rx)" {  } { { "recv_rx/alt_xcvr_csr_common_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "recv_rx/alt_xcvr_csr_common.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file recv_rx/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (recv_rx) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (recv_rx)" {  } { { "recv_rx/alt_xcvr_csr_pcs8g_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "recv_rx/alt_xcvr_csr_pcs8g.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file recv_rx/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "recv_rx/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078984 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "recv_rx/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078984 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "recv_rx/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "recv_rx/alt_xcvr_mgmt2dec.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "recv_rx/altera_wait_generate.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/altera_xcvr_native_av_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file recv_rx/altera_xcvr_native_av_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_av_functions_h (SystemVerilog) (recv_rx) " "Found design unit 1: altera_xcvr_native_av_functions_h (SystemVerilog) (recv_rx)" {  } { { "recv_rx/altera_xcvr_native_av_functions_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/altera_xcvr_native_av_functions_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/altera_xcvr_native_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/altera_xcvr_native_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_native_av " "Found entity 1: altera_xcvr_native_av" {  } { { "recv_rx/altera_xcvr_native_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/altera_xcvr_native_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_rx/altera_xcvr_data_adapter_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_rx/altera_xcvr_data_adapter_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_data_adapter_av " "Found entity 1: altera_xcvr_data_adapter_av" {  } { { "recv_rx/altera_xcvr_data_adapter_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/altera_xcvr_data_adapter_av.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recv_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recv_reset-rtl " "Found design unit 1: recv_reset-rtl" {  } { { "recv_reset.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078992 ""} { "Info" "ISGN_ENTITY_NAME" "1 recv_reset " "Found entity 1: recv_reset" {  } { { "recv_reset.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reset/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file recv_reset/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (recv_reset) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (recv_reset)" {  } { { "recv_reset/altera_xcvr_functions.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reset/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reset/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "recv_reset/alt_xcvr_resync.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reset/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reset/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "recv_reset/altera_xcvr_reset_control.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reset/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reset/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "recv_reset/alt_xcvr_reset_counter.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recv_reconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recv_reconfig-rtl " "Found design unit 1: recv_reconfig-rtl" {  } { { "recv_reconfig.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078998 ""} { "Info" "ISGN_ENTITY_NAME" "1 recv_reconfig " "Found entity 1: recv_reconfig" {  } { { "recv_reconfig.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143078998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143078998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file recv_reconfig/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (recv_reconfig) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (recv_reconfig)" {  } { { "recv_reconfig/altera_xcvr_functions.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file recv_reconfig/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (recv_reconfig) " "Found design unit 1: av_xcvr_h (SystemVerilog) (recv_reconfig)" {  } { { "recv_reconfig/av_xcvr_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "recv_reconfig/alt_xcvr_resync.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file recv_reconfig/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (recv_reconfig) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (recv_reconfig)" {  } { { "recv_reconfig/alt_xcvr_reconfig_h.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "recv_reconfig/alt_xcvr_reconfig.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "recv_reconfig/alt_xcvr_reconfig_cal_seq.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "recv_reconfig/alt_xreconf_cif.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "recv_reconfig/alt_xreconf_uif.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "recv_reconfig/alt_xreconf_basic_acq.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "recv_reconfig/alt_xcvr_reconfig_analog.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "recv_reconfig/alt_xcvr_reconfig_analog_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "recv_reconfig/alt_xreconf_analog_datactrl_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "recv_reconfig/alt_xreconf_analog_rmw_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "recv_reconfig/alt_xreconf_analog_ctrlsm.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "recv_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "recv_reconfig/alt_xcvr_reconfig_eyemon.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "recv_reconfig/alt_xcvr_reconfig_dfe.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "recv_reconfig/alt_xcvr_reconfig_adce.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "recv_reconfig/alt_xcvr_reconfig_dcd.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "recv_reconfig/alt_xcvr_reconfig_dcd_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "recv_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "recv_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "recv_reconfig/alt_xcvr_reconfig_mif.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "recv_reconfig/av_xcvr_reconfig_mif.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "recv_reconfig/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "recv_reconfig/av_xcvr_reconfig_mif_avmm.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "recv_reconfig/alt_xcvr_reconfig_pll.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "recv_reconfig/av_xcvr_reconfig_pll.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "recv_reconfig/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "recv_reconfig/alt_xcvr_reconfig_soc.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "recv_reconfig/alt_xcvr_reconfig_direct.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "recv_reconfig/alt_arbiter_acq.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "recv_reconfig/alt_xcvr_reconfig_basic.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "recv_reconfig/av_xrbasic_l2p_addr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "recv_reconfig/av_xrbasic_l2p_ch.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "recv_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "recv_reconfig/av_xrbasic_lif_csr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "recv_reconfig/av_xrbasic_lif.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "recv_reconfig/av_xcvr_reconfig_basic.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "recv_reconfig/alt_xcvr_arbiter.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "recv_reconfig/alt_xcvr_m2s.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "recv_reconfig/altera_wait_generate.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file recv_reconfig/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "recv_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079055 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "recv_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079055 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "recv_reconfig/alt_xcvr_csr_selector.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "recv_reconfig/sv_reconfig_bundle_to_basic.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "recv_reconfig/av_reconfig_bundle_to_basic.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079057 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 recv_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at recv_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "recv_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143079057 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 recv_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at recv_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "recv_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1451143079057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "recv_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079066 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079066 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "recv_reconfig/altera_reset_controller.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "recv_reconfig/altera_reset_synchronizer.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "recv_reconfig/altera_merlin_master_translator.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "recv_reconfig/altera_merlin_slave_translator.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "recv_reconfig/altera_merlin_master_agent.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "recv_reconfig/altera_merlin_slave_agent.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "recv_reconfig/altera_merlin_burst_uncompressor.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "recv_reconfig/altera_avalon_sc_fifo.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143079083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143079083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079084 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143079085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143079085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079086 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143079087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143079087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079088 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143079088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1451143079088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079089 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file recv_reconfig/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "recv_reconfig/altera_merlin_arbitrator.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079093 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "recv_reconfig/altera_merlin_arbitrator.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5G " "Elaborating entity \"C5G\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1451143079826 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG C5G.vhd(39) " "VHDL Signal Declaration warning at C5G.vhd(39): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451143079827 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR C5G.vhd(40) " "VHDL Signal Declaration warning at C5G.vhd(40): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451143079827 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCL C5G.vhd(47) " "VHDL Signal Declaration warning at C5G.vhd(47): used implicit default value for signal \"I2C_SCL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451143079827 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TX C5G.vhd(52) " "VHDL Signal Declaration warning at C5G.vhd(52): used implicit default value for signal \"UART_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451143079827 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLKOUT_P C5G.vhd(57) " "VHDL Signal Declaration warning at C5G.vhd(57): used implicit default value for signal \"CLKOUT_P\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLKOUT0 C5G.vhd(58) " "VHDL Signal Declaration warning at C5G.vhd(58): used implicit default value for signal \"CLKOUT0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_ready C5G.vhd(106) " "Verilog HDL or VHDL warning at C5G.vhd(106): object \"tx_ready\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_ready C5G.vhd(108) " "Verilog HDL or VHDL warning at C5G.vhd(108): object \"rx_ready\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_busy C5G.vhd(109) " "Verilog HDL or VHDL warning at C5G.vhd(109): object \"reconfig_busy\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reconfig_mgmt_address C5G.vhd(112) " "VHDL Signal Declaration warning at C5G.vhd(112): used explicit default value for signal \"reconfig_mgmt_address\" because signal was never assigned a value" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reconfig_mgmt_read C5G.vhd(113) " "VHDL Signal Declaration warning at C5G.vhd(113): used explicit default value for signal \"reconfig_mgmt_read\" because signal was never assigned a value" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 113 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_mgmt_readdata C5G.vhd(114) " "Verilog HDL or VHDL warning at C5G.vhd(114): object \"reconfig_mgmt_readdata\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_mgmt_waitrequest C5G.vhd(115) " "Verilog HDL or VHDL warning at C5G.vhd(115): object \"reconfig_mgmt_waitrequest\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reconfig_mgmt_write C5G.vhd(116) " "VHDL Signal Declaration warning at C5G.vhd(116): used explicit default value for signal \"reconfig_mgmt_write\" because signal was never assigned a value" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reconfig_mgmt_writedata C5G.vhd(117) " "VHDL Signal Declaration warning at C5G.vhd(117): used explicit default value for signal \"reconfig_mgmt_writedata\" because signal was never assigned a value" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 117 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_pma_clkout C5G.vhd(121) " "Verilog HDL or VHDL warning at C5G.vhd(121): object \"rx_pma_clkout\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rx_set_locktodata C5G.vhd(123) " "VHDL Signal Declaration warning at C5G.vhd(123): used explicit default value for signal \"rx_set_locktodata\" because signal was never assigned a value" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rx_set_locktoref C5G.vhd(124) " "VHDL Signal Declaration warning at C5G.vhd(124): used explicit default value for signal \"rx_set_locktoref\" because signal was never assigned a value" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 124 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_is_lockedtoref C5G.vhd(125) " "Verilog HDL or VHDL warning at C5G.vhd(125): object \"rx_is_lockedtoref\" assigned a value but never read" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143079828 "|C5G"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TX_P\[3..1\] C5G.vhd(60) " "Using initial value X (don't care) for net \"TX_P\[3..1\]\" at C5G.vhd(60)" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 60 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143079831 "|C5G"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xcvr xcvr:xcvr_1 " "Elaborating entity \"xcvr\" for hierarchy \"xcvr:xcvr_1\"" {  } { { "C5G.vhd" "xcvr_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143079838 ""}
{ "Warning" "WSGN_SEARCH_FILE" "refgen.vhd 2 1 " "Using design file refgen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refgen-structural " "Found design unit 1: refgen-structural" {  } { { "refgen.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079850 ""} { "Info" "ISGN_ENTITY_NAME" "1 refgen " "Found entity 1: refgen" {  } { { "refgen.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143079850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1451143079850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refgen xcvr:xcvr_1\|refgen:refgen_1 " "Elaborating entity \"refgen\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\"" {  } { { "xcvr.vhd" "refgen_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143079856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refgen_tx xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1 " "Elaborating entity \"refgen_tx\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\"" {  } { { "refgen.vhd" "refgen_tx_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143079868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_native_av xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst " "Elaborating entity \"altera_xcvr_native_av\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\"" {  } { { "refgen_tx.vhd" "refgen_tx_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143079880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_xcvr_functions.sv(220) " "Verilog HDL assignment warning at altera_xcvr_functions.sv(220): truncated value with size 32 to match size of target (4)" {  } { { "refgen_tx/altera_xcvr_functions.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/altera_xcvr_functions.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451143080146 "|C5G|xcvr:xcvr_1|refgen:refgen_1|refgen_tx:refgen_tx_1|altera_xcvr_native_av:refgen_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\"" {  } { { "refgen_tx/altera_xcvr_native_av.sv" "gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/altera_xcvr_native_av.sv" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143080758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst\"" {  } { { "refgen_tx/av_xcvr_plls.sv" "pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_plls.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143082967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\"" {  } { { "refgen_tx/av_xcvr_plls.sv" "pll\[0\].avmm.av_xcvr_avmm_csr_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_plls.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143082973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst\"" {  } { { "refgen_tx/av_xcvr_avmm_csr.sv" "gen_status_reg_pll.alt_xcvr_resync_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_avmm_csr.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143082981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\"" {  } { { "refgen_tx/altera_xcvr_native_av.sv" "gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/altera_xcvr_native_av.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143082987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "refgen_tx/av_xcvr_native.sv" "inst_av_pma" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143083229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "refgen_tx/av_pma.sv" "av_tx_pma" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143083447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "refgen_tx/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143084191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "refgen_tx/av_xcvr_native.sv" "inst_av_pcs" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143084385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "refgen_tx/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143084440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "refgen_tx/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143084520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "refgen_tx/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143084697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "refgen_tx/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143085813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "refgen_tx/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "refgen_tx/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_tx:refgen_tx_1\|altera_xcvr_native_av:refgen_tx_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "refgen_tx/altera_xcvr_native_av.sv" "av_reconfig_bundle_merger_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/altera_xcvr_native_av.sv" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refgen_reconfig xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1 " "Elaborating entity \"refgen_reconfig\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\"" {  } { { "refgen.vhd" "refgen_reconfig_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\"" {  } { { "refgen_reconfig.vhd" "refgen_reconfig_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_arbiter:arbiter\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig.sv" "arbiter" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig.sv" "offset.sc_offset" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation_av xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation_av\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "offset_cancellation_av" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "wait_gen" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_av xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborating entity \"alt_cal_av\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "alt_cal_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(292) " "Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451143086695 "|C5G|xcvr:xcvr_1|refgen:refgen_1|refgen_reconfig:refgen_reconfig_1|alt_xcvr_reconfig:refgen_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(299) " "Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451143086695 "|C5G|xcvr:xcvr_1|refgen:refgen_1|refgen_reconfig:refgen_reconfig_1|alt_xcvr_reconfig:refgen_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(313) " "Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451143086695 "|C5G|xcvr:xcvr_1|refgen:refgen_1|refgen_reconfig:refgen_reconfig_1|alt_xcvr_reconfig:refgen_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Instantiated megafunction \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 2 " "Parameter \"number_of_channels\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143086736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 2 " "Parameter \"channel_address_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143086736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pma_base_address 0 " "Parameter \"pma_base_address\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143086736 ""}  } { { "refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143086736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal_av.v" "pd0_det" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086741 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 170 0 0 } } { "refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "mutex_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog " "Elaborating entity \"alt_xcvr_reconfig_analog\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig.sv" "analog.sc_analog" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog_av xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv " "Elaborating entity \"alt_xcvr_reconfig_analog_av\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig_analog.sv" "reconfig_analog_cv" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_analog.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_uif xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif " "Elaborating entity \"alt_xreconf_uif\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_uif" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_analog_av.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_datactrl_av xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl " "Elaborating entity \"alt_xreconf_analog_datactrl_av\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_analog_datactrl" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_analog_av.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_ctrlsm xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm " "Elaborating entity \"alt_xreconf_analog_ctrlsm\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm\"" {  } { { "refgen_reconfig/alt_xreconf_analog_datactrl_av.sv" "inst_analog_ctrlsm" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xreconf_analog_datactrl_av.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_rmw_av xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm " "Elaborating entity \"alt_xreconf_analog_rmw_av\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm\"" {  } { { "refgen_reconfig/alt_xreconf_analog_datactrl_av.sv" "inst_rmw_sm" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xreconf_analog_datactrl_av.sv" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_cif" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_analog_av.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "refgen_reconfig/alt_xreconf_cif.sv" "inst_basic_acq" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig.sv" "cal_seq" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig.sv" "basic" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_reconfig_basic xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5 " "Elaborating entity \"av_xcvr_reconfig_basic\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\"" {  } { { "refgen_reconfig/alt_xcvr_reconfig_basic.sv" "a5" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_basic.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"av_xrbasic_lif\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "refgen_reconfig/av_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xcvr_reconfig_basic.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif_csr xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr " "Elaborating entity \"av_xrbasic_lif_csr\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\"" {  } { { "refgen_reconfig/av_xrbasic_lif.sv" "lif_csr" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_lif.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_rom xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch " "Elaborating entity \"av_xrbasic_l2p_rom\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\"" {  } { { "refgen_reconfig/av_xrbasic_lif_csr.sv" "l2pch" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_lif_csr.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143086997 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "refgen_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1451143087010 "|C5G|xcvr:xcvr_1|refgen:refgen_1|refgen_reconfig:refgen_reconfig_1|alt_xcvr_reconfig:refgen_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "refgen_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1451143087010 "|C5G|xcvr:xcvr_1|refgen:refgen_1|refgen_reconfig:refgen_reconfig_1|alt_xcvr_reconfig:refgen_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "refgen_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1451143087010 "|C5G|xcvr:xcvr_1|refgen:refgen_1|refgen_reconfig:refgen_reconfig_1|alt_xcvr_reconfig:refgen_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_addr xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"av_xrbasic_l2p_addr\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr\"" {  } { { "refgen_reconfig/av_xrbasic_lif_csr.sv" "l2paddr" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_lif_csr.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "refgen_reconfig/av_xrbasic_lif.sv" "pif_tbus_mux" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xrbasic_lif.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "refgen_reconfig/av_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xcvr_reconfig_basic.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_basic xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle " "Elaborating entity \"av_reconfig_bundle_to_basic\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle\"" {  } { { "refgen_reconfig/av_xcvr_reconfig_basic.sv" "bundle" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_xcvr_reconfig_basic.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refgen_reset xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1 " "Elaborating entity \"refgen_reset\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\"" {  } { { "refgen.vhd" "refgen_reset_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst\"" {  } { { "refgen_reset.vhd" "refgen_reset_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset\"" {  } { { "refgen_reset/altera_xcvr_reset_control.sv" "g_reset_sync.alt_xcvr_resync_reset" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset/altera_xcvr_reset_control.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown\"" {  } { { "refgen_reset/altera_xcvr_reset_control.sv" "g_pll.counter_pll_powerdown" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset/altera_xcvr_reset_control.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "refgen_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset/altera_xcvr_reset_control.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "refgen_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset/altera_xcvr_reset_control.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reset:refgen_reset_1\|altera_xcvr_reset_control:refgen_reset_inst\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "refgen_reset/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset/altera_xcvr_reset_control.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087158 ""}
{ "Warning" "WSGN_SEARCH_FILE" "recv.vhd 2 1 " "Using design file recv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recv-structural " "Found design unit 1: recv-structural" {  } { { "recv.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143087167 ""} { "Info" "ISGN_ENTITY_NAME" "1 recv " "Found entity 1: recv" {  } { { "recv.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143087167 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1451143087167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recv xcvr:xcvr_1\|recv:recv_1 " "Elaborating entity \"recv\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\"" {  } { { "xcvr.vhd" "recv_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recv_rx xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1 " "Elaborating entity \"recv_rx\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\"" {  } { { "recv.vhd" "recv_rx_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_native_av xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst " "Elaborating entity \"altera_xcvr_native_av\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\"" {  } { { "recv_rx.vhd" "recv_rx_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_xcvr_functions.sv(220) " "Verilog HDL assignment warning at altera_xcvr_functions.sv(220): truncated value with size 32 to match size of target (4)" {  } { { "recv_rx/altera_xcvr_functions.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/altera_xcvr_functions.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451143087459 "|C5G|xcvr:xcvr_1|recv:recv_1|recv_rx:recv_rx_1|altera_xcvr_native_av:recv_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\"" {  } { { "recv_rx/altera_xcvr_native_av.sv" "gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/altera_xcvr_native_av.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143087979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "recv_rx/av_xcvr_native.sv" "inst_av_pma" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143088223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_rx_pma xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma " "Elaborating entity \"av_rx_pma\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\"" {  } { { "recv_rx/av_pma.sv" "av_rx_pma" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_pma.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143088598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "recv_rx/av_xcvr_native.sv" "inst_av_pcs" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143088939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "recv_rx/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143088995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pld_pcs_interface_rbc xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface " "Elaborating entity \"av_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\"" {  } { { "recv_rx/av_pcs_ch.sv" "inst_av_hssi_rx_pld_pcs_interface" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_pcs_ch.sv" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143089123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pcs_pma_interface_rbc xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface " "Elaborating entity \"av_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface\"" {  } { { "recv_rx/av_pcs_ch.sv" "inst_av_hssi_common_pcs_pma_interface" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_pcs_ch.sv" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143089474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "recv_rx/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143090011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pcs_pma_interface_rbc xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface " "Elaborating entity \"av_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface\"" {  } { { "recv_rx/av_pcs_ch.sv" "inst_av_hssi_rx_pcs_pma_interface" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_pcs_ch.sv" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143091140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pld_pcs_interface_rbc xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface " "Elaborating entity \"av_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\"" {  } { { "recv_rx/av_pcs_ch.sv" "inst_av_hssi_common_pld_pcs_interface" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_pcs_ch.sv" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143091406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "recv_rx/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst\"" {  } { { "recv_rx/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_avmm.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "recv_rx/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst\"" {  } { { "recv_rx/av_xcvr_avmm_csr.sv" "gen_status_reg_rx.alt_xcvr_resync_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_xcvr_avmm_csr.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_rx:recv_rx_1\|altera_xcvr_native_av:recv_rx_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "recv_rx/altera_xcvr_native_av.sv" "av_reconfig_bundle_merger_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx/altera_xcvr_native_av.sv" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recv_reconfig xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1 " "Elaborating entity \"recv_reconfig\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\"" {  } { { "recv.vhd" "recv_reconfig_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\"" {  } { { "recv_reconfig.vhd" "recv_reconfig_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "recv_reconfig/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_arbiter:arbiter\"" {  } { { "recv_reconfig/alt_xcvr_reconfig.sv" "arbiter" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\"" {  } { { "recv_reconfig/alt_xcvr_reconfig.sv" "offset.sc_offset" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_offset_cancellation_av xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av " "Elaborating entity \"alt_xcvr_reconfig_offset_cancellation_av\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\"" {  } { { "recv_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "offset_cancellation_av" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|altera_wait_generate:wait_gen\"" {  } { { "recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "wait_gen" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_av xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborating entity \"alt_cal_av\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "alt_cal_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(292) " "Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451143093636 "|C5G|xcvr:xcvr_1|recv:recv_1|recv_reconfig:recv_reconfig_1|alt_xcvr_reconfig:recv_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(299) " "Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451143093637 "|C5G|xcvr:xcvr_1|recv:recv_1|recv_reconfig:recv_reconfig_1|alt_xcvr_reconfig:recv_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alt_cal_av.v(313) " "Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12)" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1451143093637 "|C5G|xcvr:xcvr_1|recv:recv_1|recv_reconfig:recv_reconfig_1|alt_xcvr_reconfig:recv_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\"" {  } { { "recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst " "Instantiated megafunction \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143093677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "channel_address_width 1 " "Parameter \"channel_address_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143093677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pma_base_address 0 " "Parameter \"pma_base_address\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143093677 ""}  } { { "recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143093677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_arbiter_acq:mutex_inst\"" {  } { { "recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "mutex_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog " "Elaborating entity \"alt_xcvr_reconfig_analog\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\"" {  } { { "recv_reconfig/alt_xcvr_reconfig.sv" "analog.sc_analog" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog_av xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv " "Elaborating entity \"alt_xcvr_reconfig_analog_av\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\"" {  } { { "recv_reconfig/alt_xcvr_reconfig_analog.sv" "reconfig_analog_cv" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_analog.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_uif xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif " "Elaborating entity \"alt_xreconf_uif\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_uif:inst_xreconf_uif\"" {  } { { "recv_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_uif" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_analog_av.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_datactrl_av xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl " "Elaborating entity \"alt_xreconf_analog_datactrl_av\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\"" {  } { { "recv_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_analog_datactrl" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_analog_av.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_ctrlsm xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm " "Elaborating entity \"alt_xreconf_analog_ctrlsm\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm\"" {  } { { "recv_reconfig/alt_xreconf_analog_datactrl_av.sv" "inst_analog_ctrlsm" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xreconf_analog_datactrl_av.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_rmw_av xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm " "Elaborating entity \"alt_xreconf_analog_rmw_av\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_analog_datactrl_av:inst_analog_datactrl\|alt_xreconf_analog_rmw_av:inst_rmw_sm\"" {  } { { "recv_reconfig/alt_xreconf_analog_datactrl_av.sv" "inst_rmw_sm" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xreconf_analog_datactrl_av.sv" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\"" {  } { { "recv_reconfig/alt_xcvr_reconfig_analog_av.sv" "inst_xreconf_cif" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_analog_av.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_av:reconfig_analog_cv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "recv_reconfig/alt_xreconf_cif.sv" "inst_basic_acq" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "recv_reconfig/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "recv_reconfig/alt_xcvr_reconfig.sv" "cal_seq" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\"" {  } { { "recv_reconfig/alt_xcvr_reconfig.sv" "basic" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_reconfig_basic xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5 " "Elaborating entity \"av_xcvr_reconfig_basic\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\"" {  } { { "recv_reconfig/alt_xcvr_reconfig_basic.sv" "a5" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_basic.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"av_xrbasic_lif\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "recv_reconfig/av_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xcvr_reconfig_basic.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_lif_csr xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr " "Elaborating entity \"av_xrbasic_lif_csr\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\"" {  } { { "recv_reconfig/av_xrbasic_lif.sv" "lif_csr" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_lif.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_rom xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch " "Elaborating entity \"av_xrbasic_l2p_rom\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\"" {  } { { "recv_reconfig/av_xrbasic_lif_csr.sv" "l2pch" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_lif_csr.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143093982 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "recv_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1451143093995 "|C5G|xcvr:xcvr_1|recv:recv_1|recv_reconfig:recv_reconfig_1|alt_xcvr_reconfig:recv_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "recv_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1451143093995 "|C5G|xcvr:xcvr_1|recv:recv_1|recv_reconfig:recv_reconfig_1|alt_xcvr_reconfig:recv_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 av_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "recv_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1451143093995 "|C5G|xcvr:xcvr_1|recv:recv_1|recv_reconfig:recv_reconfig_1|alt_xcvr_reconfig:recv_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xrbasic_l2p_addr xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"av_xrbasic_l2p_addr\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_addr:l2paddr\"" {  } { { "recv_reconfig/av_xrbasic_lif_csr.sv" "l2paddr" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_lif_csr.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "recv_reconfig/av_xrbasic_lif.sv" "pif_tbus_mux" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xrbasic_lif.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "recv_reconfig/av_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xcvr_reconfig_basic.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_basic xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle " "Elaborating entity \"av_reconfig_bundle_to_basic\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_reconfig_bundle_to_basic:bundle\"" {  } { { "recv_reconfig/av_xcvr_reconfig_basic.sv" "bundle" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_xcvr_reconfig_basic.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recv_reset xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1 " "Elaborating entity \"recv_reset\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\"" {  } { { "recv.vhd" "recv_reset_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst\"" {  } { { "recv_reset.vhd" "recv_reset_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset\"" {  } { { "recv_reset/altera_xcvr_reset_control.sv" "g_reset_sync.alt_xcvr_resync_reset" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset/altera_xcvr_reset_control.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy\"" {  } { { "recv_reset/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset/altera_xcvr_reset_control.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\"" {  } { { "recv_reset/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_analogreset" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset/altera_xcvr_reset_control.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset\"" {  } { { "recv_reset/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset/altera_xcvr_reset_control.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"xcvr:xcvr_1\|recv:recv_1\|recv_reset:recv_reset_1\|altera_xcvr_reset_control:recv_reset_inst\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_ready\"" {  } { { "recv_reset/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_ready" { Text "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset/altera_xcvr_reset_control.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channelizer xcvr:xcvr_1\|channelizer:channelizer_1 " "Elaborating entity \"channelizer\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\"" {  } { { "xcvr.vhd" "channelizer_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094187 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid channelizer.vhd(91) " "Verilog HDL or VHDL warning at channelizer.vhd(91): object \"out_valid\" assigned a value but never read" {  } { { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143094188 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ast_source_error channelizer.vhd(95) " "Verilog HDL or VHDL warning at channelizer.vhd(95): object \"ast_source_error\" assigned a value but never read" {  } { { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143094188 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error channelizer.vhd(97) " "Verilog HDL or VHDL warning at channelizer.vhd(97): object \"out_error\" assigned a value but never read" {  } { { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143094188 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready channelizer.vhd(98) " "Verilog HDL or VHDL warning at channelizer.vhd(98): object \"in_ready\" assigned a value but never read" {  } { { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143094188 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid_cic channelizer.vhd(98) " "Verilog HDL or VHDL warning at channelizer.vhd(98): object \"out_valid_cic\" assigned a value but never read" {  } { { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1451143094188 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "phase_mod_i channelizer.vhd(99) " "VHDL Signal Declaration warning at channelizer.vhd(99): used explicit default value for signal \"phase_mod_i\" because signal was never assigned a value" {  } { { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1451143094189 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsin_o channelizer.vhd(130) " "VHDL Process Statement warning at channelizer.vhd(130): signal \"fsin_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1451143094189 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsin_o channelizer.vhd(131) " "VHDL Process Statement warning at channelizer.vhd(131): signal \"fsin_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1451143094189 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsin_o channelizer.vhd(132) " "VHDL Process Statement warning at channelizer.vhd(132): signal \"fsin_o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1451143094189 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channelizer_nco xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1 " "Elaborating entity \"channelizer_nco\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\"" {  } { { "channelizer.vhd" "\\chann_nco:0:channelizer_nco_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channelizer_nco_nco_ii_0 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0 " "Elaborating entity \"channelizer_nco_nco_ii_0\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\"" {  } { { "channelizer_nco/synthesis/channelizer_nco.vhd" "nco_ii_0" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/channelizer_nco.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_init_pm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cord_init_pm:ci " "Elaborating entity \"cord_init_pm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cord_init_pm:ci\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "ci" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_fs xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cord_fs:cfs " "Elaborating entity \"cord_fs\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cord_fs:cfs\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "cfs" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_seg_sel xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cord_seg_sel:css " "Elaborating entity \"cord_seg_sel\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cord_seg_sel:css\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "css" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "ux000" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "channelizer_nco/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/add_sub_hth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143094466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143094466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_pxx xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004 " "Elaborating entity \"asj_nco_pxx\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "ux004" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "channelizer_nco/synthesis/submodules/asj_nco_pxx.v" "acc" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "channelizer_nco/synthesis/submodules/asj_nco_pxx.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Instantiated megafunction \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094511 ""}  } { { "channelizer_nco/synthesis/submodules/asj_nco_pxx.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143094511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n0h " "Found entity 1: add_sub_n0h" {  } { { "db/add_sub_n0h.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/add_sub_n0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143094550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143094550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n0h xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_n0h:auto_generated " "Elaborating entity \"add_sub_n0h\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_n0h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u3" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "channelizer_nco/synthesis/submodules/cordic_zxor_1p_lpm.v" "u0" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "channelizer_nco/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Instantiated megafunction \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094595 ""}  } { { "channelizer_nco/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143094595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_akg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_akg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_akg " "Found entity 1: add_sub_akg" {  } { { "db/add_sub_akg.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/add_sub_akg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143094633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143094633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_akg xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_akg:auto_generated " "Elaborating entity \"add_sub_akg\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_akg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u4" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\"" {  } { { "channelizer_nco/synthesis/submodules/cordic_sxor_1p_lpm.v" "u0" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_sxor_1p_lpm.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\"" {  } { { "channelizer_nco/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_sxor_1p_lpm.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0 " "Instantiated megafunction \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094679 ""}  } { { "channelizer_nco/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_sxor_1p_lpm.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143094679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9kg " "Found entity 1: add_sub_9kg" {  } { { "db/add_sub_9kg.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/add_sub_9kg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143094717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143094717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9kg xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\|add_sub_9kg:auto_generated " "Elaborating entity \"add_sub_9kg\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\|lpm_add_sub:u0\|add_sub_9kg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u5" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "channelizer_nco/synthesis/submodules/cordic_axor_1p_lpm.v" "u0" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "channelizer_nco/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Instantiated megafunction \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143094762 ""}  } { { "channelizer_nco/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143094762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m0h " "Found entity 1: add_sub_m0h" {  } { { "db/add_sub_m0h.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/add_sub_m0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143094800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143094800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m0h xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_m0h:auto_generated " "Elaborating entity \"add_sub_m0h\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_m0h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u6 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u6\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u6" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u7 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u7\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u7" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u8 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u8\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u8" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u9 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u9\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u9" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u10 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u10\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u10" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u11 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u11\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u11" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u12 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u12\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u12" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u13 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u13\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u13" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143094987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u14 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u14\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u14" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u15 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u15\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u15" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u16 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u16\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u16" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u17 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u17\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u17" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u18 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u18\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u18" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u19 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u19\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u19" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u20 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u20\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u20" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u21 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u21\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u21" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u22 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u22\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u22" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u23 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u23\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u23" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u24 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u24\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u24" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u25 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u25\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u25" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u26 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u26\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u26" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u27 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u27\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u27" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u28 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u28\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u28" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u29 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u29\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "u29" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_2c xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cord_2c:cordinv " "Elaborating entity \"cord_2c\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|cord_2c:cordinv\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "cordinv" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_crs_par xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_crs_par:ux006 " "Elaborating entity \"asj_crs_par\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_crs_par:ux006\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "ux006" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sop_reg xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|sop_reg:sop " "Elaborating entity \"sop_reg\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|sop_reg:sop\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "sop" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" "ux710isdr" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/channelizer_nco_nco_ii_0.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "channelizer_nco/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "channelizer_nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143095504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143095504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143095504 ""}  } { { "channelizer_nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143095504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tki " "Found entity 1: cntr_tki" {  } { { "db/cntr_tki.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/cntr_tki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143095543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143095543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tki xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_tki:auto_generated " "Elaborating entity \"cntr_tki\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_nco:\\chann_nco:0:channelizer_nco_1\|channelizer_nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_tki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143095550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channelizer_fir xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1 " "Elaborating entity \"channelizer_fir\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\"" {  } { { "channelizer.vhd" "channelizer_fir_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143107037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channelizer_fir_0002 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst " "Elaborating entity \"channelizer_fir_0002\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\"" {  } { { "channelizer_fir.vhd" "channelizer_fir_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143107044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channelizer_fir_0002_ast xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst " "Elaborating entity \"channelizer_fir_0002_ast\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\"" {  } { { "channelizer_fir/channelizer_fir_0002.vhd" "channelizer_fir_0002_ast_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143107051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "channelizer_fir/channelizer_fir_0002_ast.vhd" "sink" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_ast.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143107067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "channelizer_fir/channelizer_fir_0002_ast.vhd" "source" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_ast.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143107077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "channelizer_fir/channelizer_fir_0002_ast.vhd" "intf_ctrl" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_ast.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143107084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channelizer_fir_0002_rtl xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore " "Elaborating entity \"channelizer_fir_0002_rtl\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\"" {  } { { "channelizer_fir/channelizer_fir_0002_ast.vhd" "hpfircore" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_ast.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143107086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_memread_q_12 " "Elaborating entity \"dspba_delay\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_memread_q_12\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "d_u0_m0_wo0_memread_q_12" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|dspba_delay:d_xIn_19_12 " "Elaborating entity \"dspba_delay\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|dspba_delay:d_xIn_19_12\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "d_xIn_19_12" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi19_r0_delayr152_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi19_r0_delayr152_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "u0_m0_wo0_wi19_r0_delayr152_mem_dmem" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi19_r0_delayr152_mem_dmem " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi19_r0_delayr152_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 1618 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi19_r0_delayr152_mem_dmem " "Instantiated megafunction \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi19_r0_delayr152_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7 " "Parameter \"numwords_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 7 " "Parameter \"numwords_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108230 ""}  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 1618 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143108230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8cs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8cs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8cs3 " "Found entity 1: altera_syncram_8cs3" {  } { { "db/altera_syncram_8cs3.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_8cs3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143108266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143108266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8cs3 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi19_r0_delayr152_mem_dmem\|altera_syncram_8cs3:auto_generated " "Elaborating entity \"altera_syncram_8cs3\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi19_r0_delayr152_mem_dmem\|altera_syncram_8cs3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_syncram.tdf" 126 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mmb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mmb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mmb4 " "Found entity 1: altsyncram_mmb4" {  } { { "db/altsyncram_mmb4.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_mmb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143108309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143108309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mmb4 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi19_r0_delayr152_mem_dmem\|altera_syncram_8cs3:auto_generated\|altsyncram_mmb4:altsyncram1 " "Elaborating entity \"altsyncram_mmb4\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi19_r0_delayr152_mem_dmem\|altera_syncram_8cs3:auto_generated\|altsyncram_mmb4:altsyncram1\"" {  } { { "db/altera_syncram_8cs3.tdf" "altsyncram1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_8cs3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi18_r0_delayr144_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi18_r0_delayr144_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "u0_m0_wo0_wi18_r0_delayr144_mem_dmem" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 1782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi18_r0_delayr144_mem_dmem " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi18_r0_delayr144_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 1782 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi18_r0_delayr144_mem_dmem " "Instantiated megafunction \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi18_r0_delayr144_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 15 " "Parameter \"numwords_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 15 " "Parameter \"numwords_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108340 ""}  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 1782 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143108340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8fs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8fs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8fs3 " "Found entity 1: altera_syncram_8fs3" {  } { { "db/altera_syncram_8fs3.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_8fs3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143108375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143108375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8fs3 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi18_r0_delayr144_mem_dmem\|altera_syncram_8fs3:auto_generated " "Elaborating entity \"altera_syncram_8fs3\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi18_r0_delayr144_mem_dmem\|altera_syncram_8fs3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_syncram.tdf" 126 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpb4 " "Found entity 1: altsyncram_mpb4" {  } { { "db/altsyncram_mpb4.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_mpb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143108418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143108418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpb4 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi18_r0_delayr144_mem_dmem\|altera_syncram_8fs3:auto_generated\|altsyncram_mpb4:altsyncram1 " "Elaborating entity \"altsyncram_mpb4\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi18_r0_delayr144_mem_dmem\|altera_syncram_8fs3:auto_generated\|altsyncram_mpb4:altsyncram1\"" {  } { { "db/altera_syncram_8fs3.tdf" "altsyncram1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_8fs3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi17_r0_delayr136_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi17_r0_delayr136_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "u0_m0_wo0_wi17_r0_delayr136_mem_dmem" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi17_r0_delayr136_mem_dmem " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi17_r0_delayr136_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 1946 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi17_r0_delayr136_mem_dmem " "Instantiated megafunction \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi17_r0_delayr136_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 23 " "Parameter \"numwords_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 23 " "Parameter \"numwords_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108450 ""}  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 1946 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143108450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_9fs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_9fs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_9fs3 " "Found entity 1: altera_syncram_9fs3" {  } { { "db/altera_syncram_9fs3.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_9fs3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143108486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143108486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_9fs3 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi17_r0_delayr136_mem_dmem\|altera_syncram_9fs3:auto_generated " "Elaborating entity \"altera_syncram_9fs3\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi17_r0_delayr136_mem_dmem\|altera_syncram_9fs3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_syncram.tdf" 126 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_npb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_npb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_npb4 " "Found entity 1: altsyncram_npb4" {  } { { "db/altsyncram_npb4.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_npb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143108529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143108529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_npb4 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi17_r0_delayr136_mem_dmem\|altera_syncram_9fs3:auto_generated\|altsyncram_npb4:altsyncram1 " "Elaborating entity \"altsyncram_npb4\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi17_r0_delayr136_mem_dmem\|altera_syncram_9fs3:auto_generated\|altsyncram_npb4:altsyncram1\"" {  } { { "db/altera_syncram_9fs3.tdf" "altsyncram1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_9fs3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi16_r0_delayr128_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi16_r0_delayr128_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "u0_m0_wo0_wi16_r0_delayr128_mem_dmem" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi16_r0_delayr128_mem_dmem " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi16_r0_delayr128_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 2110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi16_r0_delayr128_mem_dmem " "Instantiated megafunction \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi16_r0_delayr128_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 31 " "Parameter \"numwords_a\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 31 " "Parameter \"numwords_b\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108561 ""}  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 2110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143108561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_6fs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_6fs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_6fs3 " "Found entity 1: altera_syncram_6fs3" {  } { { "db/altera_syncram_6fs3.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_6fs3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143108596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143108596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_6fs3 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi16_r0_delayr128_mem_dmem\|altera_syncram_6fs3:auto_generated " "Elaborating entity \"altera_syncram_6fs3\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi16_r0_delayr128_mem_dmem\|altera_syncram_6fs3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_syncram.tdf" 126 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpb4 " "Found entity 1: altsyncram_kpb4" {  } { { "db/altsyncram_kpb4.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_kpb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143108639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143108639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpb4 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi16_r0_delayr128_mem_dmem\|altera_syncram_6fs3:auto_generated\|altsyncram_kpb4:altsyncram1 " "Elaborating entity \"altsyncram_kpb4\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi16_r0_delayr128_mem_dmem\|altera_syncram_6fs3:auto_generated\|altsyncram_kpb4:altsyncram1\"" {  } { { "db/altera_syncram_6fs3.tdf" "altsyncram1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_6fs3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_13\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "d_u0_m0_wo0_compute_q_13" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_cma4_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_cma4_delay\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "u0_m0_wo0_cma4_delay" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 2570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "u0_m0_wo0_wi0_r0_delayr0_mem_dmem" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 6305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 6305 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem " "Instantiated megafunction \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30 " "Parameter \"numwords_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 30 " "Parameter \"numwords_b\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143108941 ""}  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 6305 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143108941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_4fs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_4fs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_4fs3 " "Found entity 1: altera_syncram_4fs3" {  } { { "db/altera_syncram_4fs3.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_4fs3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143108976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143108976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_4fs3 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem\|altera_syncram_4fs3:auto_generated " "Elaborating entity \"altera_syncram_4fs3\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem\|altera_syncram_4fs3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_syncram.tdf" 126 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143108982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipb4 " "Found entity 1: altsyncram_ipb4" {  } { { "db/altsyncram_ipb4.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_ipb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ipb4 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem\|altera_syncram_4fs3:auto_generated\|altsyncram_ipb4:altsyncram1 " "Elaborating entity \"altsyncram_ipb4\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_wi0_r0_delayr0_mem_dmem\|altera_syncram_4fs3:auto_generated\|altsyncram_ipb4:altsyncram1\"" {  } { { "db/altera_syncram_4fs3.tdf" "altsyncram1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_4fs3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "u0_m0_wo0_sys_delay_mem_dmem" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 6895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem\"" {  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 6895 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem " "Instantiated megafunction \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30 " "Parameter \"numwords_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 30 " "Parameter \"numwords_b\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143109053 ""}  } { { "channelizer_fir/channelizer_fir_0002_rtl.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_rtl.vhd" 6895 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143109053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_5cs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_5cs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_5cs3 " "Found entity 1: altera_syncram_5cs3" {  } { { "db/altera_syncram_5cs3.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_5cs3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_5cs3 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem\|altera_syncram_5cs3:auto_generated " "Elaborating entity \"altera_syncram_5cs3\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem\|altera_syncram_5cs3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/altera_syncram.tdf" 126 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jmb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jmb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jmb4 " "Found entity 1: altsyncram_jmb4" {  } { { "db/altsyncram_jmb4.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_jmb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jmb4 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem\|altera_syncram_5cs3:auto_generated\|altsyncram_jmb4:altsyncram1 " "Elaborating entity \"altsyncram_jmb4\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|channelizer_fir_0002_rtl:hpfircore\|altera_syncram:u0_m0_wo0_sys_delay_mem_dmem\|altera_syncram_5cs3:auto_generated\|altsyncram_jmb4:altsyncram1\"" {  } { { "db/altera_syncram_5cs3.tdf" "altsyncram1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altera_syncram_5cs3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_fir:channelizer_fir_1\|channelizer_fir_0002:channelizer_fir_inst\|channelizer_fir_0002_ast:channelizer_fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk\"" {  } { { "channelizer_fir/channelizer_fir_0002_ast.vhd" "\\gen_outp_blk:0:outp_blk" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_fir/channelizer_fir_0002_ast.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channelizer_cic xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1 " "Elaborating entity \"channelizer_cic\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\"" {  } { { "channelizer.vhd" "channelizer_cic_1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channelizer_cic_cic_ii_0 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0 " "Elaborating entity \"channelizer_cic_cic_ii_0\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\"" {  } { { "channelizer_cic/synthesis/channelizer_cic.vhd" "cic_ii_0" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/channelizer_cic.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv" "core" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_core.sv" "input_sink" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_core.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1md1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1md1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1md1 " "Found entity 1: scfifo_1md1" {  } { { "db/scfifo_1md1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/scfifo_1md1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1md1 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated " "Elaborating entity \"scfifo_1md1\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ir51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ir51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ir51 " "Found entity 1: a_dpfifo_ir51" {  } { { "db/a_dpfifo_ir51.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_ir51.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ir51 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo " "Elaborating entity \"a_dpfifo_ir51\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\"" {  } { { "db/scfifo_1md1.tdf" "dpfifo" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/scfifo_1md1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7en1 " "Found entity 1: altsyncram_7en1" {  } { { "db/altsyncram_7en1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_7en1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7en1 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|altsyncram_7en1:FIFOram " "Elaborating entity \"altsyncram_7en1\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|altsyncram_7en1:FIFOram\"" {  } { { "db/a_dpfifo_ir51.tdf" "FIFOram" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_ir51.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/cmpr_2l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ir51.tdf" "almost_full_comparer" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_ir51.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_ir51.tdf" "two_comparison" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_ir51.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d2b " "Found entity 1: cntr_d2b" {  } { { "db/cntr_d2b.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/cntr_d2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d2b xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|cntr_d2b:rd_ptr_msb " "Elaborating entity \"cntr_d2b\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|cntr_d2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ir51.tdf" "rd_ptr_msb" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_ir51.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q27 " "Found entity 1: cntr_q27" {  } { { "db/cntr_q27.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/cntr_q27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q27 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|cntr_q27:usedw_counter " "Elaborating entity \"cntr_q27\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|cntr_q27:usedw_counter\"" {  } { { "db/a_dpfifo_ir51.tdf" "usedw_counter" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_ir51.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e2b " "Found entity 1: cntr_e2b" {  } { { "db/cntr_e2b.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/cntr_e2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e2b xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|cntr_e2b:wr_ptr " "Elaborating entity \"cntr_e2b\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|cntr_e2b:wr_ptr\"" {  } { { "db/a_dpfifo_ir51.tdf" "wr_ptr" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_ir51.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\"" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_core.sv" "output_source_0" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_core.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_end1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_end1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_end1 " "Found entity 1: scfifo_end1" {  } { { "db/scfifo_end1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/scfifo_end1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_end1 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated " "Elaborating entity \"scfifo_end1\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q061.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q061.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q061 " "Found entity 1: a_dpfifo_q061" {  } { { "db/a_dpfifo_q061.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_q061.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q061 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo " "Elaborating entity \"a_dpfifo_q061\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\"" {  } { { "db/scfifo_end1.tdf" "dpfifo" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/scfifo_end1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hn1 " "Found entity 1: altsyncram_5hn1" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_5hn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143109984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143109984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5hn1 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_5hn1:FIFOram " "Elaborating entity \"altsyncram_5hn1\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_5hn1:FIFOram\"" {  } { { "db/a_dpfifo_q061.tdf" "FIFOram" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_q061.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143109990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/cmpr_3l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143110040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143110040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q061.tdf" "almost_full_comparer" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_q061.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_3l8:two_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_3l8:two_comparison\"" {  } { { "db/a_dpfifo_q061.tdf" "two_comparison" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_q061.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r27 " "Found entity 1: cntr_r27" {  } { { "db/cntr_r27.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/cntr_r27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143110091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143110091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r27 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_r27:usedw_counter " "Elaborating entity \"cntr_r27\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_r27:usedw_counter\"" {  } { { "db/a_dpfifo_q061.tdf" "usedw_counter" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_q061.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f2b " "Found entity 1: cntr_f2b" {  } { { "db/cntr_f2b.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/cntr_f2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143110135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143110135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f2b xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_f2b:wr_ptr " "Elaborating entity \"cntr_f2b\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_f2b:wr_ptr\"" {  } { { "db/a_dpfifo_q061.tdf" "wr_ptr" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_q061.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_core.sv" "avalon_controller" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_core.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_dec_siso xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one " "Elaborating entity \"alt_cic_dec_siso\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\"" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_core.sv" "dec_one" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_core.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\"" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[0\].integration" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:first_dsample " "Elaborating entity \"auk_dspip_downsample\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:first_dsample\"" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" "first_dsample" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:first_dsample\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:first_dsample\|counter_module:counter_fs_inst\"" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:first_dsample\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:first_dsample\|counter_module:counter_ch_inst\"" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_channel_buffer xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator " "Elaborating entity \"auk_dspip_channel_buffer\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\"" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" "fifo_regulator" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" "buffer_FIFO" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4tb1 " "Found entity 1: scfifo_4tb1" {  } { { "db/scfifo_4tb1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/scfifo_4tb1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143110697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143110697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4tb1 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated " "Elaborating entity \"scfifo_4tb1\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq41 " "Found entity 1: a_dpfifo_fq41" {  } { { "db/a_dpfifo_fq41.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_fq41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143110709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143110709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq41 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo " "Elaborating entity \"a_dpfifo_fq41\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo\"" {  } { { "db/scfifo_4tb1.tdf" "dpfifo" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/scfifo_4tb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdn1 " "Found entity 1: altsyncram_pdn1" {  } { { "db/altsyncram_pdn1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_pdn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143110768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143110768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdn1 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo\|altsyncram_pdn1:FIFOram " "Elaborating entity \"altsyncram_pdn1\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo\|altsyncram_pdn1:FIFOram\"" {  } { { "db/a_dpfifo_fq41.tdf" "FIFOram" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_fq41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/cmpr_1l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143110842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143110842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fq41.tdf" "almost_full_comparer" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_fq41.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo\|cmpr_1l8:two_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo\|cmpr_1l8:two_comparison\"" {  } { { "db/a_dpfifo_fq41.tdf" "two_comparison" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_fq41.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c2b " "Found entity 1: cntr_c2b" {  } { { "db/cntr_c2b.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/cntr_c2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143110890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143110890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c2b xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo\|cntr_c2b:rd_ptr_msb " "Elaborating entity \"cntr_c2b\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo\|cntr_c2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fq41.tdf" "rd_ptr_msb" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_fq41.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p27 " "Found entity 1: cntr_p27" {  } { { "db/cntr_p27.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/cntr_p27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143110933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143110933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p27 xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo\|cntr_p27:usedw_counter " "Elaborating entity \"cntr_p27\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4tb1:auto_generated\|a_dpfifo_fq41:dpfifo\|cntr_p27:usedw_counter\"" {  } { { "db/a_dpfifo_fq41.tdf" "usedw_counter" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_fq41.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst\"" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst " "Elaborating entity \"counter_module\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst\"" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\"" {  } { { "channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[0\].auk_dsp_diff" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143110999 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" 485 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1451143114731 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1|channelizer_cic:channelizer_cic_1|channelizer_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" 431 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1451143114731 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1|channelizer_cic:channelizer_cic_1|channelizer_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 5 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  The extra bits will be ignored." {  } { { "channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_dec_siso.sv" 418 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1451143114731 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1|channelizer_cic:channelizer_cic_1|channelizer_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1451143114734 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1|channelizer_cic:channelizer_cic_1|channelizer_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1451143114734 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1|channelizer_cic:channelizer_cic_1|channelizer_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:first_dsample|counter_module:counter_fs_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1451143116392 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.12.26.16:18:40 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl " "2015.12.26.16:18:40 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143120302 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143122174 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143122316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143122805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143122851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143122898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143122967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143122970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143122971 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1451143128977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd5822a23/alt_sld_fab.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/ip/sldd5822a23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143129170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143129170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143129207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143129207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143129209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143129209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143129231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143129231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143129271 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143129271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143129271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143129295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143129295 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[26\] " "Synthesized away node \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_end1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_5hn1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_5hn1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_5hn1.tdf" 872 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_end1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/scfifo_end1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 113 0 0 } } { "channelizer_cic/synthesis/submodules/alt_cic_core.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_core.sv" 354 0 0 } } { "channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv" 213 0 0 } } { "channelizer_cic/synthesis/channelizer_cic.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/channelizer_cic.vhd" 43 0 0 } } { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 157 0 0 } } { "xcvr.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd" 183 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143132738 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1|channelizer_cic:channelizer_cic_1|channelizer_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_end1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_5hn1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|altsyncram_7en1:FIFOram\|q_b\[26\] " "Synthesized away node \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|altsyncram_7en1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_7en1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_7en1.tdf" 872 2 0 } } { "db/a_dpfifo_ir51.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_ir51.tdf" 45 2 0 } } { "db/scfifo_1md1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/scfifo_1md1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "channelizer_cic/synthesis/submodules/alt_cic_core.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv" 213 0 0 } } { "channelizer_cic/synthesis/channelizer_cic.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/channelizer_cic.vhd" 43 0 0 } } { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 157 0 0 } } { "xcvr.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd" 183 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143132738 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1|channelizer_cic:channelizer_cic_1|channelizer_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_1md1:auto_generated|a_dpfifo_ir51:dpfifo|altsyncram_7en1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|altsyncram_7en1:FIFOram\|q_b\[27\] " "Synthesized away node \"xcvr:xcvr_1\|channelizer:channelizer_1\|channelizer_cic:channelizer_cic_1\|channelizer_cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_1md1:auto_generated\|a_dpfifo_ir51:dpfifo\|altsyncram_7en1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_7en1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_7en1.tdf" 904 2 0 } } { "db/a_dpfifo_ir51.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/a_dpfifo_ir51.tdf" 45 2 0 } } { "db/scfifo_1md1.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/scfifo_1md1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "channelizer_cic/synthesis/submodules/alt_cic_core.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/alt_cic_core.sv" 322 0 0 } } { "channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/submodules/channelizer_cic_cic_ii_0.sv" 213 0 0 } } { "channelizer_cic/synthesis/channelizer_cic.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer_cic/synthesis/channelizer_cic.vhd" 43 0 0 } } { "channelizer.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/channelizer.vhd" 157 0 0 } } { "xcvr.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd" 183 0 0 } } { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143132738 "|C5G|xcvr:xcvr_1|channelizer:channelizer_1|channelizer_cic:channelizer_cic_1|channelizer_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_1md1:auto_generated|a_dpfifo_ir51:dpfifo|altsyncram_7en1:FIFOram|ram_block1a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1451143132738 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1451143132738 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/C5G.ram0_av_xrbasic_l2p_rom_eafc24d2.hdl.mif " "Parameter INIT_FILE set to db/C5G.ram0_av_xrbasic_l2p_rom_eafc24d2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif " "Parameter INIT_FILE set to db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1451143151618 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1451143151618 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1451143151618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143151682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/C5G.ram0_av_xrbasic_l2p_rom_f62b5f4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151682 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143151682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ee12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ee12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ee12 " "Found entity 1: altsyncram_ee12" {  } { { "db/altsyncram_ee12.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_ee12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143151729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143151729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143151791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_basic:basic\|av_xcvr_reconfig_basic:a5\|av_xrbasic_lif:lif\[0\].logical_if\|av_xrbasic_lif_csr:lif_csr\|av_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/C5G.ram0_av_xrbasic_l2p_rom_eafc24d2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/C5G.ram0_av_xrbasic_l2p_rom_eafc24d2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1451143151791 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1451143151791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi12 " "Found entity 1: altsyncram_qi12" {  } { { "db/altsyncram_qi12.tdf" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/db/altsyncram_qi12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1451143151838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143151838 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "NCO Compiler " "\"NCO Compiler\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1451143152554 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "CIC Compiler " "\"CIC Compiler\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1451143152554 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1451143152554 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_cic_ii " "Messages from megafunction that supports OpenCore Plus feature altera_cic_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1451143152882 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1451143152882 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "NCO MegaCore " "Messages from megafunction that supports OpenCore Plus feature NCO MegaCore" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1451143152882 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1451143152882 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1451143152882 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1451143152882 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1451143152882 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 56 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1451143161197 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1451143161197 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal_av.v" "" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 56 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1451143164726 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1451143164726 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDA " "bidirectional pin \"I2C_SDA\" has no driver" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1451143165960 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1451143165960 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCL GND " "Pin \"I2C_SCL\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_P\[1\] GND " "Pin \"TX_P\[1\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|TX_P[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_P\[2\] GND " "Pin \"TX_P\[2\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|TX_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_P\[3\] GND " "Pin \"TX_P\[3\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|TX_P[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLKOUT0 GND " "Pin \"CLKOUT0\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLKOUT_P\[2\] GND " "Pin \"CLKOUT_P\[2\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|CLKOUT_P[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLKOUT_P\[1\] GND " "Pin \"CLKOUT_P\[1\]\" is stuck at GND" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1451143166905 "|C5G|CLKOUT_P[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1451143166905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143168942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4429 " "4429 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1451143173874 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0 " "Logic cell \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143174060 ""} { "Info" "ISCL_SCL_CELL_NAME" "xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0 " "Logic cell \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143174060 ""} { "Info" "ISCL_SCL_CELL_NAME" "xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0 " "Logic cell \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143174060 ""} { "Info" "ISCL_SCL_CELL_NAME" "xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0 " "Logic cell \"xcvr:xcvr_1\|recv:recv_1\|recv_reconfig:recv_reconfig_1\|alt_xcvr_reconfig:recv_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143174060 ""} { "Info" "ISCL_SCL_CELL_NAME" "xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0 " "Logic cell \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd0_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143174060 ""} { "Info" "ISCL_SCL_CELL_NAME" "xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0 " "Logic cell \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd90_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143174060 ""} { "Info" "ISCL_SCL_CELL_NAME" "xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0 " "Logic cell \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd180_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143174060 ""} { "Info" "ISCL_SCL_CELL_NAME" "xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0 " "Logic cell \"xcvr:xcvr_1\|refgen:refgen_1\|refgen_reconfig:refgen_reconfig_1\|alt_xcvr_reconfig:refgen_reconfig_inst\|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset\|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av\|alt_cal_av:alt_cal_inst\|alt_cal_edge_detect:pd270_det\|pd_xor~0\"" {  } { { "alt_cal_av.v" "pd_xor~0" { Text "/home/tomas/altera_lite/15.1/quartus/libraries/megafunctions/alt_cal_av.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143174060 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1451143174060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143175196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tomas/ws_cad/sdr.hdl/rx/C5G.map.smsg " "Generated suppressed messages file /home/tomas/ws_cad/sdr.hdl/rx/C5G.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143175971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "37 0 0 0 0 " "Adding 37 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1451143181717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1451143181717 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_125_p " "No output dependent on input pin \"CLOCK_125_p\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|CLOCK_125_p"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|CLOCK_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B7A " "No output dependent on input pin \"CLOCK_50_B7A\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|CLOCK_50_B7A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLKIN_P\[2\] " "No output dependent on input pin \"CLKIN_P\[2\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|CLKIN_P[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_P\[1\] " "No output dependent on input pin \"RX_P\[1\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|RX_P[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_P\[2\] " "No output dependent on input pin \"RX_P\[2\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|RX_P[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_P\[3\] " "No output dependent on input pin \"RX_P\[3\]\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|RX_P[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLKIN0 " "No output dependent on input pin \"CLKIN0\"" {  } { { "C5G.vhd" "" { Text "/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1451143186212 "|C5G|CLKIN0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1451143186212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27716 " "Implemented 27716 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1451143186331 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1451143186331 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1451143186331 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27157 " "Implemented 27157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1451143186331 ""} { "Info" "ICUT_CUT_TM_RAMS" "379 " "Implemented 379 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1451143186331 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "80 " "Implemented 80 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1451143186331 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1451143186331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2263 " "Peak virtual memory: 2263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1451143186555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 16:19:46 2015 " "Processing ended: Sat Dec 26 16:19:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1451143186555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1451143186555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1451143186555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1451143186555 ""}
