

================================================================
== Synthesis Summary Report of 'tiled_conv'
================================================================
+ General Information: 
    * Date:           Thu May  4 11:40:26 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------------------------+------+------+----------+-----------+----------+----------+------+----------+---------+----------+-----------+-------------+-----+
    |                                         Modules                                        | Issue|      | Latency  |  Latency  | Iteration|          | Trip |          |         |          |           |             |     |
    |                                         & Loops                                        | Type | Slack| (cycles) |    (ns)   |  Latency | Interval | Count| Pipelined|  BRAM   |    DSP   |     FF    |     LUT     | URAM|
    +----------------------------------------------------------------------------------------+------+------+----------+-----------+----------+----------+------+----------+---------+----------+-----------+-------------+-----+
    |+ tiled_conv                                                                            |     -|  0.00|  20647914|  2.065e+08|         -|  20647915|     -|        no|  14 (5%)|  38 (17%)|  6227 (5%)|  12537 (23%)|    -|
    | o TILE_ROW_TILE_COL                                                                    |     -|  7.30|  20647913|  2.065e+08|    122177|         -|   169|        no|        -|         -|          -|            -|    -|
    |  + tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH       |     -|  0.00|      6414|  6.414e+04|         -|      6414|     -|        no|        -|   1 (~0%)|  1272 (1%)|    1133 (2%)|    -|
    |   o INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH                          |     -|  7.30|      6412|  6.412e+04|        14|         1|  6400|       yes|        -|         -|          -|            -|    -|
    |  o FILTER_SIZE                                                                         |     -|  7.30|    115760|  1.158e+06|      7235|         -|    16|        no|        -|         -|          -|            -|    -|
    |   + load_layer_params_from_DRAM                                                        |     -|  0.00|      2333|  2.333e+04|         -|      2333|     -|        no|        -|         -|  389 (~0%)|    1138 (2%)|    -|
    |    + load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG  |     -|  0.00|      2308|  2.308e+04|         -|      2308|     -|        no|        -|         -|  101 (~0%)|    445 (~0%)|    -|
    |     o WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH                       |     -|  7.30|      2306|  2.306e+04|         4|         1|  2304|       yes|        -|         -|          -|            -|    -|
    |    + load_layer_params_from_DRAM_Pipeline_BIAS                                         |     -|  0.00|         6|     60.000|         -|         6|     -|        no|        -|         -|   76 (~0%)|     69 (~0%)|    -|
    |     o BIAS                                                                             |     -|  7.30|         4|     40.000|         2|         1|     4|       yes|        -|         -|          -|            -|    -|
    |   + conv_7x7                                                                           |     -|  0.02|      4628|  4.628e+04|         -|      4628|     -|        no|        -|  32 (14%)|  459 (~0%)|    2963 (5%)|    -|
    |    + conv_7x7_Pipeline_BOW                                                             |     -|  3.68|        10|    100.000|         -|        10|     -|        no|        -|         -|    6 (~0%)|     49 (~0%)|    -|
    |     o BOW                                                                              |     -|  7.30|         8|     80.000|         1|         1|     8|       yes|        -|         -|          -|            -|    -|
    |    + conv_7x7_Pipeline_ID_KW_OW                                                        |     -|  0.02|      4615|  4.615e+04|         -|      4615|     -|        no|        -|  32 (14%)|  447 (~0%)|     809 (1%)|    -|
    |     o ID_KW_OW                                                                         |     -|  7.30|      4613|  4.613e+04|         7|         1|  4608|       yes|        -|         -|          -|            -|    -|
    |   + tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH   |     -|  0.00|       268|  2.680e+03|         -|       268|     -|        no|        -|    5 (2%)|  789 (~0%)|    1303 (2%)|    -|
    |    o OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH                      |     -|  7.30|       266|  2.660e+03|        12|         1|   256|       yes|        -|         -|          -|            -|    -|
    +----------------------------------------------------------------------------------------+------+------+----------+-----------+----------+----------+------+----------+---------+----------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_fm  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_wt  | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| Interface     | Register             | Offset | Width | Access | Description                       | Bit Fields                                                           |
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                 | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                 | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                             |
| s_axi_control | IP_IER               | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR               | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_feature_map_1  | 0x10   | 32    | W      | Data signal of input_feature_map  |                                                                      |
| s_axi_control | input_feature_map_2  | 0x14   | 32    | W      | Data signal of input_feature_map  |                                                                      |
| s_axi_control | layer_weights_1      | 0x1c   | 32    | W      | Data signal of layer_weights      |                                                                      |
| s_axi_control | layer_weights_2      | 0x20   | 32    | W      | Data signal of layer_weights      |                                                                      |
| s_axi_control | layer_bias_1         | 0x28   | 32    | W      | Data signal of layer_bias         |                                                                      |
| s_axi_control | layer_bias_2         | 0x2c   | 32    | W      | Data signal of layer_bias         |                                                                      |
| s_axi_control | output_feature_map_1 | 0x34   | 32    | W      | Data signal of output_feature_map |                                                                      |
| s_axi_control | output_feature_map_2 | 0x38   | 32    | W      | Data signal of output_feature_map |                                                                      |
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+--------------------------------------+
| Argument           | Direction | Datatype                             |
+--------------------+-----------+--------------------------------------+
| input_feature_map  | inout     | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
| layer_weights      | in        | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
| layer_bias         | in        | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
| output_feature_map | inout     | ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>* |
+--------------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+--------------------+---------------+-----------+----------+------------------------------------------------+
| Argument           | HW Interface  | HW Type   | HW Usage | HW Info                                        |
+--------------------+---------------+-----------+----------+------------------------------------------------+
| input_feature_map  | m_axi_fm      | interface |          |                                                |
| input_feature_map  | s_axi_control | register  | offset   | name=input_feature_map_1 offset=0x10 range=32  |
| input_feature_map  | s_axi_control | register  | offset   | name=input_feature_map_2 offset=0x14 range=32  |
| layer_weights      | m_axi_wt      | interface |          |                                                |
| layer_weights      | s_axi_control | register  | offset   | name=layer_weights_1 offset=0x1c range=32      |
| layer_weights      | s_axi_control | register  | offset   | name=layer_weights_2 offset=0x20 range=32      |
| layer_bias         | m_axi_wt      | interface |          |                                                |
| layer_bias         | s_axi_control | register  | offset   | name=layer_bias_1 offset=0x28 range=32         |
| layer_bias         | s_axi_control | register  | offset   | name=layer_bias_2 offset=0x2c range=32         |
| output_feature_map | m_axi_fm      | interface |          |                                                |
| output_feature_map | s_axi_control | register  | offset   | name=output_feature_map_1 offset=0x34 range=32 |
| output_feature_map | s_axi_control | register  | offset   | name=output_feature_map_2 offset=0x38 range=32 |
+--------------------+---------------+-----------+----------+------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-------------------+-----------+--------+-------+----------------+
| HW Interface | Loop              | Direction | Length | Width | Location       |
+--------------+-------------------+-----------+--------+-------+----------------+
| m_axi_wt     | WEIGHT_KERNEL_NUM | read      | 2304   | 16    | utils.cpp:74:5 |
| m_axi_wt     | BIAS              | read      | 4      | 16    | utils.cpp:92:5 |
+--------------+-------------------+-----------+--------+-------+----------------+

* Inferred Bursts and Widening Missed
+--------------+--------------------+---------------------+-------------------------------------------------------------------------------------------------------+------------+------------------+
| HW Interface | Variable           | Loop                | Problem                                                                                               | Resolution | Location         |
+--------------+--------------------+---------------------+-------------------------------------------------------------------------------------------------------+------------+------------------+
| m_axi_fm     | input_feature_map  | INPUT_BUFFER_WIDTH  | Access load is in the conditional branch                                                              | 214-232    | utils.cpp:30:13  |
| m_axi_fm     | output_feature_map | OUTPUT_BUFFER_WIDTH | Access store is in the conditional branch                                                             | 214-232    | utils.cpp:124:13 |
| m_axi_fm     | output_feature_map | OUTPUT_BUFFER_WIDTH | Access store is in the conditional branch                                                             | 214-232    | utils.cpp:124:13 |
| m_axi_wt     | bias               | BIAS                | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | utils.cpp:92:5   |
| m_axi_wt     | weights            | WEIGHT_KERNEL_WIDTH | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | utils.cpp:83:17  |
+--------------+--------------------+---------------------+-------------------------------------------------------------------------------------------------------+------------+------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------------------------+-----+--------+--------------------+-----+--------+---------+
| Name                                                                                 | DSP | Pragma | Variable           | Op  | Impl   | Latency |
+--------------------------------------------------------------------------------------+-----+--------+--------------------+-----+--------+---------+
| + tiled_conv                                                                         | 38  |        |                    |     |        |         |
|   add_ln40_1_fu_542_p2                                                               | -   |        | add_ln40_1         | add | fabric | 0       |
|   add_ln40_fu_554_p2                                                                 | -   |        | add_ln40           | add | fabric | 0       |
|   mul_7ns_9ns_15_1_1_U281                                                            | -   |        | mul_ln129_2        | mul | auto   | 0       |
|   add_ln54_fu_652_p2                                                                 | -   |        | add_ln54           | add | fabric | 0       |
|   add_ln129_fu_753_p2                                                                | -   |        | add_ln129          | add | fabric | 0       |
|   add_ln43_fu_679_p2                                                                 | -   |        | add_ln43           | add | fabric | 0       |
|  + tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH     | 1   |        |                    |     |        |         |
|    empty_fu_515_p2                                                                   | -   |        | empty              | add | fabric | 0       |
|    add_ln24_2_fu_440_p2                                                              | -   |        | add_ln24_2         | add | fabric | 0       |
|    add_ln24_fu_452_p2                                                                | -   |        | add_ln24           | add | fabric | 0       |
|    mul_mul_7ns_15ns_22_4_1_U2                                                        | 1   |        | mul_ln24           | mul | dsp48  | 3       |
|    add_ln24_1_fu_795_p2                                                              | -   |        | add_ln24_1         | add | fabric | 0       |
|    add_ln27_fu_587_p2                                                                | -   |        | add_ln27           | add | fabric | 0       |
|    p_mid1_fu_610_p2                                                                  | -   |        | p_mid1             | add | fabric | 0       |
|    mul_7ns_9ns_15_1_1_U1                                                             | -   |        | mul_ln27           | mul | auto   | 0       |
|    add_ln49_fu_735_p2                                                                | -   |        | add_ln49           | add | fabric | 0       |
|    add_ln49_1_fu_752_p2                                                              | -   |        | add_ln49_1         | add | fabric | 0       |
|    add_ln49_2_fu_762_p2                                                              | -   |        | add_ln49_2         | add | fabric | 0       |
|    add_ln49_3_fu_826_p2                                                              | -   |        | add_ln49_3         | add | fabric | 0       |
|    add_ln30_fu_703_p2                                                                | -   |        | add_ln30           | add | fabric | 0       |
|    add_ln27_1_fu_479_p2                                                              | -   |        | add_ln27_1         | add | fabric | 0       |
|  + load_layer_params_from_DRAM                                                       | 0   |        |                    |     |        |         |
|    add_ln92_fu_263_p2                                                                | -   |        | add_ln92           | add | fabric | 0       |
|   + load_layer_params_from_DRAM_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIG | 0   |        |                    |     |        |         |
|     add_ln74_fu_233_p2                                                               | -   |        | add_ln74           | add | fabric | 0       |
|     add_ln74_1_fu_366_p2                                                             | -   |        | add_ln74_1         | add | fabric | 0       |
|     add_ln77_fu_305_p2                                                               | -   |        | add_ln77           | add | fabric | 0       |
|     add_ln80_fu_437_p2                                                               | -   |        | add_ln80           | add | fabric | 0       |
|     add_ln83_fu_487_p2                                                               | -   |        | add_ln83           | add | fabric | 0       |
|     add_ln80_1_fu_327_p2                                                             | -   |        | add_ln80_1         | add | fabric | 0       |
|     add_ln77_1_fu_251_p2                                                             | -   |        | add_ln77_1         | add | fabric | 0       |
|   + load_layer_params_from_DRAM_Pipeline_BIAS                                        | 0   |        |                    |     |        |         |
|     add_ln92_fu_221_p2                                                               | -   |        | add_ln92           | add | fabric | 0       |
|  + conv_7x7                                                                          | 32  |        |                    |     |        |         |
|   + conv_7x7_Pipeline_BOW                                                            | 0   |        |                    |     |        |         |
|     add_ln24_fu_588_p2                                                               | -   |        | add_ln24           | add | fabric | 0       |
|   + conv_7x7_Pipeline_ID_KW_OW                                                       | 32  |        |                    |     |        |         |
|     empty_fu_982_p2                                                                  | -   |        | empty              | sub | fabric | 0       |
|     empty_41_fu_1134_p2                                                              | -   |        | empty_41           | add | fabric | 0       |
|     add_ln35_1_fu_994_p2                                                             | -   |        | add_ln35_1         | add | fabric | 0       |
|     add_ln35_fu_1006_p2                                                              | -   |        | add_ln35           | add | fabric | 0       |
|     empty_48_fu_1192_p2                                                              | -   |        | empty_48           | sub | fabric | 0       |
|     empty_49_fu_1205_p2                                                              | -   |        | empty_49           | add | fabric | 0       |
|     indvars_iv_next155_fu_1052_p2                                                    | -   |        | indvars_iv_next155 | add | fabric | 0       |
|     empty_50_fu_1239_p2                                                              | -   |        | empty_50           | add | fabric | 0       |
|     empty_53_fu_1261_p2                                                              | -   |        | empty_53           | sub | fabric | 0       |
|     empty_54_fu_1270_p2                                                              | -   |        | empty_54           | add | fabric | 0       |
|     add_ln41_fu_1321_p2                                                              | -   |        | add_ln41           | add | fabric | 0       |
|     empty_59_fu_1367_p2                                                              | -   |        | empty_59           | add | fabric | 0       |
|     mac_muladd_16s_16s_29ns_29_4_1_U96                                               | 1   |        | mul_ln1393         | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U96                                               | 1   |        | ret_V              | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U97                                               | 1   |        | mul_ln1393_1       | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U97                                               | 1   |        | ret_V_1            | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U98                                               | 1   |        | mul_ln1393_2       | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U98                                               | 1   |        | ret_V_2            | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U99                                               | 1   |        | mul_ln1393_3       | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U99                                               | 1   |        | ret_V_3            | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U100                                              | 1   |        | mul_ln1393_4       | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U100                                              | 1   |        | ret_V_4            | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U101                                              | 1   |        | mul_ln1393_5       | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U101                                              | 1   |        | ret_V_5            | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U102                                              | 1   |        | mul_ln1393_6       | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U102                                              | 1   |        | ret_V_6            | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U103                                              | 1   |        | mul_ln1393_7       | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U103                                              | 1   |        | ret_V_7            | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U104                                              | 1   |        | mul_ln1393_8       | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U104                                              | 1   |        | ret_V_8            | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U105                                              | 1   |        | mul_ln1393_9       | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U105                                              | 1   |        | ret_V_9            | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U106                                              | 1   |        | mul_ln1393_10      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U106                                              | 1   |        | ret_V_10           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U107                                              | 1   |        | mul_ln1393_11      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U107                                              | 1   |        | ret_V_11           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U108                                              | 1   |        | mul_ln1393_12      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U108                                              | 1   |        | ret_V_12           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U109                                              | 1   |        | mul_ln1393_13      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U109                                              | 1   |        | ret_V_13           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U110                                              | 1   |        | mul_ln1393_14      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U110                                              | 1   |        | ret_V_14           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U111                                              | 1   |        | mul_ln1393_15      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U111                                              | 1   |        | ret_V_15           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U112                                              | 1   |        | mul_ln1393_16      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U112                                              | 1   |        | ret_V_16           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U113                                              | 1   |        | mul_ln1393_17      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U113                                              | 1   |        | ret_V_17           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U114                                              | 1   |        | mul_ln1393_18      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U114                                              | 1   |        | ret_V_18           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U115                                              | 1   |        | mul_ln1393_19      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U115                                              | 1   |        | ret_V_19           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U116                                              | 1   |        | mul_ln1393_20      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U116                                              | 1   |        | ret_V_20           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U117                                              | 1   |        | mul_ln1393_21      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U117                                              | 1   |        | ret_V_21           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U118                                              | 1   |        | mul_ln1393_22      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U118                                              | 1   |        | ret_V_22           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U119                                              | 1   |        | mul_ln1393_23      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U119                                              | 1   |        | ret_V_23           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U120                                              | 1   |        | mul_ln1393_24      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U120                                              | 1   |        | ret_V_24           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U121                                              | 1   |        | mul_ln1393_25      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U121                                              | 1   |        | ret_V_25           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U122                                              | 1   |        | mul_ln1393_26      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U122                                              | 1   |        | ret_V_26           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U123                                              | 1   |        | mul_ln1393_27      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U123                                              | 1   |        | ret_V_27           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U124                                              | 1   |        | mul_ln1393_28      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U124                                              | 1   |        | ret_V_28           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U125                                              | 1   |        | mul_ln1393_29      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U125                                              | 1   |        | ret_V_29           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U126                                              | 1   |        | mul_ln1393_30      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U126                                              | 1   |        | ret_V_30           | add | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U127                                              | 1   |        | mul_ln1393_31      | mul | dsp48  | 3       |
|     mac_muladd_16s_16s_29ns_29_4_1_U127                                              | 1   |        | ret_V_31           | add | dsp48  | 3       |
|     add_ln44_fu_1373_p2                                                              | -   |        | add_ln44           | add | fabric | 0       |
|     add_ln41_1_fu_1072_p2                                                            | -   |        | add_ln41_1         | add | fabric | 0       |
|     add_ln38_fu_1086_p2                                                              | -   |        | add_ln38           | add | fabric | 0       |
|  + tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  | 5   |        |                    |     |        |         |
|    empty_fu_732_p2                                                                   | -   |        | empty              | add | fabric | 0       |
|    mul_mul_6ns_15ns_21_4_1_U231                                                      | 1   |        | mul_ln129          | mul | dsp48  | 3       |
|    add_ln129_fu_1087_p2                                                              | -   |        | add_ln129          | add | fabric | 0       |
|    ama_addmuladd_4ns_7ns_8ns_8ns_15_4_1_U232                                         | 1   |        | empty_30           | add | dsp48  | 3       |
|    ama_addmuladd_4ns_7ns_8ns_8ns_15_4_1_U232                                         | 1   |        | mul_ln129_1        | mul | dsp48  | 3       |
|    ama_addmuladd_4ns_7ns_8ns_8ns_15_4_1_U232                                         | 1   |        | add_ln129_1        | add | dsp48  | 3       |
|    add_ln129_2_fu_1103_p2                                                            | -   |        | add_ln129_2        | add | fabric | 0       |
|    add_ln118_1_fu_752_p2                                                             | -   |        | add_ln118_1        | add | fabric | 0       |
|    add_ln118_fu_764_p2                                                               | -   |        | add_ln118          | add | fabric | 0       |
|    p_mid158_fu_788_p2                                                                | -   |        | p_mid158           | add | fabric | 0       |
|    mul_mul_6ns_15ns_21_4_1_U233                                                      | 1   |        | mul_ln129_3        | mul | dsp48  | 3       |
|    add_ln129_3_fu_1095_p2                                                            | -   |        | add_ln129_3        | add | fabric | 0       |
|    add_ln129_4_fu_1113_p2                                                            | -   |        | add_ln129_4        | add | fabric | 0       |
|    add_ln121_fu_824_p2                                                               | -   |        | add_ln121          | add | fabric | 0       |
|    ama_addmuladd_4ns_7ns_8ns_8ns_15_4_1_U234                                         | 1   |        | p_mid145           | add | dsp48  | 3       |
|    ama_addmuladd_4ns_7ns_8ns_8ns_15_4_1_U234                                         | 1   |        | mul_ln129_4        | mul | dsp48  | 3       |
|    ama_addmuladd_4ns_7ns_8ns_8ns_15_4_1_U234                                         | 1   |        | add_ln129_5        | add | dsp48  | 3       |
|    add_ln129_6_fu_1120_p2                                                            | -   |        | add_ln129_6        | add | fabric | 0       |
|    mul_mul_16s_10ns_27_4_1_U235                                                      | 1   |        | r_V                | mul | dsp48  | 3       |
|    add_ln124_fu_913_p2                                                               | -   |        | add_ln124          | add | fabric | 0       |
|    add_ln121_1_fu_919_p2                                                             | -   |        | add_ln121_1        | add | fabric | 0       |
+--------------------------------------------------------------------------------------+-----+--------+--------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------+------+------+--------+------------------+---------+------+---------+
| Name                 | BRAM | URAM | Pragma | Variable         | Storage | Impl | Latency |
+----------------------+------+------+--------+------------------+---------+------+---------+
| + tiled_conv         | 14   | 0    |        |                  |         |      |         |
|   conv_in_buf_V_U    | 1    | -    |        | conv_in_buf_V    | ram_t2p | auto | 1       |
|   conv_in_buf_V_1_U  | 1    | -    |        | conv_in_buf_V_1  | ram_t2p | auto | 1       |
|   conv_in_buf_V_2_U  | 1    | -    |        | conv_in_buf_V_2  | ram_t2p | auto | 1       |
|   conv_in_buf_V_3_U  | 1    | -    |        | conv_in_buf_V_3  | ram_t2p | auto | 1       |
|   conv_in_buf_V_4_U  | 1    | -    |        | conv_in_buf_V_4  | ram_t2p | auto | 1       |
|   conv_in_buf_V_5_U  | 1    | -    |        | conv_in_buf_V_5  | ram_t2p | auto | 1       |
|   conv_in_buf_V_6_U  | 1    | -    |        | conv_in_buf_V_6  | ram_t2p | auto | 1       |
|   conv_in_buf_V_7_U  | 1    | -    |        | conv_in_buf_V_7  | ram_t2p | auto | 1       |
|   conv_in_buf_V_8_U  | 1    | -    |        | conv_in_buf_V_8  | ram_t2p | auto | 1       |
|   conv_in_buf_V_9_U  | 1    | -    |        | conv_in_buf_V_9  | ram_t2p | auto | 1       |
|   conv_wt_buf_V_U    | 1    | -    |        | conv_wt_buf_V    | ram_1p  | auto | 1       |
|   conv_wt_buf_V_1_U  | 1    | -    |        | conv_wt_buf_V_1  | ram_1p  | auto | 1       |
|   conv_wt_buf_V_2_U  | 1    | -    |        | conv_wt_buf_V_2  | ram_1p  | auto | 1       |
|   conv_wt_buf_V_3_U  | 1    | -    |        | conv_wt_buf_V_3  | ram_1p  | auto | 1       |
|   conv_out_buf_V_U   | -    | -    |        | conv_out_buf_V   | ram_s2p | auto | 1       |
|   conv_out_buf_0_1_U | -    | -    |        | conv_out_buf_0_1 | ram_s2p | auto | 1       |
|   conv_out_buf_0_2_U | -    | -    |        | conv_out_buf_0_2 | ram_s2p | auto | 1       |
|   conv_out_buf_0_3_U | -    | -    |        | conv_out_buf_0_3 | ram_s2p | auto | 1       |
|   conv_out_buf_0_4_U | -    | -    |        | conv_out_buf_0_4 | ram_s2p | auto | 1       |
|   conv_out_buf_0_5_U | -    | -    |        | conv_out_buf_0_5 | ram_s2p | auto | 1       |
|   conv_out_buf_0_6_U | -    | -    |        | conv_out_buf_0_6 | ram_s2p | auto | 1       |
|   conv_out_buf_0_7_U | -    | -    |        | conv_out_buf_0_7 | ram_s2p | auto | 1       |
|   conv_out_buf_1_0_U | -    | -    |        | conv_out_buf_1_0 | ram_s2p | auto | 1       |
|   conv_out_buf_1_1_U | -    | -    |        | conv_out_buf_1_1 | ram_s2p | auto | 1       |
|   conv_out_buf_1_2_U | -    | -    |        | conv_out_buf_1_2 | ram_s2p | auto | 1       |
|   conv_out_buf_1_3_U | -    | -    |        | conv_out_buf_1_3 | ram_s2p | auto | 1       |
|   conv_out_buf_1_4_U | -    | -    |        | conv_out_buf_1_4 | ram_s2p | auto | 1       |
|   conv_out_buf_1_5_U | -    | -    |        | conv_out_buf_1_5 | ram_s2p | auto | 1       |
|   conv_out_buf_1_6_U | -    | -    |        | conv_out_buf_1_6 | ram_s2p | auto | 1       |
|   conv_out_buf_1_7_U | -    | -    |        | conv_out_buf_1_7 | ram_s2p | auto | 1       |
|   conv_out_buf_2_0_U | -    | -    |        | conv_out_buf_2_0 | ram_s2p | auto | 1       |
|   conv_out_buf_2_1_U | -    | -    |        | conv_out_buf_2_1 | ram_s2p | auto | 1       |
|   conv_out_buf_2_2_U | -    | -    |        | conv_out_buf_2_2 | ram_s2p | auto | 1       |
|   conv_out_buf_2_3_U | -    | -    |        | conv_out_buf_2_3 | ram_s2p | auto | 1       |
|   conv_out_buf_2_4_U | -    | -    |        | conv_out_buf_2_4 | ram_s2p | auto | 1       |
|   conv_out_buf_2_5_U | -    | -    |        | conv_out_buf_2_5 | ram_s2p | auto | 1       |
|   conv_out_buf_2_6_U | -    | -    |        | conv_out_buf_2_6 | ram_s2p | auto | 1       |
|   conv_out_buf_2_7_U | -    | -    |        | conv_out_buf_2_7 | ram_s2p | auto | 1       |
|   conv_out_buf_3_0_U | -    | -    |        | conv_out_buf_3_0 | ram_s2p | auto | 1       |
|   conv_out_buf_3_1_U | -    | -    |        | conv_out_buf_3_1 | ram_s2p | auto | 1       |
|   conv_out_buf_3_2_U | -    | -    |        | conv_out_buf_3_2 | ram_s2p | auto | 1       |
|   conv_out_buf_3_3_U | -    | -    |        | conv_out_buf_3_3 | ram_s2p | auto | 1       |
|   conv_out_buf_3_4_U | -    | -    |        | conv_out_buf_3_4 | ram_s2p | auto | 1       |
|   conv_out_buf_3_5_U | -    | -    |        | conv_out_buf_3_5 | ram_s2p | auto | 1       |
|   conv_out_buf_3_6_U | -    | -    |        | conv_out_buf_3_6 | ram_s2p | auto | 1       |
|   conv_out_buf_3_7_U | -    | -    |        | conv_out_buf_3_7 | ram_s2p | auto | 1       |
+----------------------+------+------+--------+------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------------+---------------------------------------------+
| Type            | Options                                               | Location                                    |
+-----------------+-------------------------------------------------------+---------------------------------------------+
| array_partition | variable = X_buf dim = 2                              | conv_7x7.cpp:18 in conv_7x7                 |
| array_partition | variable = Y_buf dim = 2                              | conv_7x7.cpp:19 in conv_7x7                 |
| array_partition | variable = Y_buf dim = 1                              | conv_7x7.cpp:20 in conv_7x7                 |
| array_partition | variable = W_buf dim = 1                              | conv_7x7.cpp:21 in conv_7x7                 |
| array_partition | variable = B_buf dim = 1                              | conv_7x7.cpp:22 in conv_7x7                 |
| pipeline        | II = 1                                                | conv_7x7.cpp:25 in conv_7x7                 |
| pipeline        | II = 1                                                | conv_7x7.cpp:46 in conv_7x7                 |
| interface       | m_axi depth = 1 port = input_feature_map bundle = fm  | tiled_conv.cpp:20 in tiled_conv             |
| interface       | m_axi depth = 1 port = layer_weights bundle = wt      | tiled_conv.cpp:21 in tiled_conv             |
| interface       | m_axi depth = 1 port = layer_bias bundle = wt         | tiled_conv.cpp:22 in tiled_conv             |
| interface       | m_axi depth = 1 port = output_feature_map bundle = fm | tiled_conv.cpp:23 in tiled_conv             |
| interface       | s_axilite register port = return                      | tiled_conv.cpp:25 in tiled_conv             |
| inline          | off                                                   | utils.cpp:69 in load_layer_params_from_dram |
+-----------------+-------------------------------------------------------+---------------------------------------------+


