<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>06.Verilog HDL程序设计思想概览 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.e44029f7.css" as="style"><link rel="preload" href="/assets/js/app.0b09fad9.js" as="script"><link rel="preload" href="/assets/js/2.b05449e5.js" as="script"><link rel="preload" href="/assets/js/14.ca7d4871.js" as="script"><link rel="prefetch" href="/assets/js/10.0ab8999d.js"><link rel="prefetch" href="/assets/js/11.798f9121.js"><link rel="prefetch" href="/assets/js/12.ab89fd8b.js"><link rel="prefetch" href="/assets/js/13.edc03e04.js"><link rel="prefetch" href="/assets/js/15.07329b99.js"><link rel="prefetch" href="/assets/js/16.1b5f662e.js"><link rel="prefetch" href="/assets/js/17.ad532bcc.js"><link rel="prefetch" href="/assets/js/18.90d200b2.js"><link rel="prefetch" href="/assets/js/19.c41767b8.js"><link rel="prefetch" href="/assets/js/20.71a3ca98.js"><link rel="prefetch" href="/assets/js/21.6fd4c6b7.js"><link rel="prefetch" href="/assets/js/22.a34cf03e.js"><link rel="prefetch" href="/assets/js/23.c83f93c8.js"><link rel="prefetch" href="/assets/js/24.5b971d39.js"><link rel="prefetch" href="/assets/js/25.419b5700.js"><link rel="prefetch" href="/assets/js/26.d663ee57.js"><link rel="prefetch" href="/assets/js/27.6ddf417f.js"><link rel="prefetch" href="/assets/js/28.57bb5f16.js"><link rel="prefetch" href="/assets/js/29.20609328.js"><link rel="prefetch" href="/assets/js/3.1e19866c.js"><link rel="prefetch" href="/assets/js/30.ffd24b73.js"><link rel="prefetch" href="/assets/js/31.eaf573bf.js"><link rel="prefetch" href="/assets/js/32.c019fcf5.js"><link rel="prefetch" href="/assets/js/33.10e5e6ea.js"><link rel="prefetch" href="/assets/js/34.c908d4a2.js"><link rel="prefetch" href="/assets/js/35.69292d7d.js"><link rel="prefetch" href="/assets/js/36.ac5d035b.js"><link rel="prefetch" href="/assets/js/37.20d6194a.js"><link rel="prefetch" href="/assets/js/38.c95440dd.js"><link rel="prefetch" href="/assets/js/39.c6f15be7.js"><link rel="prefetch" href="/assets/js/4.07797cc4.js"><link rel="prefetch" href="/assets/js/40.cf1bbbd7.js"><link rel="prefetch" href="/assets/js/41.7d8c954d.js"><link rel="prefetch" href="/assets/js/42.50c73395.js"><link rel="prefetch" href="/assets/js/43.024f58d3.js"><link rel="prefetch" href="/assets/js/44.e6bf0e31.js"><link rel="prefetch" href="/assets/js/45.71602a24.js"><link rel="prefetch" href="/assets/js/46.37239e6d.js"><link rel="prefetch" href="/assets/js/47.be4cc2b9.js"><link rel="prefetch" href="/assets/js/48.2698f688.js"><link rel="prefetch" href="/assets/js/49.bd2e6a21.js"><link rel="prefetch" href="/assets/js/5.4f654e5f.js"><link rel="prefetch" href="/assets/js/50.49d441d1.js"><link rel="prefetch" href="/assets/js/51.67d5e81c.js"><link rel="prefetch" href="/assets/js/52.43f61846.js"><link rel="prefetch" href="/assets/js/53.3114d4ba.js"><link rel="prefetch" href="/assets/js/54.c8dc8461.js"><link rel="prefetch" href="/assets/js/55.76ddef25.js"><link rel="prefetch" href="/assets/js/56.965cc9a1.js"><link rel="prefetch" href="/assets/js/57.604e8ca0.js"><link rel="prefetch" href="/assets/js/58.143b09cc.js"><link rel="prefetch" href="/assets/js/59.72da2773.js"><link rel="prefetch" href="/assets/js/6.37b093eb.js"><link rel="prefetch" href="/assets/js/60.98056b8b.js"><link rel="prefetch" href="/assets/js/61.e5c8960b.js"><link rel="prefetch" href="/assets/js/62.f5d42d08.js"><link rel="prefetch" href="/assets/js/63.b4b524af.js"><link rel="prefetch" href="/assets/js/64.c8d628af.js"><link rel="prefetch" href="/assets/js/65.d1d27938.js"><link rel="prefetch" href="/assets/js/7.d818fb42.js"><link rel="prefetch" href="/assets/js/8.5bb2cccc.js"><link rel="prefetch" href="/assets/js/9.b5911114.js">
    <link rel="stylesheet" href="/assets/css/0.styles.e44029f7.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/base/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" class="sidebar-link">01.Verilog HDL语言基本要素</a></li><li><a href="/pages/Verilog_02/" class="sidebar-link">02.Verilog HDL基本数据类型</a></li><li><a href="/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/pages/Verilog_04/" class="sidebar-link">04.Verilog HDL模块</a></li><li><a href="/pages/Verilog_05/" class="sidebar-link">05.Verilog HDL程序设计和描述方式</a></li><li><a href="/pages/Verilog_06/" aria-current="page" class="active sidebar-link">06.Verilog HDL程序设计思想概览</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_06/#_1-可综合设计的基本原则" class="sidebar-link">1. 可综合设计的基本原则</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_06/#_2-示例对比-模256计数器" class="sidebar-link">2. 示例对比：模256计数器</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_06/#a-可综合的实现方式" class="sidebar-link">(a) 可综合的实现方式</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_06/#b-常见的错误描述" class="sidebar-link">(b) 常见的错误描述</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_06/#_3-设计多样性-多路选择器-mux-的实现" class="sidebar-link">3. 设计多样性：多路选择器（MUX）的实现</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_06/#_1-真值表形式-行为描述" class="sidebar-link">(1) 真值表形式（行为描述）</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_06/#_2-逻辑表达式形式-数据流描述" class="sidebar-link">(2) 逻辑表达式形式（数据流描述）</a></li><li class="sidebar-sub-header level3"><a href="/pages/Verilog_06/#_3-结构性描述-门级建模" class="sidebar-link">(3) 结构性描述（门级建模）</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_06/#_4-关键总结" class="sidebar-link">4. 关键总结</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_06/#_5-延伸思考" class="sidebar-link">5. 延伸思考</a></li></ul></li><li><a href="/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/pages/Verilog_08/" class="sidebar-link">08.verilog HDL组合电路之数字加法器</a></li><li><a href="/pages/Verilog_09/" class="sidebar-link">09.Verilog HDL组合电路之数据比较器</a></li><li><a href="/pages/Verilog_10/" class="sidebar-link">10.Verilog HDL组合电路之数据选择器</a></li><li><a href="/pages/Verilog_11/" class="sidebar-link">11.verilog HDL组合电路之数字编码器</a></li><li><a href="/pages/Verilog_12/" class="sidebar-link">12.verilog HDL组合电路之数字译码器</a></li><li><a href="/pages/Verilog_13/" class="sidebar-link">13.verilog HDL组合电路之奇偶校验器</a></li><li><a href="/pages/Verilog_14/" class="sidebar-link">14.Verilog HDL时序电路设计基础</a></li><li><a href="/pages/Verilog_15/" class="sidebar-link">15.Verilog HDL触发器设计</a></li><li><a href="/pages/Verilog_16/" class="sidebar-link">16.Verilog HDL计数器设计</a></li><li><a href="/pages/Verilog_17/" class="sidebar-link">17.Verilog HDL移位寄存器</a></li><li><a href="/pages/Verilog_18/" class="sidebar-link">18.Verilog HDL序列信号发生器</a></li><li><a href="/pages/Verilog_19/" class="sidebar-link">19.Verilog HDL有限状态机（FSM）设计基础</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-08-05</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABKFJREFUSA3tVl1oFVcQnrMbrak3QUgkya1akpJYcrUtIqW1JvFBE9LiQ5v6JmJpolbMg32rVrhgoYK0QiMY6i9Y6EMaW5D+xFJaTYItIuK2Kr3+BJNwkxBj05sQY3b3nM6cs2dv9t7NT/vQJw/sndk5M/PNzJkzewGerP+pAmy+ON8lLzUJgA8ZYxYIYZmGYRnctDaWvJJAmTtfP1pvXsBCCPP8QFcCaRkZYACgDZFO4stNIcBCajEOlmmC9XpJ9bAGCaPaPmzPl32dvLSVu3BWCTQs0XQQ6g0DYgwLIoAZbBCdW/i+781o1VVlm/410mw4h06Y7bIPHNyWDyL4FHkX03Q8SrzNhZTZriieckWt7cL6MM85YcLpsi/7O9/iXFT6MswI0DmmpkSaJ0qLxFIm3+i1THHB3zmBH3PYx9CcykcLOeQVVa7QtdxTgQgEleX2AjHYfwA+2ddV77ruGoJUbhGDI09YSNXyMpUt5ylOzxgbUmtOp7NmbNt8v3arjTBfYELmLUV+M+nSawNNAUqpT3ClJWg5I3BLT+cGW/DXNGCa6tx1aakCGEigArTn4TDIPdrXXYKCZNrHLMCOEPvHBlLQ99s9eHB7EB6NTki73CVPQ2F5MSx/uRQixfmq7rK0wYD8w8E905bnPDfwoWs/rfv93NWN/ZfvwsLIU7A09gxECyISeGJkHAau98L97tuw7NXnoPyNF8FcYGLGKsOs0mN3OEyec9esGW/ZEl945dTP34wlR2FZVQWU1q0Cw8Tr7p+hgLLNL0FPxx/Q35mA8aEUrH6nCgwEl0tn7wUiZYJnNRh6DK4UH/k0lfyrsBKdPVv/AriGIQcEDQZ65LBAGe2Rzui9Ybjz7XUppz1/uKBbyVPGkN3ZAeC6hr0x7Nr38N5+EqkoOm17xpoqR9ohQF55ERSvr4Dkr3chNfC3DMzGJlNBElW8w9nsGQvhNGIzDkXzCg8cLK951xHsFBlTJspJNi3ZFIMF2AeDV3q8DNOB+YHi6QTrChDIWDBRi5U5f+ZMfJLu3ccrqxtdxk4SKH336LFxSmkqefwU5T8fhdSdQf9IVKD6aNiwI/hnmcAZ91isYMJIaCUCx9W098+LgruikeTqzqqxKPUwqJyCPJiyemVVZBOijDGjD38Os0jOiSPL1z3SPjXNANbiNPXAdzTfukjjuknNBbyz3nwgTd3AVFqUJ5hpHlq9MveLnWwttUfoygBmvVjuikxND3znrhsELnZk7k+OjIGxeNEkomyLVta0xxn+HZhjBc4YZ/AFjHjz9u3xRZl2BN4aq9nFwWh16IrQ1aHHEd3j1+4/dB9OtH4e29A2H1DyHQRmOSfQZ1Fy7MHBTGB6J/Djq6p3OxyO2cB+4Car7v/o3GXgfAkj23+x9ID1Teoamo/SXcbvSf2PX7Vc8DdCmE1vN9di+32P9/5YR3vLnhCVGUWBjEkr3yh4H8v9CzmsbdhzOKzsJKM90iFdaTMjRPhGVsakRvOaRidljo6H6G7j+ctrJpsP+4COhDIl0La2+FS4+5mlocBaXY5QnGZysIBYoeSsl5qQzrSj/cgNrfuEzlWBfwA+EjrZyWUvpAAAAABJRU5ErkJggg==">06.Verilog HDL程序设计思想概览<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="verilog-hdl-设计思想与可综合特性-从计数器到多路选择器"><a href="#verilog-hdl-设计思想与可综合特性-从计数器到多路选择器" class="header-anchor">#</a> <strong>Verilog HDL 设计思想与可综合特性：从计数器到多路选择器</strong></h1> <p>在数字电路设计中，Verilog HDL 是一种强大的硬件描述语言，能够以多种方式描述电路功能。然而，并非所有代码都能被综合工具正确转换为实际硬件电路。本文将围绕 <strong>Verilog 的设计思想和可综合特性</strong>，通过典型示例（如计数器、多路选择器）对比 <strong>可综合代码</strong> 和 <strong>常见错误</strong>，帮助读者掌握高效、可靠的 Verilog 设计方法。</p> <p>下面出现的代码在初学阶段没必要完全掌握，读者只需了解一下基本的代码架构即可。</p> <hr> <h2 id="_1-可综合设计的基本原则"><a href="#_1-可综合设计的基本原则" class="header-anchor">#</a> <strong>1. 可综合设计的基本原则</strong></h2> <p>可综合的 Verilog 代码需满足：</p> <ul><li><strong>明确硬件映射</strong>：代码应直接对应实际的逻辑门、触发器或组合电路。</li> <li><strong>避免不可综合语法</strong>：如 <code>for</code> 循环的滥用、<code>initial</code> 块（部分场景不支持）、复杂的动态操作。</li> <li><strong>时序控制清晰</strong>：同步设计推荐使用 <code>always @(posedge clk)</code>，避免混合边沿触发。</li></ul> <hr> <h2 id="_2-示例对比-模256计数器"><a href="#_2-示例对比-模256计数器" class="header-anchor">#</a> <strong>2. 示例对比：模256计数器</strong></h2> <h3 id="a-可综合的实现方式"><a href="#a-可综合的实现方式" class="header-anchor">#</a> <strong>(a) 可综合的实现方式</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> counter <span class="token punctuation">(</span>count<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> reset<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> count<span class="token punctuation">;</span>
  <span class="token keyword">input</span> clk<span class="token punctuation">,</span> reset<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> count<span class="token punctuation">;</span>

  <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>reset<span class="token punctuation">)</span> 
      count <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>          <span class="token comment">// 同步复位</span>
    <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>count <span class="token operator">==</span> <span class="token number">8'b11111111</span><span class="token punctuation">)</span> 
      count <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>          <span class="token comment">// 计数到255归零</span>
    <span class="token keyword">else</span> 
      count <span class="token operator">&lt;=</span> count <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>  <span class="token comment">// 正常计数</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br></div></div><p><strong>特点</strong>：</p> <ul><li>仅使用时钟上升沿触发，明确时序逻辑。</li> <li>复位和计数逻辑清晰，综合工具可识别为标准的计数器结构。</li></ul> <h3 id="b-常见的错误描述"><a href="#b-常见的错误描述" class="header-anchor">#</a> <strong>(b) 常见的错误描述</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> counter <span class="token punctuation">(</span>count<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> reset<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> count<span class="token punctuation">;</span>
  <span class="token keyword">input</span> clk<span class="token punctuation">,</span> reset<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> count<span class="token punctuation">;</span>
  <span class="token keyword">integer</span> i<span class="token punctuation">;</span>

  <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">,</span> reset<span class="token punctuation">)</span> <span class="token keyword">begin</span>  <span class="token comment">// 混合边沿触发（错误！）</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>reset<span class="token punctuation">)</span> 
      count <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span> 
      <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;=</span> <span class="token number">255</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span>  <span class="token comment">// for循环不可综合为硬件</span>
        count <span class="token operator">&lt;=</span> count <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>             <span class="token comment">// 非阻塞赋值在循环中无效</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br></div></div><p><strong>问题分析</strong>：</p> <ol><li><strong>敏感列表错误</strong>：<code>always @(posedge clk, reset)</code> 混合了时钟和复位信号边沿，可能导致综合结果不符合预期。</li> <li><strong>不可综合的 <code>for</code> 循环</strong>：综合工具无法将其展开为并行硬件逻辑。</li> <li><strong>非阻塞赋值在循环中无效</strong>：实际硬件无法实现循环内的逐步更新。</li></ol> <hr> <h2 id="_3-设计多样性-多路选择器-mux-的实现"><a href="#_3-设计多样性-多路选择器-mux-的实现" class="header-anchor">#</a> <strong>3. 设计多样性：多路选择器（MUX）的实现</strong></h2> <p>Verilog 支持多种风格描述同一功能，以下是三种常见的 MUX 实现方式：</p> <h3 id="_1-真值表形式-行为描述"><a href="#_1-真值表形式-行为描述" class="header-anchor">#</a> <strong>(1) 真值表形式（行为描述）</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> MUX <span class="token punctuation">(</span>out<span class="token punctuation">,</span> data<span class="token punctuation">,</span> sel<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">output</span> out<span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sel<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> out<span class="token punctuation">;</span>

  <span class="token important">always @</span><span class="token punctuation">(</span>data <span class="token keyword">or</span> sel<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token keyword">case</span> <span class="token punctuation">(</span>sel<span class="token punctuation">)</span>
      <span class="token number">2'b00</span><span class="token punctuation">:</span> out <span class="token operator">&lt;=</span> data<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
      <span class="token number">2'b01</span><span class="token punctuation">:</span> out <span class="token operator">&lt;=</span> data<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
      <span class="token number">2'b10</span><span class="token punctuation">:</span> out <span class="token operator">&lt;=</span> data<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
      <span class="token number">2'b11</span><span class="token punctuation">:</span> out <span class="token operator">&lt;=</span> data<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br></div></div><p><strong>优点</strong>：直观，类似软件编程，适合复杂条件逻辑。</p> <h3 id="_2-逻辑表达式形式-数据流描述"><a href="#_2-逻辑表达式形式-数据流描述" class="header-anchor">#</a> <strong>(2) 逻辑表达式形式（数据流描述）</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> MUX <span class="token punctuation">(</span>out<span class="token punctuation">,</span> data<span class="token punctuation">,</span> sel<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">output</span> out<span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sel<span class="token punctuation">;</span>
  
  <span class="token keyword">assign</span> out <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token operator">~</span>sel<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> <span class="token operator">~</span>sel<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> data<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span> <span class="token operator">|</span>
               <span class="token punctuation">(</span><span class="token operator">~</span>sel<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span>  sel<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> data<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span> <span class="token operator">|</span>
               <span class="token punctuation">(</span> sel<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> <span class="token operator">~</span>sel<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> data<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">)</span> <span class="token operator">|</span>
               <span class="token punctuation">(</span> sel<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span>  sel<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> data<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br></div></div><p><strong>优点</strong>：直接映射到与或门结构，适合优化组合逻辑。</p> <h3 id="_3-结构性描述-门级建模"><a href="#_3-结构性描述-门级建模" class="header-anchor">#</a> <strong>(3) 结构性描述（门级建模）</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> MUX <span class="token punctuation">(</span>out<span class="token punctuation">,</span> data<span class="token punctuation">,</span> sel<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">output</span> out<span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sel<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> w1<span class="token punctuation">,</span> w2<span class="token punctuation">,</span> w3<span class="token punctuation">,</span> w4<span class="token punctuation">;</span>

  <span class="token keyword">not</span> U1 <span class="token punctuation">(</span>w1<span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">not</span> U2 <span class="token punctuation">(</span>w2<span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">and</span> U3 <span class="token punctuation">(</span>w3<span class="token punctuation">,</span> w1<span class="token punctuation">,</span> w2<span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">and</span> U4 <span class="token punctuation">(</span>w4<span class="token punctuation">,</span> w1<span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">and</span> U5 <span class="token punctuation">(</span>w5<span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> w2<span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">and</span> U6 <span class="token punctuation">(</span>w6<span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> sel<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">or</span>  U7 <span class="token punctuation">(</span>out<span class="token punctuation">,</span> w3<span class="token punctuation">,</span> w4<span class="token punctuation">,</span> w5<span class="token punctuation">,</span> w6<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br></div></div><p><strong>优点</strong>：显式定义门级连接，适合对底层硬件有严格要求的场景。</p> <hr> <h2 id="_4-关键总结"><a href="#_4-关键总结" class="header-anchor">#</a> <strong>4. 关键总结</strong></h2> <ol><li><strong>可综合代码</strong>：
<ul><li>使用明确的时序控制（如 <code>always @(posedge clk)</code>）。</li> <li>避免不可综合语法（如 <code>for</code> 循环、混合边沿触发）。</li></ul></li> <li><strong>设计风格选择</strong>：
<ul><li><strong>行为描述</strong>（<code>case</code>/<code>if-else</code>）：适合复杂状态机或算法。</li> <li><strong>数据流描述</strong>（<code>assign</code>）：适合组合逻辑优化。</li> <li><strong>结构性描述</strong>：适合门级精确控制。</li></ul></li> <li><strong>验证工具</strong>：
<ul><li>使用 Synplify 等综合工具检查代码是否可综合，并观察生成的 RTL 图。</li></ul></li></ol> <hr> <h2 id="_5-延伸思考"><a href="#_5-延伸思考" class="header-anchor">#</a> <strong>5. 延伸思考</strong></h2> <ul><li>如果设计一个 <strong>可变模计数器</strong>（如模 N），如何保证可综合性？
<strong>提示</strong>：使用参数化设计（<code>parameter</code>）和比较器逻辑，而非动态循环。</li></ul> <p>通过对比正确与错误的代码示例，我们可以更深刻地理解 Verilog 的可综合设计思想。在实际项目中，选择合适的设计风格并严格遵循硬件映射规则，是保证电路可靠性和效率的关键！</p></div></div> <!----> <div class="page-edit"><!----> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/10/11, 16:04:38</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/pages/Verilog_05/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">05.Verilog HDL程序设计和描述方式</div></a> <a href="/pages/Verilog_07/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">07.Verilog HDL组合电路设计的方法</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/pages/Verilog_05/" class="prev">05.Verilog HDL程序设计和描述方式</a></span> <span class="next"><a href="/pages/Verilog_07/">07.Verilog HDL组合电路设计的方法</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.0b09fad9.js" defer></script><script src="/assets/js/2.b05449e5.js" defer></script><script src="/assets/js/14.ca7d4871.js" defer></script>
  </body>
</html>
