ARM GAS  /tmp/cctS3xdF.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_DMA_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_DMA_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/dma.c"
   1:Core/Src/dma.c **** /**
   2:Core/Src/dma.c ****   ******************************************************************************
   3:Core/Src/dma.c ****   * @file    dma.c
   4:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   6:Core/Src/dma.c ****   ******************************************************************************
   7:Core/Src/dma.c ****   * @attention
   8:Core/Src/dma.c ****   *
   9:Core/Src/dma.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/dma.c ****   * All rights reserved.</center></h2>
  11:Core/Src/dma.c ****   *
  12:Core/Src/dma.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/dma.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/dma.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/dma.c ****   *                             www.st.com/SLA0044
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** 
  20:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/dma.c **** #include "dma.h"
  22:Core/Src/dma.c **** 
  23:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/dma.c **** 
  25:Core/Src/dma.c **** /* USER CODE END 0 */
  26:Core/Src/dma.c **** 
  27:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/dma.c **** /* Configure DMA                                                              */
  29:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/dma.c **** 
ARM GAS  /tmp/cctS3xdF.s 			page 2


  31:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/dma.c **** 
  33:Core/Src/dma.c **** /* USER CODE END 1 */
  34:Core/Src/dma.c **** 
  35:Core/Src/dma.c **** /**
  36:Core/Src/dma.c ****   * Enable DMA controller clock
  37:Core/Src/dma.c ****   */
  38:Core/Src/dma.c **** void MX_DMA_Init(void)
  39:Core/Src/dma.c **** {
  29              		.loc 1 39 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44              	.LBB2:
  40:Core/Src/dma.c **** 
  41:Core/Src/dma.c ****   /* DMA controller clock enable */
  42:Core/Src/dma.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
  45              		.loc 1 42 3
  46 0006 0023     		movs	r3, #0
  47 0008 7B60     		str	r3, [r7, #4]
  48 000a 104B     		ldr	r3, .L2
  49 000c 1B6B     		ldr	r3, [r3, #48]
  50 000e 0F4A     		ldr	r2, .L2
  51 0010 43F48003 		orr	r3, r3, #4194304
  52 0014 1363     		str	r3, [r2, #48]
  53 0016 0D4B     		ldr	r3, .L2
  54 0018 1B6B     		ldr	r3, [r3, #48]
  55 001a 03F48003 		and	r3, r3, #4194304
  56 001e 7B60     		str	r3, [r7, #4]
  57 0020 7B68     		ldr	r3, [r7, #4]
  58              	.LBE2:
  43:Core/Src/dma.c **** 
  44:Core/Src/dma.c ****   /* DMA interrupt init */
  45:Core/Src/dma.c ****   /* DMA2_Stream2_IRQn interrupt configuration */
  46:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
  59              		.loc 1 46 3
  60 0022 0022     		movs	r2, #0
  61 0024 0521     		movs	r1, #5
  62 0026 3A20     		movs	r0, #58
  63 0028 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  47:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
  64              		.loc 1 47 3
  65 002c 3A20     		movs	r0, #58
  66 002e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  48:Core/Src/dma.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
  49:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
ARM GAS  /tmp/cctS3xdF.s 			page 3


  67              		.loc 1 49 3
  68 0032 0022     		movs	r2, #0
  69 0034 0521     		movs	r1, #5
  70 0036 4620     		movs	r0, #70
  71 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  50:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
  72              		.loc 1 50 3
  73 003c 4620     		movs	r0, #70
  74 003e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  51:Core/Src/dma.c **** 
  52:Core/Src/dma.c **** }
  75              		.loc 1 52 1
  76 0042 00BF     		nop
  77 0044 0837     		adds	r7, r7, #8
  78              	.LCFI3:
  79              		.cfi_def_cfa_offset 8
  80 0046 BD46     		mov	sp, r7
  81              	.LCFI4:
  82              		.cfi_def_cfa_register 13
  83              		@ sp needed
  84 0048 80BD     		pop	{r7, pc}
  85              	.L3:
  86 004a 00BF     		.align	2
  87              	.L2:
  88 004c 00380240 		.word	1073887232
  89              		.cfi_endproc
  90              	.LFE130:
  92              		.text
  93              	.Letext0:
  94              		.file 2 "/home/mego/microros_ws/firmware/toolchain/arm-none-eabi/include/machine/_default_types.h"
  95              		.file 3 "/home/mego/microros_ws/firmware/toolchain/arm-none-eabi/include/sys/_stdint.h"
  96              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
  97              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
  98              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
  99              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/cctS3xdF.s 			page 4


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/cctS3xdF.s:18     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cctS3xdF.s:26     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cctS3xdF.s:88     .text.MX_DMA_Init:000000000000004c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
