#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Oct 22 05:58:58 2025
# Process ID         : 1701158
# Current directory  : /home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.runs/synth_1
# Command line       : vivado -log as_top_mem.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source as_top_mem.tcl
# Log file           : /home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.runs/synth_1/as_top_mem.vds
# Journal file       : /home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.runs/synth_1/vivado.jou
# Running On         : abhishek-revoor-PC
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
# CPU Frequency      : 3800.088 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 16704 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20999 MB
# Available Virtual  : 7331 MB
#-----------------------------------------------------------
source as_top_mem.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/utils_1/imports/synth_1/as_top_mem.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/utils_1/imports/synth_1/as_top_mem.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top as_top_mem -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1701299
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1920.242 ; gain = 420.797 ; free physical = 611 ; free virtual = 6375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'as_top_mem' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asTopMem.sv:15]
INFO: [Synth 8-6157] synthesizing module 'as_decode' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asDecode.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_decode' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asDecode.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_gpio_top' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asGpioTop.sv:8]
	Parameter gpioaddr_width bound to: 4 - type: integer 
	Parameter gpiodata_width bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'as_slave_bpi' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asSBpi.sv:10]
	Parameter slave_id bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'as_slave_bpi' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asSBpi.sv:10]
INFO: [Synth 8-6157] synthesizing module 'as_gpio' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asGpio.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_gpio' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asGpio.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_gpio_top' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asGpioTop.sv:8]
INFO: [Synth 8-6157] synthesizing module 'as_cgu' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asCgu.sv:5]
	Parameter cguaddr_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'as_slave_bpi__parameterized0' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asSBpi.sv:10]
	Parameter slave_id bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'as_slave_bpi__parameterized0' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asSBpi.sv:10]
INFO: [Synth 8-6157] synthesizing module 'as_cgucore' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asCguCore.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_cgucore' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asCguCore.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_cgu' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asCgu.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_cpu' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asCPU.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_master_bpi' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asMBpi.sv:10]
	Parameter master_id bound to: 1 - type: integer 
	Parameter addr_width bound to: 64 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'as_master_bpi' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asMBpi.sv:10]
INFO: [Synth 8-6157] synthesizing module 'as_master_bpi__parameterized0' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asMBpi.sv:10]
	Parameter master_id bound to: 2 - type: integer 
	Parameter addr_width bound to: 64 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'as_master_bpi__parameterized0' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asMBpi.sv:10]
INFO: [Synth 8-6157] synthesizing module 'as_pc' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asPC.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_pc' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asPC.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_adder' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asAdd.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_adder' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asAdd.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_mux2' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asMux2.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_mux2' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asMux2.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_regfile' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asRegFile.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_regfile' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asRegFile.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_immgen' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asImmGen.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_immgen' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asImmGen.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_alurv' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asAluRV.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_alurv' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asAluRV.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_mux3' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asMux3.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_mux3' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asMux3.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_controlall' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asControlAll.sv:35]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asControlAll.sv:110]
INFO: [Synth 8-226] default block is never used [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asControlAll.sv:137]
INFO: [Synth 8-226] default block is never used [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asControlAll.sv:220]
INFO: [Synth 8-6155] done synthesizing module 'as_controlall' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asControlAll.sv:35]
INFO: [Synth 8-6157] synthesizing module 'scan_cell' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/scan_cell.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'scan_cell' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/scan_cell.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_cpu' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asCPU.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_imem' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asIMem.sv:5]
INFO: [Synth 8-3876] $readmem data file 'riscvtest.mem' is read successfully [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asIMem.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'as_imem' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asIMem.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_slave_bpi__parameterized1' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asSBpi.sv:10]
	Parameter slave_id bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter addr_width bound to: 13 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'as_slave_bpi__parameterized1' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asSBpi.sv:10]
INFO: [Synth 8-6157] synthesizing module 'as_dmem' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asDMem.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_dmem_front' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asDMemFront.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'as_dmem_front' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asDMemFront.sv:9]
INFO: [Synth 8-6157] synthesizing module 'as_dmem_core' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asDMemCore.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_dmem_core' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asDMemCore.sv:5]
INFO: [Synth 8-6157] synthesizing module 'as_dmem_back' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asDMemBack.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'as_dmem_back' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asDMemBack.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'as_dmem' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asDMem.sv:5]
INFO: [Synth 8-6157] synthesizing module 'jtag' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/jtag.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ir_cell' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/ir_cell.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ir_cell' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/ir_cell.sv:5]
INFO: [Synth 8-6157] synthesizing module 'tap_fsm' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/tap_fsm.sv:5]
INFO: [Synth 8-226] default block is never used [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/tap_fsm.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'tap_fsm' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/tap_fsm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ir_decode' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/ir_decode.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'ir_decode' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/ir_decode.sv:5]
INFO: [Synth 8-6157] synthesizing module 'dr_reg' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/dr_reg.sv:5]
	Parameter dr_width bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dr_cell' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/dr_cell.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'dr_cell' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/dr_cell.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'dr_reg' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/dr_reg.sv:5]
INFO: [Synth 8-6157] synthesizing module 'by_cell' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/by_cell.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'by_cell' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/by_cell.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'jtag' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/jtag.sv:5]
INFO: [Synth 8-6157] synthesizing module 'dr_reg__parameterized0' [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/dr_reg.sv:5]
	Parameter dr_width bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dr_reg__parameterized0' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/dr_reg.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'as_top_mem' (0#1) [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/src/asTopMem.sv:15]
WARNING: [Synth 8-7137] Register data_out_s_reg in module ir_cell has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/sources_1/imports/rwu-rv64i-master/ip_jtag/src/ir_cell.sv:41]
WARNING: [Synth 8-7129] Port rdEn_i in module as_dmem_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module as_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module as_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_i in module as_master_bpi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module as_master_bpi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_m_ack_i in module as_master_bpi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_i in module as_master_bpi is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module as_master_bpi is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_m_ack_i in module as_master_bpi is either unconnected or has no load
WARNING: [Synth 8-7129] Port sc01_clock_i in module as_cpu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2005.211 ; gain = 505.766 ; free physical = 526 ; free virtual = 6291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2017.086 ; gain = 517.641 ; free physical = 526 ; free virtual = 6291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2017.086 ; gain = 517.641 ; free physical = 526 ; free virtual = 6291
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2017.086 ; gain = 0.000 ; free physical = 534 ; free virtual = 6299
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/constrs_1/imports/syn/Zybo-Master.xdc]
Finished Parsing XDC File [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/constrs_1/imports/syn/Zybo-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.srcs/constrs_1/imports/syn/Zybo-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/as_top_mem_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/as_top_mem_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2162.836 ; gain = 0.000 ; free physical = 526 ; free virtual = 6316
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2162.836 ; gain = 0.000 ; free physical = 526 ; free virtual = 6317
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.836 ; gain = 663.391 ; free physical = 572 ; free virtual = 6348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2170.840 ; gain = 671.395 ; free physical = 572 ; free virtual = 6348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2170.840 ; gain = 671.395 ; free physical = 572 ; free virtual = 6348
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_s_reg' in module 'tap_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                reset_st |                             1100 |                             0000
        run_test_idle_st |                             1011 |                             0001
       select_dr_scan_st |                             0101 |                             0010
       select_ir_scan_st |                             0110 |                             1001
           capture_ir_st |                             1010 |                             1010
             exit1_ir_st |                             0111 |                             1100
             pause_ir_st |                             0011 |                             1101
             exit2_ir_st |                             0100 |                             1110
             shift_ir_st |                             1001 |                             1011
            update_ir_st |                             1000 |                             1111
           capture_dr_st |                             0000 |                             0011
             exit1_dr_st |                             0010 |                             0101
             pause_dr_st |                             1111 |                             0110
             exit2_dr_st |                             1101 |                             0111
             shift_dr_st |                             0001 |                             0100
            update_dr_st |                             1110 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_s_reg' using encoding 'sequential' in module 'tap_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2170.840 ; gain = 671.395 ; free physical = 587 ; free virtual = 6364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 36    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 184   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 30    
	   4 Input   64 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 231   
	  16 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port addr_i[12] in module as_dmem_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[11] in module as_dmem_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[10] in module as_dmem_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[9] in module as_dmem_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[8] in module as_dmem_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[7] in module as_dmem_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[6] in module as_dmem_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[5] in module as_dmem_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[4] in module as_dmem_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module as_dmem_back is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdEn_i in module as_dmem_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[12] in module as_dmem_front is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[11] in module as_dmem_front is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[10] in module as_dmem_front is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[9] in module as_dmem_front is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[8] in module as_dmem_front is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[7] in module as_dmem_front is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[6] in module as_dmem_front is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[5] in module as_dmem_front is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[4] in module as_dmem_front is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module as_dmem_front is either unconnected or has no load
WARNING: [Synth 8-7129] Port sc01_clock_i in module as_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbiBusAck_i in module as_cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbdBusAck_i in module as_cpu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:56 ; elapsed = 00:02:58 . Memory (MB): peak = 2305.613 ; gain = 806.168 ; free physical = 391 ; free virtual = 6248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------+----------------+----------------------+-------------------+
|Module Name | RTL Object                  | Inference      | Size (Depth x Width) | Primitives        | 
+------------+-----------------------------+----------------+----------------------+-------------------+
|dmem        | asDMem/genblk1[1].ram_s_reg | User Attribute | 1 K x 64             | RAM256X1S x 256   | 
|as_top_mem  | imem/iram_s_reg             | User Attribute | 8 K x 32             | RAM256X1S x 1024  | 
+------------+-----------------------------+----------------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cgu/clk_core_o' to pin '{cgu/i_1/CGUCore/clk_core_o_carry__2/CO[2]}'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:01 ; elapsed = 00:03:03 . Memory (MB): peak = 2346.613 ; gain = 847.168 ; free physical = 334 ; free virtual = 6198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:41 ; elapsed = 00:03:43 . Memory (MB): peak = 2375.629 ; gain = 876.184 ; free physical = 300 ; free virtual = 6165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------+----------------+----------------------+-------------------+
|Module Name | RTL Object                  | Inference      | Size (Depth x Width) | Primitives        | 
+------------+-----------------------------+----------------+----------------------+-------------------+
|dmem        | asDMem/genblk1[1].ram_s_reg | User Attribute | 1 K x 64             | RAM256X1S x 256   | 
|as_top_mem  | imem/iram_s_reg             | User Attribute | 8 K x 32             | RAM256X1S x 1024  | 
+------------+-----------------------------+----------------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:58 ; elapsed = 00:04:01 . Memory (MB): peak = 2458.652 ; gain = 959.207 ; free physical = 169 ; free virtual = 5967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:02 ; elapsed = 00:04:04 . Memory (MB): peak = 2547.465 ; gain = 1048.020 ; free physical = 154 ; free virtual = 5925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:02 ; elapsed = 00:04:04 . Memory (MB): peak = 2547.465 ; gain = 1048.020 ; free physical = 154 ; free virtual = 5926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:03 ; elapsed = 00:04:05 . Memory (MB): peak = 2547.465 ; gain = 1048.020 ; free physical = 174 ; free virtual = 5924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:03 ; elapsed = 00:04:05 . Memory (MB): peak = 2547.465 ; gain = 1048.020 ; free physical = 175 ; free virtual = 5926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:03 ; elapsed = 00:04:05 . Memory (MB): peak = 2547.465 ; gain = 1048.020 ; free physical = 175 ; free virtual = 5926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:03 ; elapsed = 00:04:06 . Memory (MB): peak = 2547.465 ; gain = 1048.020 ; free physical = 175 ; free virtual = 5926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |   176|
|3     |LUT1      |    29|
|4     |LUT2      |   769|
|5     |LUT3      |   334|
|6     |LUT4      |   342|
|7     |LUT5      |   631|
|8     |LUT6      |  2582|
|9     |MUXF7     |   684|
|10    |MUXF8     |   181|
|11    |RAM256X1S |  1280|
|12    |FDCE      |  2491|
|13    |FDPE      |    11|
|14    |IBUF      |     6|
|15    |OBUF      |    13|
|16    |OBUFT     |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:03 ; elapsed = 00:04:06 . Memory (MB): peak = 2547.465 ; gain = 1048.020 ; free physical = 175 ; free virtual = 5926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:01 ; elapsed = 00:04:03 . Memory (MB): peak = 2547.465 ; gain = 902.270 ; free physical = 175 ; free virtual = 5926
Synthesis Optimization Complete : Time (s): cpu = 00:04:03 ; elapsed = 00:04:06 . Memory (MB): peak = 2547.473 ; gain = 1048.020 ; free physical = 175 ; free virtual = 5926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2547.473 ; gain = 0.000 ; free physical = 338 ; free virtual = 6089
INFO: [Netlist 29-17] Analyzing 2321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.484 ; gain = 0.000 ; free physical = 334 ; free virtual = 6086
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1280 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1280 instances

Synth Design complete | Checksum: 39b43e65
INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:14 ; elapsed = 00:04:15 . Memory (MB): peak = 2587.484 ; gain = 1146.574 ; free physical = 335 ; free virtual = 6087
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1932.894; main = 1802.830; forked = 266.087
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3375.637; main = 2587.488; forked = 916.980
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2611.496 ; gain = 0.000 ; free physical = 333 ; free virtual = 6087
INFO: [Common 17-1381] The checkpoint '/home/abhishek-revoor/Desktop/Thesis/rwu-rv64i-master/Vivado/project_3/project_3.runs/synth_1/as_top_mem.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file as_top_mem_utilization_synth.rpt -pb as_top_mem_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 22 06:03:20 2025...
