/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

// File: uart2_iomux_config.c

/* ------------------------------------------------------------------------------
 * <auto-generated>
 *     This code was generated by a tool.
 *     Runtime Version:3.3.2.1
 *
 *     Changes to this file may cause incorrect behavior and will be lost if
 *     the code is regenerated.
 * </auto-generated>
 * ------------------------------------------------------------------------------
*/

#include "iomux_config.h"
#include "iomux_define.h"
#include "registers/regsiomuxc.h"

// Function to configure IOMUXC for uart2 module.
void uart2_iomux_config(void)
{
    // Config uart2.CTS to pad PATA_INTRQ(K5)
    // UART2_CTS and PATA_INTRQ
    // HW_IOMUXC_SW_MUX_CTL_PAD_PATA_INTRQ_WR(0x00000003);
    // HW_IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_PATA_INTRQ_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_PATA_INTRQ(0x53FA8280)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad PATA_INTRQ.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 6 iomux modes to be used for pad: PATA_INTRQ.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: INTRQ of instance: pata.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[2] of instance: gpio7.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CTS of instance: uart2.
    //                NOTE: - Config Register IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: TXCAN of instance: can1.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: CCM_OUT_2 of instance: ccm.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DATAOUT[6] of instance: usbphy2.
    HW_IOMUXC_SW_MUX_CTL_PAD_PATA_INTRQ_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_INTRQ_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_INTRQ_MUX_MODE(ALT3));
    // Pad PATA_INTRQ is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT(0x53FA887C)
    //   DAISY [1:0] Reset: SEL_EIM_D28_ALT2
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: uart2, In Pin: ipp_uart_rts_b
    //     SEL_EIM_D28_ALT2 (0) - Selecting Pad: EIM_D28 for Mode: ALT2.
    //     SEL_EIM_D29_ALT2 (1) - Selecting Pad: EIM_D29 for Mode: ALT2.
    //     SEL_PATA_INTRQ_ALT3 (2) - Selecting Pad: PATA_INTRQ for Mode: ALT3.
    //     SEL_PATA_DIOR_ALT3 (3) - Selecting Pad: PATA_DIOR for Mode: ALT3.
    HW_IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_WR(
            BF_IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_DAISY(SEL_EIM_D28_ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_PATA_INTRQ(0x53FA8600)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: PATA_INTRQ.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: PATA_INTRQ.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: PATA_INTRQ.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: PATA_INTRQ.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: PATA_INTRQ.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: PATA_INTRQ.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_PATA_INTRQ_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_INTRQ_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_INTRQ_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_INTRQ_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_INTRQ_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_INTRQ_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_INTRQ_DSE(DSE_120OHM));

    // Config uart2.RTS to pad PATA_DIOR(K3)
    // PATA_DIOR
    // HW_IOMUXC_SW_MUX_CTL_PAD_PATA_DIOR_WR(0x00000003);
    // HW_IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOR_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_PATA_DIOR(0x53FA8284)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad PATA_DIOR.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 5 iomux modes to be used for pad: PATA_DIOR.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DIOR of instance: pata.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[3] of instance: gpio7.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: RTS of instance: uart2.
    //                NOTE: - Config Register IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: RXCAN of instance: can1.
    //                NOTE: - Config Register IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT for mode ALT4.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DATAOUT[7] of instance: usbphy2.
    HW_IOMUXC_SW_MUX_CTL_PAD_PATA_DIOR_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_DIOR_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_DIOR_MUX_MODE(ALT3));
    // Pad PATA_DIOR is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT(0x53FA887C)
    //   DAISY [1:0] Reset: SEL_EIM_D28_ALT2
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: uart2, In Pin: ipp_uart_rts_b
    //     SEL_EIM_D28_ALT2 (0) - Selecting Pad: EIM_D28 for Mode: ALT2.
    //     SEL_EIM_D29_ALT2 (1) - Selecting Pad: EIM_D29 for Mode: ALT2.
    //     SEL_PATA_INTRQ_ALT3 (2) - Selecting Pad: PATA_INTRQ for Mode: ALT3.
    //     SEL_PATA_DIOR_ALT3 (3) - Selecting Pad: PATA_DIOR for Mode: ALT3.
    HW_IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_WR(
            BF_IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_DAISY(SEL_EIM_D28_ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_PATA_DIOR(0x53FA8604)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: PATA_DIOR.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: PATA_DIOR.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: PATA_DIOR.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: PATA_DIOR.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: PATA_DIOR.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: PATA_DIOR.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOR_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOR_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOR_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOR_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOR_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOR_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOR_DSE(DSE_120OHM));

    // Config uart2.RXD_MUX to pad PATA_BUFFER_EN(K4)
    // UART2_RXD and PATA_BUFFER_EN
    // HW_IOMUXC_SW_MUX_CTL_PAD_PATA_BUFFER_EN_WR(0x00000003);
    // HW_IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_PATA_BUFFER_EN_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_PATA_BUFFER_EN(0x53FA827C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad PATA_BUFFER_EN.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 5 iomux modes to be used for pad: PATA_BUFFER_EN.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: BUFFER_EN of instance: pata.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[1] of instance: gpio7.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: RXD_MUX of instance: uart2.
    //                NOTE: - Config Register IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT3.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: CCM_OUT_1 of instance: ccm.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DATAOUT[5] of instance: usbphy2.
    HW_IOMUXC_SW_MUX_CTL_PAD_PATA_BUFFER_EN_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_BUFFER_EN_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_BUFFER_EN_MUX_MODE(ALT3));
    // Pad PATA_BUFFER_EN is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT(0x53FA8880)
    //   DAISY [2:0] Reset: SEL_EIM_D26_ALT2
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: uart2, In Pin: ipp_uart_rxd_mux
    //     SEL_EIM_D26_ALT2 (0) - Selecting Pad: EIM_D26 for Mode: ALT2.
    //     SEL_EIM_D27_ALT2 (1) - Selecting Pad: EIM_D27 for Mode: ALT2.
    //     SEL_PATA_DMARQ_ALT3 (2) - Selecting Pad: PATA_DMARQ for Mode: ALT3.
    //     SEL_PATA_BUFFER_EN_ALT3 (3) - Selecting Pad: PATA_BUFFER_EN for Mode: ALT3.
    //     SEL_GPIO_7_ALT4 (4) - Selecting Pad: GPIO_7 for Mode: ALT4.
    //     SEL_GPIO_8_ALT4 (5) - Selecting Pad: GPIO_8 for Mode: ALT4.
    HW_IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_WR(
            BF_IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY(SEL_EIM_D26_ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_PATA_BUFFER_EN(0x53FA85FC)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: PATA_BUFFER_EN.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: PATA_BUFFER_EN.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: PATA_BUFFER_EN.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: PATA_BUFFER_EN.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: PATA_BUFFER_EN.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: PATA_BUFFER_EN.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_PATA_BUFFER_EN_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_BUFFER_EN_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_BUFFER_EN_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_BUFFER_EN_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_BUFFER_EN_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_BUFFER_EN_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_BUFFER_EN_DSE(DSE_120OHM));

    // Config uart2.TXD_MUX to pad PATA_DMARQ(J1)
    // UART2_TX and PATA_DMARQ
    // HW_IOMUXC_SW_MUX_CTL_PAD_PATA_DMARQ_WR(0x00000003);
    // HW_IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_PATA_DMARQ_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_PATA_DMARQ(0x53FA8278)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad PATA_DMARQ.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 5 iomux modes to be used for pad: PATA_DMARQ.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DMARQ of instance: pata.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[0] of instance: gpio7.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: TXD_MUX of instance: uart2.
    //                NOTE: - Config Register IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT3.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: CCM_OUT_0 of instance: ccm.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DATAOUT[4] of instance: usbphy2.
    HW_IOMUXC_SW_MUX_CTL_PAD_PATA_DMARQ_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_DMARQ_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_DMARQ_MUX_MODE(ALT3));
    // Pad PATA_DMARQ is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT(0x53FA8880)
    //   DAISY [2:0] Reset: SEL_EIM_D26_ALT2
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: uart2, In Pin: ipp_uart_rxd_mux
    //     SEL_EIM_D26_ALT2 (0) - Selecting Pad: EIM_D26 for Mode: ALT2.
    //     SEL_EIM_D27_ALT2 (1) - Selecting Pad: EIM_D27 for Mode: ALT2.
    //     SEL_PATA_DMARQ_ALT3 (2) - Selecting Pad: PATA_DMARQ for Mode: ALT3.
    //     SEL_PATA_BUFFER_EN_ALT3 (3) - Selecting Pad: PATA_BUFFER_EN for Mode: ALT3.
    //     SEL_GPIO_7_ALT4 (4) - Selecting Pad: GPIO_7 for Mode: ALT4.
    //     SEL_GPIO_8_ALT4 (5) - Selecting Pad: GPIO_8 for Mode: ALT4.
    HW_IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_WR(
            BF_IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY(SEL_EIM_D26_ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_PATA_DMARQ(0x53FA85F8)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: PATA_DMARQ.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: PATA_DMARQ.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: PATA_DMARQ.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: PATA_DMARQ.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: PATA_DMARQ.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: PATA_DMARQ.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_PATA_DMARQ_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMARQ_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMARQ_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMARQ_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMARQ_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMARQ_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMARQ_DSE(DSE_120OHM));
}
