@W: MT529 :"d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v":122:4:122:9|Found inferred clock pwm_rgbled|iclk which controls 192 sequential elements including pwm.rvcntnum_saw[23:3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
