
*** Running vivado
    with args -log MicroProcessor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MicroProcessor.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MicroProcessor.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 272.375 ; gain = 50.340
Command: synth_design -top MicroProcessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 382.250 ; gain = 96.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MicroProcessor' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:42]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/InstructionDecoder.vhd:34' bound to instance 'IntructionDecoder_0' of component 'InstructionDecoder' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:134]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/InstructionDecoder.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/InstructionDecoder.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (1#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/InstructionDecoder.vhd:42]
INFO: [Synth 8-3491] module 'ProgramROM' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/ProgramROM.vhd:34' bound to instance 'ProgramROM_0' of component 'ProgramROM' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ProgramROM' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/ProgramROM.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ProgramROM' (2#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/ProgramROM.vhd:39]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/ProgramCounter.vhd:34' bound to instance 'ProgramCounter_0' of component 'ProgramCounter' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:151]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/ProgramCounter.vhd:40]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk0' of component 'Slow_Clk' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/ProgramCounter.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (3#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/ProgramCounter.vhd:64]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (4#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/ProgramCounter.vhd:71]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/ProgramCounter.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (5#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/ProgramCounter.vhd:40]
INFO: [Synth 8-3491] module 'Adder3Bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Adder3Bit.vhd:34' bound to instance 'Adder3Bit_0' of component 'Adder3Bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Adder3Bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Adder3Bit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Adder3Bit' (6#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Adder3Bit.vhd:39]
INFO: [Synth 8-3491] module 'Mux_2way_3bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_2way_3bit.vhd:34' bound to instance 'Mux_2way_3bit_0' of component 'Mux_2way_3bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_3bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_2way_3bit.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_2way_3bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_3bit' (7#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_2way_3bit.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2way_4bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_2way_4bit.vhd:34' bound to instance 'Mux_2way_4bit_0' of component 'Mux_2way_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_2way_4bit.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_2way_4bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_4bit' (8#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_2way_4bit.vhd:40]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:34' bound to instance 'RegisterBank_0' of component 'RegisterBank' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:179]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:42]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:68]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Decoder_3_to_8.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (10#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'D_FF_4bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF_4bit.vhd:34' bound to instance 'R_1' of component 'D_FF_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:81]
INFO: [Synth 8-638] synthesizing module 'D_FF_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'D_FF_4bit' (11#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF_4bit.vhd:41]
INFO: [Synth 8-3491] module 'D_FF_4bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF_4bit.vhd:34' bound to instance 'R_2' of component 'D_FF_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:89]
INFO: [Synth 8-3491] module 'D_FF_4bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF_4bit.vhd:34' bound to instance 'R_3' of component 'D_FF_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:97]
INFO: [Synth 8-3491] module 'D_FF_4bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF_4bit.vhd:34' bound to instance 'R_4' of component 'D_FF_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:105]
INFO: [Synth 8-3491] module 'D_FF_4bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF_4bit.vhd:34' bound to instance 'R_5' of component 'D_FF_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:113]
INFO: [Synth 8-3491] module 'D_FF_4bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF_4bit.vhd:34' bound to instance 'R_6' of component 'D_FF_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:121]
INFO: [Synth 8-3491] module 'D_FF_4bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF_4bit.vhd:34' bound to instance 'R_7' of component 'D_FF_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (12#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/RegisterBank.vhd:42]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit_0' of component 'Mux_8way_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Mux_8way_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_8way_4bit.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_8way_4bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mux_8way_4bit' (13#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_8way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit_1' of component 'Mux_8way_4bit' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:208]
INFO: [Synth 8-3491] module 'AdderSubtracter' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/AdderSubtracter.vhd:34' bound to instance 'AdderSubtracter_0' of component 'AdderSubtracter' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:222]
INFO: [Synth 8-638] synthesizing module 'AdderSubtracter' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/AdderSubtracter.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/AdderSubtracter.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/AdderSubtracter.vhd:64]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (14#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/FA.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FA' (15#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/AdderSubtracter.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/AdderSubtracter.vhd:80]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/AdderSubtracter.vhd:88]
WARNING: [Synth 8-614] signal 'N' is read in the process but is not in the sensitivity list [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/AdderSubtracter.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'AdderSubtracter' (16#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/AdderSubtracter.vhd:41]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Display.vhd:34' bound to instance 'Display_0' of component 'Display' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:233]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Display.vhd:39]
INFO: [Synth 8-3491] module 'LUT' declared at 'C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/LUT.vhd:34' bound to instance 'LUT_1_0' of component 'LUT' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Display.vhd:48]
INFO: [Synth 8-638] synthesizing module 'LUT' [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/LUT.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT' (17#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/LUT.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Display' (18#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/Display.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MicroProcessor' (19#1) [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/MicroProcessor.vhd:42]
WARNING: [Synth 8-3331] design AdderSubtracter has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 437.562 ; gain = 152.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 437.562 ; gain = 152.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 437.562 ; gain = 152.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/constrs_1/new/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/constrs_1/new/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MicroProcessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MicroProcessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 763.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:01:01 . Memory (MB): peak = 763.941 ; gain = 478.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:01:01 . Memory (MB): peak = 763.941 ; gain = 478.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 763.941 ; gain = 478.559
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "JumpCheck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:01:03 . Memory (MB): peak = 763.941 ; gain = 478.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MicroProcessor 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module InstructionDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module ProgramROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Adder3Bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Mux_2way_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Mux_2way_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module D_FF_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Mux_8way_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module AdderSubtracter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module LUT 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "JumpCheck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ProgramCounter_0/D_FF0/Qbar_reg was removed.  [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element ProgramCounter_0/D_FF1/Qbar_reg was removed.  [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element ProgramCounter_0/D_FF2/Qbar_reg was removed.  [C:/Users/DELL/vivado labs/lab 10/lab 10.srcs/sources_1/new/D_FF.vhd:49]
INFO: [Synth 8-5545] ROM "ProgramCounter_0/Slow_Clk0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ProgramCounter_0/Slow_Clk0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RegisterBank_0/Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RegisterBank_0/Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:10 . Memory (MB): peak = 763.941 ; gain = 478.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:34 . Memory (MB): peak = 763.941 ; gain = 478.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:35 . Memory (MB): peak = 781.797 ; gain = 496.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_4/Q_reg[2]' (FDRE) to 'RegisterBank_0/R_5/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_5/Q_reg[2]' (FDRE) to 'RegisterBank_0/R_3/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_6/Q_reg[2]' (FDRE) to 'RegisterBank_0/R_3/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank_0/R_3/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_4/Q_reg[0]' (FDRE) to 'RegisterBank_0/R_5/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_5/Q_reg[0]' (FDRE) to 'RegisterBank_0/R_3/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_6/Q_reg[0]' (FDRE) to 'RegisterBank_0/R_3/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank_0/R_3/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_4/Q_reg[1]' (FDRE) to 'RegisterBank_0/R_5/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_5/Q_reg[1]' (FDRE) to 'RegisterBank_0/R_3/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_6/Q_reg[1]' (FDRE) to 'RegisterBank_0/R_3/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank_0/R_3/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_4/Q_reg[3]' (FDRE) to 'RegisterBank_0/R_5/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_5/Q_reg[3]' (FDRE) to 'RegisterBank_0/R_3/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'RegisterBank_0/R_6/Q_reg[3]' (FDRE) to 'RegisterBank_0/R_3/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegisterBank_0/R_3/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/R_3/Q_reg[2]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/R_3/Q_reg[0]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/R_3/Q_reg[1]) is unused and will be removed from module MicroProcessor.
WARNING: [Synth 8-3332] Sequential element (RegisterBank_0/R_3/Q_reg[3]) is unused and will be removed from module MicroProcessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:35 . Memory (MB): peak = 782.609 ; gain = 497.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:38 . Memory (MB): peak = 782.609 ; gain = 497.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:39 . Memory (MB): peak = 782.609 ; gain = 497.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:39 . Memory (MB): peak = 782.609 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:39 . Memory (MB): peak = 782.609 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:39 . Memory (MB): peak = 782.609 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:39 . Memory (MB): peak = 782.609 ; gain = 497.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |     3|
|6     |LUT4   |    29|
|7     |LUT5   |    19|
|8     |LUT6   |     7|
|9     |MUXF7  |     4|
|10    |FDRE   |    99|
|11    |IBUF   |     2|
|12    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------------+------+
|      |Instance           |Module          |Cells |
+------+-------------------+----------------+------+
|1     |top                |                |   202|
|2     |  Mux_2way_3bit_0  |Mux_2way_3bit   |     6|
|3     |  Mux_2way_4bit_0  |Mux_2way_4bit   |     4|
|4     |  Mux_8way_4bit_0  |Mux_8way_4bit   |     5|
|5     |  Mux_8way_4bit_1  |Mux_8way_4bit_0 |    11|
|6     |  ProgramCounter_0 |ProgramCounter  |    86|
|7     |    D_FF0          |D_FF            |    25|
|8     |    D_FF1          |D_FF_3          |     1|
|9     |    D_FF2          |D_FF_4          |     6|
|10    |    Slow_Clk0      |Slow_Clk_5      |    54|
|11    |  RegisterBank_0   |RegisterBank    |    73|
|12    |    R_1            |D_FF_4bit       |     4|
|13    |    R_2            |D_FF_4bit_1     |     4|
|14    |    R_7            |D_FF_4bit_2     |    11|
|15    |    Slow_Clk_0     |Slow_Clk        |    54|
+------+-------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:39 . Memory (MB): peak = 782.609 ; gain = 497.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 782.609 ; gain = 170.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:39 . Memory (MB): peak = 782.609 ; gain = 497.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:51 . Memory (MB): peak = 782.609 ; gain = 509.973
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/vivado labs/lab 10/lab 10.runs/synth_1/MicroProcessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MicroProcessor_utilization_synth.rpt -pb MicroProcessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 782.609 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 782.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 08:28:11 2023...
