Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 78bae211ef3b48978bcf75412a63c28e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot toplevel_tb_behav xil_defaultlib.toplevel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.contador8 [contador8_default]
Compiling architecture behavioral of entity xil_defaultlib.cmp [cmp_default]
Compiling architecture behavioral of entity xil_defaultlib.operacional [operacional_default]
Compiling architecture behavioral of entity xil_defaultlib.toplevel [toplevel_default]
Compiling architecture behavior of entity xil_defaultlib.toplevel_tb
Built simulation snapshot toplevel_tb_behav
