

================================================================
== Vivado HLS Report for 'mnist_lstm_Loop_1_pr'
================================================================
* Date:           Fri Mar 28 13:00:10 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.075|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  241|  241|  241|  241|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  239|  239|        17|          1|          1|   224|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     36|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     761|    994|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        0|      -|     198|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     959|   1169|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |LSTM_Top_fdiv_32nbkb_U1  |LSTM_Top_fdiv_32nbkb  |        0|      0|  761|  994|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  761|  994|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_106_p2                       |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_i_i_fu_100_p2           |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  36|          22|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16         |   9|          2|    1|          2|
    |ap_phi_mux_i_0_i_i_phi_fu_87_p4  |   9|          2|    8|         16|
    |i_0_i_i_reg_83                   |   9|          2|    8|         16|
    |in_r_TDATA_blk_n                 |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  75|         16|   21|         44|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |exitcond1_i_i_reg_126     |   1|   0|    1|          0|
    |i_0_i_i_reg_83            |   8|   0|    8|          0|
    |i_reg_130                 |   8|   0|    8|          0|
    |tmp_2_i_reg_140           |  32|   0|   32|          0|
    |exitcond1_i_i_reg_126     |  64|  32|    1|          0|
    |i_0_i_i_reg_83            |  64|  32|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 198|  64|   79|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_1_pr | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_1_pr | return value |
|ap_start          |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_1_pr | return value |
|ap_done           | out |    1| ap_ctrl_hs | mnist_lstm_Loop_1_pr | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | mnist_lstm_Loop_1_pr | return value |
|ap_idle           | out |    1| ap_ctrl_hs | mnist_lstm_Loop_1_pr | return value |
|ap_ready          | out |    1| ap_ctrl_hs | mnist_lstm_Loop_1_pr | return value |
|in_r_TDATA        |  in |   32|    axis    |       in_data_V      |    pointer   |
|in_r_TREADY       | out |    1|    axis    |       in_data_V      |    pointer   |
|in_r_TVALID       |  in |    1|    axis    |       in_dest_V      |    pointer   |
|in_r_TDEST        |  in |    1|    axis    |       in_dest_V      |    pointer   |
|in_r_TSTRB        |  in |    4|    axis    |       in_strb_V      |    pointer   |
|in_r_TKEEP        |  in |    4|    axis    |       in_keep_V      |    pointer   |
|in_r_TUSER        |  in |    1|    axis    |       in_user_V      |    pointer   |
|in_r_TLAST        |  in |    1|    axis    |       in_last_V      |    pointer   |
|in_r_TID          |  in |    1|    axis    |        in_id_V       |    pointer   |
|img_dat_address0  | out |    8|  ap_memory |        img_dat       |     array    |
|img_dat_ce0       | out |    1|  ap_memory |        img_dat       |     array    |
|img_dat_we0       | out |    1|  ap_memory |        img_dat       |     array    |
|img_dat_d0        | out |   32|  ap_memory |        img_dat       |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	19  / (exitcond1_i_i)
	3  / (!exitcond1_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	2  / true
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_dest_V, i1* %in_id_V, i1* %in_last_V, i1* %in_user_V, i4* %in_strb_V, i4* %in_keep_V, i32* %in_data_V, [5 x i8]* @p_str213, i32 0, i32 0, [5 x i8]* @p_str314, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i8 [ 0, %newFuncRoot ], [ %i, %1 ]"   --->   Operation 22 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.55ns)   --->   "%exitcond1_i_i = icmp eq i8 %i_0_i_i, -32" [lstm_hls/rnn_top.cpp:12]   --->   Operation 23 'icmp' 'exitcond1_i_i' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 224, i64 224, i64 224)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%i = add i8 %i_0_i_i, 1" [lstm_hls/rnn_top.cpp:12]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i_i, label %"mnist_lstm<float, 1, 1, 1>_.exit.exitStub", label %1" [lstm_hls/rnn_top.cpp:12]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_39 = call { i1, i1, i1, i1, i4, i4, i32 } @_ssdm_op_Read.axis.volatile.i1P.i1P.i1P.i1P.i4P.i4P.i32P(i1* %in_dest_V, i1* %in_id_V, i1* %in_last_V, i1* %in_user_V, i4* %in_strb_V, i4* %in_keep_V, i32* %in_data_V)"   --->   Operation 27 'read' 'empty_39' <Predicate = (!exitcond1_i_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in_data_V_tmp = extractvalue { i1, i1, i1, i1, i4, i4, i32 } %empty_39, 6"   --->   Operation 28 'extractvalue' 'in_data_V_tmp' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %in_data_V_tmp to float" [lstm_hls/utils.h:25->lstm_hls/rnn_top.cpp:15]   --->   Operation 29 'bitcast' 'ret' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_2 : Operation 30 [16/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 30 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 31 [15/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 31 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 32 [14/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 32 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 33 [13/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 33 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 34 [12/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 34 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 35 [11/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 35 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 36 [10/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 36 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 37 [9/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 37 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 38 [8/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 38 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 39 [7/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 39 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 40 [6/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 40 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 41 [5/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 41 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 42 [4/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 42 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 43 [3/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 43 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 44 [2/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 44 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 45 [1/16] (6.07ns)   --->   "%tmp_2_i = fdiv float %ret, 2.550000e+02" [lstm_hls/rnn_top.cpp:16]   --->   Operation 45 'fdiv' 'tmp_2_i' <Predicate = (!exitcond1_i_i)> <Delay = 6.07> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str417)" [lstm_hls/rnn_top.cpp:13]   --->   Operation 46 'specregionbegin' 'tmp' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_18 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [lstm_hls/rnn_top.cpp:14]   --->   Operation 47 'specpipeline' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i = zext i8 %i_0_i_i to i64" [lstm_hls/rnn_top.cpp:15]   --->   Operation 48 'zext' 'tmp_i' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_18 : Operation 49 [1/1] (0.00ns)   --->   "%img_dat_addr = getelementptr inbounds [224 x float]* %img_dat, i64 0, i64 %tmp_i" [lstm_hls/rnn_top.cpp:16]   --->   Operation 49 'getelementptr' 'img_dat_addr' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_18 : Operation 50 [1/1] (3.25ns)   --->   "store float %tmp_2_i, float* %img_dat_addr, align 4" [lstm_hls/rnn_top.cpp:16]   --->   Operation 50 'store' <Predicate = (!exitcond1_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str417, i32 %tmp)" [lstm_hls/rnn_top.cpp:17]   --->   Operation 51 'specregionend' 'empty_40' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [lstm_hls/rnn_top.cpp:12]   --->   Operation 52 'br' <Predicate = (!exitcond1_i_i)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 53 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ img_dat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_20   (specinterface    ) [ 00000000000000000000]
StgValue_21   (br               ) [ 01111111111111111110]
i_0_i_i       (phi              ) [ 00111111111111111110]
exitcond1_i_i (icmp             ) [ 00111111111111111110]
empty         (speclooptripcount) [ 00000000000000000000]
i             (add              ) [ 01111111111111111110]
StgValue_26   (br               ) [ 00000000000000000000]
empty_39      (read             ) [ 00000000000000000000]
in_data_V_tmp (extractvalue     ) [ 00000000000000000000]
ret           (bitcast          ) [ 00111111111111111100]
tmp_2_i       (fdiv             ) [ 00100000000000000010]
tmp           (specregionbegin  ) [ 00000000000000000000]
StgValue_47   (specpipeline     ) [ 00000000000000000000]
tmp_i         (zext             ) [ 00000000000000000000]
img_dat_addr  (getelementptr    ) [ 00000000000000000000]
StgValue_50   (store            ) [ 00000000000000000000]
empty_40      (specregionend    ) [ 00000000000000000000]
StgValue_52   (br               ) [ 01111111111111111110]
StgValue_53   (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_strb_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_strb_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_dat">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_dat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1P.i1P.i1P.i1P.i4P.i4P.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str417"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="empty_39_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="44" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="0" index="3" bw="1" slack="0"/>
<pin id="57" dir="0" index="4" bw="1" slack="0"/>
<pin id="58" dir="0" index="5" bw="4" slack="0"/>
<pin id="59" dir="0" index="6" bw="4" slack="0"/>
<pin id="60" dir="0" index="7" bw="32" slack="0"/>
<pin id="61" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_39/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="img_dat_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_dat_addr/18 "/>
</bind>
</comp>

<comp id="77" class="1004" name="StgValue_50_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="1"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/18 "/>
</bind>
</comp>

<comp id="83" class="1005" name="i_0_i_i_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="1"/>
<pin id="85" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_0_i_i_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="exitcond1_i_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i_i/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="in_data_V_tmp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="44" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_V_tmp/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="ret_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_i_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="16"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/18 "/>
</bind>
</comp>

<comp id="126" class="1005" name="exitcond1_i_i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i_i "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="135" class="1005" name="ret_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="140" class="1005" name="tmp_2_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="52" pin=5"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="52" pin=6"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="52" pin=7"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="87" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="87" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="87" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="52" pin="8"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="124"><net_src comp="83" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="129"><net_src comp="100" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="106" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="138"><net_src comp="116" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="143"><net_src comp="95" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="77" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_data_V | {}
	Port: in_strb_V | {}
	Port: in_keep_V | {}
	Port: in_user_V | {}
	Port: in_last_V | {}
	Port: in_id_V | {}
	Port: in_dest_V | {}
	Port: img_dat | {18 }
 - Input state : 
	Port: mnist_lstm_Loop_1_pr : in_data_V | {2 }
	Port: mnist_lstm_Loop_1_pr : in_strb_V | {2 }
	Port: mnist_lstm_Loop_1_pr : in_keep_V | {2 }
	Port: mnist_lstm_Loop_1_pr : in_user_V | {2 }
	Port: mnist_lstm_Loop_1_pr : in_last_V | {2 }
	Port: mnist_lstm_Loop_1_pr : in_id_V | {2 }
	Port: mnist_lstm_Loop_1_pr : in_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		exitcond1_i_i : 1
		i : 1
		StgValue_26 : 2
		ret : 1
		tmp_2_i : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		img_dat_addr : 1
		StgValue_50 : 2
		empty_40 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fdiv   |       grp_fu_95      |    0    |   761   |   994   |
|----------|----------------------|---------|---------|---------|
|    add   |       i_fu_106       |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   icmp   | exitcond1_i_i_fu_100 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   read   |  empty_39_read_fu_52 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|extractvalue| in_data_V_tmp_fu_112 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |     tmp_i_fu_121     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   761   |   1020  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|exitcond1_i_i_reg_126|    1   |
|    i_0_i_i_reg_83   |    8   |
|      i_reg_130      |    8   |
|     ret_reg_135     |   32   |
|   tmp_2_i_reg_140   |   32   |
+---------------------+--------+
|        Total        |   81   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| i_0_i_i_reg_83 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_95   |  p0  |   2  |  32  |   64   ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   80   ||  3.538  ||    18   |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   761  |  1020  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   81   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   842  |  1038  |
+-----------+--------+--------+--------+--------+
