{"files":[{"patch":"@@ -1100,1 +1100,1 @@\n-    __ mv(t1, unsatisfied);\n+    __ mv(t, unsatisfied);\n@@ -1102,2 +1102,1 @@\n-      __ mv(t, t1);\n-      __ MacroAssembler::load_long_misaligned(t1, Address(t,0), t0, 2); \/\/ 2 bytes aligned, but not 4 or 8\n+      __ MacroAssembler::load_long_misaligned(t1, Address(t, 0), t0, 2); \/\/ 2 bytes aligned, but not 4 or 8\n@@ -1105,1 +1104,1 @@\n-      __ ld(t1, Address(t1, 0));\n+      __ ld(t1, Address(t, 0));\n","filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp","additions":3,"deletions":4,"binary":false,"changes":7,"status":"modified"}]}