{"Source Block": ["oh/src/spi/hdl/spi_slave_io.v@47:57@HdlIdDef", "   wire \t    tx_shift;\n   wire \t    tx_wait;\n   wire \t    ss_sync;\n   wire \t    ss_pulse;\n   wire \t    spi_fetch;\n   wire \t    byte_done;\n   \n   \n   //#################################\n   //# STATE MACHINE\n   //################################# \n"], "Clone Blocks": [["oh/src/spi/hdl/spi_slave_io.v@46:56", "   wire \t    tx_load;\n   wire \t    tx_shift;\n   wire \t    tx_wait;\n   wire \t    ss_sync;\n   wire \t    ss_pulse;\n   wire \t    spi_fetch;\n   wire \t    byte_done;\n   \n   \n   //#################################\n   //# STATE MACHINE\n"], ["oh/src/spi/hdl/spi_slave_io.v@45:55", "   wire \t    rx_shift;\n   wire \t    tx_load;\n   wire \t    tx_shift;\n   wire \t    tx_wait;\n   wire \t    ss_sync;\n   wire \t    ss_pulse;\n   wire \t    spi_fetch;\n   wire \t    byte_done;\n   \n   \n   //#################################\n"]], "Diff Content": {"Delete": [], "Add": [[52, "   wire \t    shift;\n"], [52, "   wire \t    rx_clk;\n"], [52, "   wire \t    tx_clk;\n"], [52, "   wire \t    next_byte;\n"], [52, "   assign shift    = ~ss & spi_en;   \n"], [52, "   assign rx_clk   = sclk;\n"], [52, "   assign tx_clk   = ~sclk;\n"], [52, "   assign tx_load  = next_byte;\n"]]}}