Model {
  Name			  "sampleModel995"
  System {
    Name		    "sampleModel995"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "49"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Signum
      Name		      "cfblk1"
      SID		      "1"
      Position		      [30, 30, 90, 90]
      ZOrder		      1
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk10"
      SID		      "49"
      Ports		      [1, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [0, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      PulseType		      "Time based"
      Amplitude		      "[-302140355.075215]"
      Period		      "[99397173.129322]"
      PulseWidth	      "5"
      PhaseDelay	      "[7.000000]"
    }
    Block {
      BlockType		      DigitalClock
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      3
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk4"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "5"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "14"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "7"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
	  SourceType		  "Transfer Fcn Real Zero"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ZeroZ			  0.75
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk4"
	  SID			  "8"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "9"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
	  SourceType		  "Transfer Fcn Real Zero"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ZeroZ			  0.75
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Assignment
	  Name			  "cfblk6"
	  SID			  "10"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  DiagnosticForDimensions "Warning"
	  IndexOptions		  "Index vector (dialog)"
	  Indices		  "1"
	  OutputSizes		  "1"
	}
	Block {
	  BlockType		  Squeeze
	  Name			  "cfblk7"
	  SID			  "11"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk8"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  IconShape		  "rectangular"
	  Inputs		  "-+"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk9"
	  SID			  "13"
	  Ports			  [1, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "6"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 475, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    4
	    Points		    [85, 0; 0, 45; 635, 0]
	    DstBlock		    "cfblk8"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    10
	    Points		    [75, 0; 0, 35; 325, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    11
	    Points		    [75, 0; 0, -35; 485, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  2
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 55; -1040, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 805, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -720, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk5"
      SID		      "15"
      Ports		      [3, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk5"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "16"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "23"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "24"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "18"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Trigonometry
	  Name			  "cfblk4"
	  SID			  "19"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	}
	Block {
	  BlockType		  Bias
	  Name			  "cfblk5"
	  SID			  "20"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Bias			  "[-282769342.758174]"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sqrt
	  Name			  "cfblk6"
	  SID			  "21"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Operator		  "rSqrt"
	  AlgorithmType		  "Newton-Raphson"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk7"
	  SID			  "22"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Value			  "[-337943902.418979]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "17"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 475, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -45; -720, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -720, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      If
      Name		      "cfblk6"
      SID		      "25"
      Ports		      [1, 2]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      IfExpression	      "u1 >= 0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk7"
      SID		      "26"
      Ports		      [2, 1, 0, 0, 0, 0, 0, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk7"
	Location		[342, 471, 840, 771]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "27"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk7"
	  SID			  "34"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "2"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "28"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionPortLabel	  "if { }"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "30"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  UnaryMinus
	  Name			  "cfblk4"
	  SID			  "31"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk5"
	  SID			  "32"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  IconShape		  "rectangular"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk6"
	  SID			  "33"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Value			  "[487631062.367597]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk8"
	  SID			  "35"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "29"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 155, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 35; -400, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [90, 0; 0, -35; 310, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -45; -880, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "36"
      Ports		      [2, 1, 0, 0, 0, 0, 0, 1]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[342, 471, 840, 771]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "37"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "47"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "2"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "38"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionPortLabel	  "else { }"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "cfblk3"
	  SID			  "40"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InitialConditionSetting "Auto"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "41"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller"
	  SourceType		  "PID 1dof"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  -1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "42"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
	  SourceType		  "Lead or Lag Compensator"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ZeroZ			  0.75
	  ICPrevOutput		  0.0
	  ICPrevInput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk6"
	  SID			  "43"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  IconShape		  "rectangular"
	  Inputs		  "+"
	}
	Block {
	  BlockType		  Math
	  Name			  "cfblk7"
	  SID			  "44"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Operator		  "rem"
	  SignedPower		  on
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk8"
	  SID			  "45"
	  Ports			  [2, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Inputs		  "**"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk9"
	  SID			  "46"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Value			  "[-782832909.669874]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "39"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    3
	    Points		    [85, 0; 0, -35; 155, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    11
	    Points		    [75, 0; 0, 35; 325, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, -45; 635, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  2
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 35; -560, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -55; -1040, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 165, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk9"
      SID		      "48"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [90, 0]
      Branch {
	ZOrder			29
	Points			[0, 35; 310, 0]
	Branch {
	  ZOrder		  11
	  Points		  [480, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  2
	}
	Branch {
	  ZOrder		  12
	  DstBlock		  "cfblk5"
	  DstPort		  3
	}
      }
      Branch {
	ZOrder			1
	Points			[0, -35; 630, 0]
	DstBlock		"cfblk7"
	DstPort			1
      }
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, 35; -560, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [85, 0; 0, -35; 150, 0; 0, 35]
      DstBlock		      "cfblk5"
      DstPort		      2
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [90, 0; 0, 35; 310, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      18
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [75, 0]
      Branch {
	ZOrder			17
	Points			[0, -35; 165, 0]
	DstBlock		"cfblk6"
	DstPort			1
      }
      Branch {
	ZOrder			19
	Points			[0, 35; 805, 0]
	DstBlock		"cfblk10"
	DstPort			1
      }
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [40, 0; 0, -15]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      13
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [75, 0; 0, -30]
      DstBlock		      "cfblk7"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      14
      SrcBlock		      "cfblk6"
      SrcPort		      2
      Points		      [75, 0; 0, -65; 210, 0]
      DstBlock		      "cfblk8"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      15
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [75, 0; 0, 35; 485, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      16
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, 35; -400, 0]
      DstBlock		      "cfblk7"
      DstPort		      2
    }
    Line {
      ZOrder		      20
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, 45; -1520, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
