10:51:57
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 10:54:05 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\test2_2.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":60:0:60:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 10:54:05 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 10:54:05 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 10:54:05 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 10:54:06 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 10:54:06 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           266.1 MHz      3.758         inferred     Autoconstr_clkgroup_0     31   
top|level2_inferred_clock         396.2 MHz      2.524         inferred     Autoconstr_clkgroup_3     8    
top|level_inferred_clock          396.2 MHz      2.524         inferred     Autoconstr_clkgroup_2     8    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 31 sequential elements including how[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":145:0:145:5|Found inferred clock top|level_inferred_clock which controls 8 sequential elements including up[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":150:0:150:5|Found inferred clock top|level2_inferred_clock which controls 8 sequential elements including down[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 10:54:07 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 10:54:07 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":150:0:150:5|Found counter in view:work.top(verilog) instance down[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":145:0:145:5|Found counter in view:work.top(verilog) instance up[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift_ret[1] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift_ret[2] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  56 /        53
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Replicating instance how[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               32         BIT[0]         
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                22         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.03ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 10:54:07 2021
#


Top view:               top
Requested Frequency:    198.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.878

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            198.9 MHz     169.1 MHz     5.027         5.915         -0.887     inferred     Autoconstr_clkgroup_0
System             245.8 MHz     208.9 MHz     4.069         4.787         -0.718     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  4.069       -0.718  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  5.027       -1.878  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  5.027       -0.887  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival           
Instance        Reference     Type       Pin     Net             Time        Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[4]          top|CLK       SB_DFF     Q       how[4]          0.540       -0.887
how[5]          top|CLK       SB_DFF     Q       how[5]          0.540       -0.838
how[0]          top|CLK       SB_DFF     Q       how[0]          0.540       -0.817
how[6]          top|CLK       SB_DFF     Q       how[6]          0.540       -0.817
how[2]          top|CLK       SB_DFF     Q       how[2]          0.540       -0.768
how[7]          top|CLK       SB_DFF     Q       how[7]          0.540       -0.754
how[3]          top|CLK       SB_DFF     Q       how[3]          0.540       -0.747
delay[0]        top|CLK       SB_DFF     Q       delay[0]        0.540       -0.741
how_fast[1]     top|CLK       SB_DFF     Q       how_fast[1]     0.540       -0.684
delay[1]        top|CLK       SB_DFF     Q       delay[1]        0.540       -0.600
===================================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference     Type        Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
BIT[0]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[1]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[2]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[3]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[4]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[5]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[6]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[7]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
delay[14]     top|CLK       SB_DFF      D       delay_s[14]     4.922        -0.741
delay[13]     top|CLK       SB_DFF      D       delay_s[13]     4.922        -0.600
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[0]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[7] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[7]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[6] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[6]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[5] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[5]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[4] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[4]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
down[0]      System        SB_DFFE     Q       down[0]     0.540       -1.878
down[1]      System        SB_DFFE     Q       down[1]     0.540       -1.738
down[2]      System        SB_DFFE     Q       down[2]     0.540       -1.597
down[3]      System        SB_DFFE     Q       down[3]     0.540       -1.457
down[4]      System        SB_DFFE     Q       down[4]     0.540       -1.317
down[5]      System        SB_DFFE     Q       down[5]     0.540       -1.177
down[6]      System        SB_DFFE     Q       down[6]     0.540       -1.037
up[0]        System        SB_DFFE     Q       how_1       0.540       -0.718
up[1]        System        SB_DFFE     Q       up[1]       0.540       -0.578
up[2]        System        SB_DFFE     Q       up[2]       0.540       -0.438
=============================================================================


Ending Points with Worst Slack
******************************

                Starting                                        Required           
Instance        Reference     Type        Pin     Net           Time         Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[7]          System        SB_DFF      D       how_1[7]      4.922        -1.878
how[6]          System        SB_DFF      D       how_1[6]      4.922        -1.738
how[5]          System        SB_DFF      D       how_1[5]      4.922        -1.597
how[4]          System        SB_DFF      D       how_1[4]      4.922        -1.457
how[3]          System        SB_DFF      D       how_1[3]      4.922        -1.317
how[2]          System        SB_DFF      D       how_1[2]      4.922        -1.177
how[1]          System        SB_DFF      D       how_1[1]      4.922        -1.037
how_fast[1]     System        SB_DFF      D       how_1[1]      4.922        -1.037
down[7]         System        SB_DFFE     D       down_s[7]     3.963        -0.718
up[7]           System        SB_DFFE     D       up_s[7]       3.963        -0.718
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.878

    Number of logic level(s):                9
    Starting point:                          down[0] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.014     -           2         
how_1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
how_1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
how_1_cry_6           Net          -        -       0.386     -           1         
how_RNO[7]            SB_LUT4      I3       In      -         4.978       -         
how_RNO[7]            SB_LUT4      O        Out     0.316     5.293       -         
how_1[7]              Net          -        -       1.507     -           1         
how[7]                SB_DFF       D        In      -         6.800       -         
====================================================================================
Total path delay (propagation time + setup) of 6.905 is 2.424(35.1%) logic and 4.481(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.738

    Number of logic level(s):                8
    Starting point:                          down[1] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFE      Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           3         
down_sbtinv[1]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[1]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[1]          Net          -        -       0.905     -           2         
how_1_cry_1_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_1_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_1        Net          -        -       0.014     -           2         
how_1_cry_2_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.325       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.837       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.153       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.660       -         
=================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.738

    Number of logic level(s):                8
    Starting point:                          down[0] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.386     -           2         
how_RNO[6]            SB_LUT4      I3       In      -         4.837       -         
how_RNO[6]            SB_LUT4      O        Out     0.316     5.153       -         
how_1[6]              Net          -        -       1.507     -           1         
how[6]                SB_DFF       D        In      -         6.660       -         
====================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                7
    Starting point:                          down[2] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[2]            SB_DFFE      Q        Out     0.540     0.540       -         
down[2]            Net          -        -       1.599     -           3         
down_sbtinv[2]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[2]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[2]          Net          -        -       0.905     -           2         
how_1_cry_2_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.697       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.013       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.520       -         
=================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                7
    Starting point:                          down[0] / Q
    Ending point:                            how[5] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.386     -           2         
how_RNO[5]            SB_LUT4      I3       In      -         4.697       -         
how_RNO[5]            SB_LUT4      O        Out     0.316     5.013       -         
how_1[5]              Net          -        -       1.507     -           1         
how[5]                SB_DFF       D        In      -         6.520       -         
====================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        35 uses
SB_DFF          30 uses
SB_DFFE         24 uses
SB_GB           1 use
SB_LUT4         65 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   54 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 65 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 65 = 65 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 10:54:08 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
reg_project_Implmnt: newer file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	65
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	73
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	33
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	7
        LUT with CARRY   	:	2
    LogicCells                  :	80/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.1 (sec)

Final Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 198.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 153
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 153
used logic cells: 80
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 114 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 10:58:08 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":60:0:60:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 10:58:08 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 10:58:08 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 10:58:08 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 10:58:10 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 10:58:10 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           153.1 MHz      6.532         inferred     Autoconstr_clkgroup_0     31   
top|level2_inferred_clock         396.2 MHz      2.524         inferred     Autoconstr_clkgroup_3     8    
top|level_inferred_clock          396.2 MHz      2.524         inferred     Autoconstr_clkgroup_2     8    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 31 sequential elements including BIT[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":145:0:145:5|Found inferred clock top|level_inferred_clock which controls 8 sequential elements including up[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":150:0:150:5|Found inferred clock top|level2_inferred_clock which controls 8 sequential elements including down[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 10:58:10 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 10:58:10 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":150:0:150:5|Found counter in view:work.top(verilog) instance down[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":145:0:145:5|Found counter in view:work.top(verilog) instance up[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift_ret[1] (in view: ScratchLib.cell15(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift_ret[2] (in view: ScratchLib.cell15(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell21(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell21(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  56 /        53
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Replicating instance how[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               32         BIT[0]         
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                22         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 5.03ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 10:58:11 2021
#


Top view:               top
Requested Frequency:    198.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.878

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            198.9 MHz     169.1 MHz     5.027         5.915         -0.887     inferred     Autoconstr_clkgroup_0
System             245.8 MHz     208.9 MHz     4.069         4.787         -0.718     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  4.069       -0.718  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  5.027       -1.878  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  5.027       -0.887  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival           
Instance        Reference     Type       Pin     Net             Time        Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[4]          top|CLK       SB_DFF     Q       how[4]          0.540       -0.887
how[5]          top|CLK       SB_DFF     Q       how[5]          0.540       -0.838
how[0]          top|CLK       SB_DFF     Q       how[0]          0.540       -0.817
how[6]          top|CLK       SB_DFF     Q       how[6]          0.540       -0.817
how[2]          top|CLK       SB_DFF     Q       how[2]          0.540       -0.768
how[7]          top|CLK       SB_DFF     Q       how[7]          0.540       -0.754
how[3]          top|CLK       SB_DFF     Q       how[3]          0.540       -0.747
delay[0]        top|CLK       SB_DFF     Q       delay[0]        0.540       -0.741
how_fast[1]     top|CLK       SB_DFF     Q       how_fast[1]     0.540       -0.684
delay[1]        top|CLK       SB_DFF     Q       delay[1]        0.540       -0.600
===================================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference     Type        Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
BIT[0]        top|CLK       SB_DFFE     E       N_4             5.027        -0.887
BIT[1]        top|CLK       SB_DFFE     E       N_4             5.027        -0.887
BIT[2]        top|CLK       SB_DFFE     E       N_4             5.027        -0.887
BIT[3]        top|CLK       SB_DFFE     E       N_4             5.027        -0.887
BIT[4]        top|CLK       SB_DFFE     E       N_4             5.027        -0.887
BIT[5]        top|CLK       SB_DFFE     E       N_4             5.027        -0.887
BIT[6]        top|CLK       SB_DFFE     E       N_4             5.027        -0.887
BIT[7]        top|CLK       SB_DFFE     E       N_4             5.027        -0.887
delay[14]     top|CLK       SB_DFF      D       delay_s[14]     4.922        -0.741
delay[13]     top|CLK       SB_DFF      D       delay_s[13]     4.922        -0.600
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
how[4]                      SB_DFF      Q        Out     0.540     0.540       -         
how[4]                      Net         -        -       1.599     -           1         
how_RNIEPCV[4]              SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]              SB_LUT4     O        Out     0.449     2.588       -         
BIT_7_sqmuxa_i_0_tz_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]             SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]             SB_LUT4     O        Out     0.449     4.408       -         
N_4                         Net         -        -       1.507     -           8         
BIT[0]                      SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[7] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
how[4]                      SB_DFF      Q        Out     0.540     0.540       -         
how[4]                      Net         -        -       1.599     -           1         
how_RNIEPCV[4]              SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]              SB_LUT4     O        Out     0.449     2.588       -         
BIT_7_sqmuxa_i_0_tz_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]             SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]             SB_LUT4     O        Out     0.449     4.408       -         
N_4                         Net         -        -       1.507     -           8         
BIT[7]                      SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[6] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
how[4]                      SB_DFF      Q        Out     0.540     0.540       -         
how[4]                      Net         -        -       1.599     -           1         
how_RNIEPCV[4]              SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]              SB_LUT4     O        Out     0.449     2.588       -         
BIT_7_sqmuxa_i_0_tz_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]             SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]             SB_LUT4     O        Out     0.449     4.408       -         
N_4                         Net         -        -       1.507     -           8         
BIT[6]                      SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[5] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
how[4]                      SB_DFF      Q        Out     0.540     0.540       -         
how[4]                      Net         -        -       1.599     -           1         
how_RNIEPCV[4]              SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]              SB_LUT4     O        Out     0.449     2.588       -         
BIT_7_sqmuxa_i_0_tz_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]             SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]             SB_LUT4     O        Out     0.449     4.408       -         
N_4                         Net         -        -       1.507     -           8         
BIT[5]                      SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[4] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
how[4]                      SB_DFF      Q        Out     0.540     0.540       -         
how[4]                      Net         -        -       1.599     -           1         
how_RNIEPCV[4]              SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]              SB_LUT4     O        Out     0.449     2.588       -         
BIT_7_sqmuxa_i_0_tz_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]             SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]             SB_LUT4     O        Out     0.449     4.408       -         
N_4                         Net         -        -       1.507     -           8         
BIT[4]                      SB_DFFE     E        In      -         5.915       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
down[0]      System        SB_DFFE     Q       down[0]     0.540       -1.878
down[1]      System        SB_DFFE     Q       down[1]     0.540       -1.738
down[2]      System        SB_DFFE     Q       down[2]     0.540       -1.597
down[3]      System        SB_DFFE     Q       down[3]     0.540       -1.457
down[4]      System        SB_DFFE     Q       down[4]     0.540       -1.317
down[5]      System        SB_DFFE     Q       down[5]     0.540       -1.177
down[6]      System        SB_DFFE     Q       down[6]     0.540       -1.037
up[0]        System        SB_DFFE     Q       how_1       0.540       -0.718
up[1]        System        SB_DFFE     Q       up[1]       0.540       -0.578
up[2]        System        SB_DFFE     Q       up[2]       0.540       -0.438
=============================================================================


Ending Points with Worst Slack
******************************

                Starting                                        Required           
Instance        Reference     Type        Pin     Net           Time         Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[7]          System        SB_DFF      D       how_1[7]      4.922        -1.878
how[6]          System        SB_DFF      D       how_1[6]      4.922        -1.738
how[5]          System        SB_DFF      D       how_1[5]      4.922        -1.597
how[4]          System        SB_DFF      D       how_1[4]      4.922        -1.457
how[3]          System        SB_DFF      D       how_1[3]      4.922        -1.317
how[2]          System        SB_DFF      D       how_1[2]      4.922        -1.177
how[1]          System        SB_DFF      D       how_1[1]      4.922        -1.037
how_fast[1]     System        SB_DFF      D       how_1[1]      4.922        -1.037
down[7]         System        SB_DFFE     D       down_s[7]     3.963        -0.718
up[7]           System        SB_DFFE     D       up_s[7]       3.963        -0.718
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.878

    Number of logic level(s):                9
    Starting point:                          down[0] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.014     -           2         
how_1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
how_1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
how_1_cry_6           Net          -        -       0.386     -           1         
how_RNO[7]            SB_LUT4      I3       In      -         4.978       -         
how_RNO[7]            SB_LUT4      O        Out     0.316     5.293       -         
how_1[7]              Net          -        -       1.507     -           1         
how[7]                SB_DFF       D        In      -         6.800       -         
====================================================================================
Total path delay (propagation time + setup) of 6.905 is 2.424(35.1%) logic and 4.481(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.738

    Number of logic level(s):                8
    Starting point:                          down[1] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFE      Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           3         
down_sbtinv[1]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[1]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[1]          Net          -        -       0.905     -           2         
how_1_cry_1_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_1_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_1        Net          -        -       0.014     -           2         
how_1_cry_2_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.325       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.837       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.153       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.660       -         
=================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.738

    Number of logic level(s):                8
    Starting point:                          down[0] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.386     -           2         
how_RNO[6]            SB_LUT4      I3       In      -         4.837       -         
how_RNO[6]            SB_LUT4      O        Out     0.316     5.153       -         
how_1[6]              Net          -        -       1.507     -           1         
how[6]                SB_DFF       D        In      -         6.660       -         
====================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                7
    Starting point:                          down[2] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[2]            SB_DFFE      Q        Out     0.540     0.540       -         
down[2]            Net          -        -       1.599     -           3         
down_sbtinv[2]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[2]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[2]          Net          -        -       0.905     -           2         
how_1_cry_2_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.697       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.013       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.520       -         
=================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                7
    Starting point:                          down[0] / Q
    Ending point:                            how[5] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.386     -           2         
how_RNO[5]            SB_LUT4      I3       In      -         4.697       -         
how_RNO[5]            SB_LUT4      O        Out     0.316     5.013       -         
how_1[5]              Net          -        -       1.507     -           1         
how[5]                SB_DFF       D        In      -         6.520       -         
====================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        35 uses
SB_DFF          30 uses
SB_DFFE         24 uses
SB_GB           1 use
SB_LUT4         65 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   54 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 65 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 65 = 65 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 10:58:11 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	65
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	73
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	33
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	7
        LUT with CARRY   	:	2
    LogicCells                  :	80/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.9 (sec)

Final Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 198.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 153
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 153
used logic cells: 80
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 114 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:00:35 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":60:0:60:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_8_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Some of the address location in the memory "ARR_BIT" are not assigned.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":135:0:135:5|Pruning unused register shift[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":135:0:135:5|Pruning unused register shift2[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":78:0:78:5|Pruning unused register delay[14:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":78:0:78:5|Pruning unused register how[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":146:0:146:5|Pruning unused register up[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":151:0:151:5|Pruning unused register down[7:0]. Make sure that there are no unused intermediate registers.
@W: CL305 :"D:\projects\FPGA\Blinker\reg_project.v":78:0:78:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":14:8:14:10|Input CLK is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:16:15:19|Input BUT1 is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:16:16:19|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:00:35 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:00:35 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:00:35 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:00:36 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 11:00:37 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:00:37 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 11:00:37 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 11:00:37 2021
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 11
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:00:37 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT2, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:08:31 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":51:7:51:13|Assignment target ARR_BIT must be a net type
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":51:18:51:18|Expecting =
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:08:31 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:08:31 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:09:09 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":51:7:51:13|Assignment target ARR_BIT must be a net type
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":52:7:52:13|Assignment target ARR_BIT must be a net type
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":53:7:53:13|Assignment target ARR_BIT must be a net type
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":54:7:54:13|Assignment target ARR_BIT must be a net type
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":55:7:55:13|Assignment target ARR_BIT must be a net type
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":56:7:56:13|Assignment target ARR_BIT must be a net type
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":57:7:57:13|Assignment target ARR_BIT must be a net type
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":58:7:58:13|Assignment target ARR_BIT must be a net type
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":59:7:59:13|Assignment target ARR_BIT must be a net type
9 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:09:09 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:09:09 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:12:48 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":66:0:66:5|Pruning unused register ARR_BIT_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":66:0:66:5|Pruning unused register ARR_BIT_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":66:0:66:5|Pruning unused register ARR_BIT_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":66:0:66:5|Pruning unused register ARR_BIT_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":66:0:66:5|Pruning unused register ARR_BIT_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":66:0:66:5|Pruning unused register ARR_BIT_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":66:0:66:5|Pruning unused register ARR_BIT_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":66:0:66:5|Pruning unused register ARR_BIT_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":66:0:66:5|Pruning unused register ARR_BIT_8_[7:0]. Make sure that there are no unused intermediate registers.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:12:48 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:12:48 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:12:48 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:12:49 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 11:12:49 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           300.5 MHz      3.328         inferred     Autoconstr_clkgroup_0     31   
top|level2_inferred_clock         396.2 MHz      2.524         inferred     Autoconstr_clkgroup_3     8    
top|level_inferred_clock          396.2 MHz      2.524         inferred     Autoconstr_clkgroup_2     8    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":66:0:66:5|Found inferred clock top|CLK which controls 31 sequential elements including how[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":102:0:102:5|Found inferred clock top|level_inferred_clock which controls 8 sequential elements including up[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":107:0:107:5|Found inferred clock top|level2_inferred_clock which controls 8 sequential elements including down[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:12:50 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 11:12:50 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":107:0:107:5|Found counter in view:work.top(verilog) instance down[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":102:0:102:5|Found counter in view:work.top(verilog) instance up[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":66:0:66:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift_ret[1] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift_ret[2] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  56 /        53



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               31         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                22         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.12ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 11:12:50 2021
#


Top view:               top
Requested Frequency:    195.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.789

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            195.4 MHz     166.1 MHz     5.117         6.020         -0.903     inferred     Autoconstr_clkgroup_0
System             245.8 MHz     208.9 MHz     4.069         4.787         -0.718     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  4.069       -0.718  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  5.117       -1.789  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
how[1]       top|CLK       SB_DFF     Q       how[1]       0.540       -0.903
how[3]       top|CLK       SB_DFF     Q       how[3]       0.540       -0.854
how[6]       top|CLK       SB_DFF     Q       how[6]       0.540       -0.854
how[7]       top|CLK       SB_DFF     Q       how[7]       0.540       -0.833
how[4]       top|CLK       SB_DFF     Q       how[4]       0.540       -0.805
how[5]       top|CLK       SB_DFF     Q       how[5]       0.540       -0.784
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.651
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.511
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.371
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.231
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
BIT[0]        top|CLK       SB_DFF     D       BIT_1[1]        5.011        -0.903
BIT[1]        top|CLK       SB_DFF     D       BIT_1[2]        5.011        -0.903
BIT[2]        top|CLK       SB_DFF     D       BIT_1[3]        5.011        -0.903
BIT[3]        top|CLK       SB_DFF     D       BIT_1[4]        5.011        -0.903
BIT[4]        top|CLK       SB_DFF     D       BIT_1[5]        5.011        -0.903
BIT[5]        top|CLK       SB_DFF     D       BIT_1[6]        5.011        -0.903
BIT[6]        top|CLK       SB_DFF     D       BIT_1[7]        5.011        -0.903
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     5.011        -0.651
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     5.011        -0.511
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     5.011        -0.371
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[1]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[1]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[2]             Net         -        -       1.507     -           1         
BIT[1]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[6] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[6]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[6]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[7]             Net         -        -       1.507     -           1         
BIT[6]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[2]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[2]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[3]             Net         -        -       1.507     -           1         
BIT[2]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[5]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[5]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[6]             Net         -        -       1.507     -           1         
BIT[5]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.854

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[3]               SB_DFF      Q        Out     0.540     0.540       -         
how[3]               Net         -        -       1.599     -           2         
how_RNIEEHN[4]       SB_LUT4     I0       In      -         2.139       -         
how_RNIEEHN[4]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_1_2     Net         -        -       1.371     -           7         
BIT_RNO[0]           SB_LUT4     I1       In      -         3.959       -         
BIT_RNO[0]           SB_LUT4     O        Out     0.400     4.359       -         
BIT_1[1]             Net         -        -       1.507     -           1         
BIT[0]               SB_DFF      D        In      -         5.865       -         
==================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
down[0]      System        SB_DFFE     Q       down[0]     0.540       -1.789
down[1]      System        SB_DFFE     Q       down[1]     0.540       -1.648
down[2]      System        SB_DFFE     Q       down[2]     0.540       -1.508
down[3]      System        SB_DFFE     Q       down[3]     0.540       -1.368
down[4]      System        SB_DFFE     Q       down[4]     0.540       -1.228
down[5]      System        SB_DFFE     Q       down[5]     0.540       -1.088
down[6]      System        SB_DFFE     Q       down[6]     0.540       -0.947
up[0]        System        SB_DFFE     Q       how_1       0.540       -0.718
up[1]        System        SB_DFFE     Q       up[1]       0.540       -0.578
up[2]        System        SB_DFFE     Q       up[2]       0.540       -0.438
=============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference     Type        Pin     Net           Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
how[7]       System        SB_DFF      D       how_1[7]      5.011        -1.789
how[6]       System        SB_DFF      D       how_1[6]      5.011        -1.648
how[5]       System        SB_DFF      D       how_1[5]      5.011        -1.508
how[4]       System        SB_DFF      D       how_1[4]      5.011        -1.368
how[3]       System        SB_DFF      D       how_1[3]      5.011        -1.228
how[2]       System        SB_DFF      D       how_1[2]      5.011        -1.088
how[1]       System        SB_DFF      D       how_1[1]      5.011        -0.947
down[7]      System        SB_DFFE     D       down_s[7]     3.963        -0.718
up[7]        System        SB_DFFE     D       up_s[7]       3.963        -0.718
down[6]      System        SB_DFFE     D       down_s[6]     3.963        -0.578
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.789

    Number of logic level(s):                9
    Starting point:                          down[0] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.014     -           2         
how_1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
how_1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
how_1_cry_6           Net          -        -       0.386     -           1         
how_RNO[7]            SB_LUT4      I3       In      -         4.978       -         
how_RNO[7]            SB_LUT4      O        Out     0.316     5.293       -         
how_1[7]              Net          -        -       1.507     -           1         
how[7]                SB_DFF       D        In      -         6.800       -         
====================================================================================
Total path delay (propagation time + setup) of 6.905 is 2.424(35.1%) logic and 4.481(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.648

    Number of logic level(s):                8
    Starting point:                          down[1] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFE      Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           3         
down_sbtinv[1]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[1]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[1]          Net          -        -       0.905     -           2         
how_1_cry_1_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_1_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_1        Net          -        -       0.014     -           2         
how_1_cry_2_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.325       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.837       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.153       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.660       -         
=================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.648

    Number of logic level(s):                8
    Starting point:                          down[0] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.386     -           2         
how_RNO[6]            SB_LUT4      I3       In      -         4.837       -         
how_RNO[6]            SB_LUT4      O        Out     0.316     5.153       -         
how_1[6]              Net          -        -       1.507     -           1         
how[6]                SB_DFF       D        In      -         6.660       -         
====================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.508

    Number of logic level(s):                7
    Starting point:                          down[2] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[2]            SB_DFFE      Q        Out     0.540     0.540       -         
down[2]            Net          -        -       1.599     -           3         
down_sbtinv[2]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[2]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[2]          Net          -        -       0.905     -           2         
how_1_cry_2_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.697       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.013       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.520       -         
=================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.508

    Number of logic level(s):                7
    Starting point:                          down[0] / Q
    Ending point:                            how[5] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.386     -           2         
how_RNO[5]            SB_LUT4      I3       In      -         4.697       -         
how_RNO[5]            SB_LUT4      O        Out     0.316     5.013       -         
how_1[5]              Net          -        -       1.507     -           1         
how[5]                SB_DFF       D        In      -         6.520       -         
====================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        35 uses
SB_DFF          37 uses
SB_DFFE         16 uses
SB_GB           1 use
SB_LUT4         65 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 65 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 65 = 65 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:12:50 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	65
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	34
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	7
        LUT with CARRY   	:	1
    LogicCells                  :	78/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.8 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	78/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 195.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 161
used logic cells: 78
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 161
used logic cells: 78
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 115 
I1212: Iteration  1 :    38 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:27:32 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_8_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Some of the address location in the memory "ARR_BIT" are not assigned.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":106:0:106:5|Pruning unused register down[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":101:0:101:5|Pruning unused register up[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":90:0:90:5|Pruning unused register shift[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":90:0:90:5|Pruning unused register shift2[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Pruning unused register delay[14:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Pruning unused register how[7:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Pruning register bits 7 to 1 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Register bit BIT[0] is always 0.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":14:8:14:10|Input CLK is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:16:15:19|Input BUT1 is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:16:16:19|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:27:32 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:27:32 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:27:32 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:27:33 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 11:27:33 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:27:34 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 11:27:34 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 11:27:34 2021
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 11
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:27:34 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:29:22 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_8_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Some of the address location in the memory "ARR_BIT" are not assigned.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":106:0:106:5|Pruning unused register down[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":101:0:101:5|Pruning unused register up[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":90:0:90:5|Pruning unused register shift[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":90:0:90:5|Pruning unused register shift2[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Pruning unused register delay[14:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Pruning unused register how[7:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Pruning register bits 7 to 1 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Register bit BIT[0] is always 0.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":14:8:14:10|Input CLK is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:16:15:19|Input BUT1 is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:16:16:19|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:29:22 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:29:22 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:29:22 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:29:23 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 11:29:24 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:29:24 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 11:29:24 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 11:29:24 2021
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 11
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:29:24 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:31:13 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_8_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Some of the address location in the memory "ARR_BIT" are not assigned.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":106:0:106:5|Pruning unused register down[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":101:0:101:5|Pruning unused register up[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":90:0:90:5|Pruning unused register shift[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":90:0:90:5|Pruning unused register shift2[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Pruning unused register delay[14:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Pruning unused register how[7:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Pruning register bits 7 to 1 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":75:0:75:5|Register bit BIT[0] is always 0.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":14:8:14:10|Input CLK is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:16:15:19|Input BUT1 is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:16:16:19|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:31:13 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:31:13 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:31:13 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:31:14 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 11:31:14 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:31:15 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 11:31:15 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 11:31:15 2021
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 11
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:31:15 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:33:22 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:33:22 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:33:22 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:33:22 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:33:23 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 11:33:23 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           300.5 MHz      3.328         inferred     Autoconstr_clkgroup_0     31   
top|level2_inferred_clock         396.2 MHz      2.524         inferred     Autoconstr_clkgroup_3     8    
top|level_inferred_clock          396.2 MHz      2.524         inferred     Autoconstr_clkgroup_2     8    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found inferred clock top|CLK which controls 31 sequential elements including how[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":102:0:102:5|Found inferred clock top|level_inferred_clock which controls 8 sequential elements including up[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":107:0:107:5|Found inferred clock top|level2_inferred_clock which controls 8 sequential elements including down[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:33:23 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 11:33:24 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":107:0:107:5|Found counter in view:work.top(verilog) instance down[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":102:0:102:5|Found counter in view:work.top(verilog) instance up[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift_ret[1] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift_ret[2] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  56 /        53



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               31         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                22         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.12ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 11:33:24 2021
#


Top view:               top
Requested Frequency:    195.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.789

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            195.4 MHz     166.1 MHz     5.117         6.020         -0.903     inferred     Autoconstr_clkgroup_0
System             245.8 MHz     208.9 MHz     4.069         4.787         -0.718     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  4.069       -0.718  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  5.117       -1.789  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
how[1]       top|CLK       SB_DFF     Q       how[1]       0.540       -0.903
how[3]       top|CLK       SB_DFF     Q       how[3]       0.540       -0.854
how[6]       top|CLK       SB_DFF     Q       how[6]       0.540       -0.854
how[7]       top|CLK       SB_DFF     Q       how[7]       0.540       -0.833
how[4]       top|CLK       SB_DFF     Q       how[4]       0.540       -0.805
how[5]       top|CLK       SB_DFF     Q       how[5]       0.540       -0.784
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.651
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.511
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.371
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.231
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
BIT[0]        top|CLK       SB_DFF     D       BIT_1[1]        5.011        -0.903
BIT[1]        top|CLK       SB_DFF     D       BIT_1[2]        5.011        -0.903
BIT[2]        top|CLK       SB_DFF     D       BIT_1[3]        5.011        -0.903
BIT[3]        top|CLK       SB_DFF     D       BIT_1[4]        5.011        -0.903
BIT[4]        top|CLK       SB_DFF     D       BIT_1[5]        5.011        -0.903
BIT[5]        top|CLK       SB_DFF     D       BIT_1[6]        5.011        -0.903
BIT[6]        top|CLK       SB_DFF     D       BIT_1[7]        5.011        -0.903
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     5.011        -0.651
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     5.011        -0.511
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     5.011        -0.371
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[1]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[1]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[2]             Net         -        -       1.507     -           1         
BIT[1]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[6] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[6]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[6]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[7]             Net         -        -       1.507     -           1         
BIT[6]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[2]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[2]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[3]             Net         -        -       1.507     -           1         
BIT[2]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[5]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[5]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[6]             Net         -        -       1.507     -           1         
BIT[5]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.854

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[3]               SB_DFF      Q        Out     0.540     0.540       -         
how[3]               Net         -        -       1.599     -           2         
how_RNIEEHN[4]       SB_LUT4     I0       In      -         2.139       -         
how_RNIEEHN[4]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_1_2     Net         -        -       1.371     -           7         
BIT_RNO[0]           SB_LUT4     I1       In      -         3.959       -         
BIT_RNO[0]           SB_LUT4     O        Out     0.400     4.359       -         
BIT_1[1]             Net         -        -       1.507     -           1         
BIT[0]               SB_DFF      D        In      -         5.865       -         
==================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
down[0]      System        SB_DFFE     Q       down[0]     0.540       -1.789
down[1]      System        SB_DFFE     Q       down[1]     0.540       -1.648
down[2]      System        SB_DFFE     Q       down[2]     0.540       -1.508
down[3]      System        SB_DFFE     Q       down[3]     0.540       -1.368
down[4]      System        SB_DFFE     Q       down[4]     0.540       -1.228
down[5]      System        SB_DFFE     Q       down[5]     0.540       -1.088
down[6]      System        SB_DFFE     Q       down[6]     0.540       -0.947
up[0]        System        SB_DFFE     Q       how_1       0.540       -0.718
up[1]        System        SB_DFFE     Q       up[1]       0.540       -0.578
up[2]        System        SB_DFFE     Q       up[2]       0.540       -0.438
=============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference     Type        Pin     Net           Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
how[7]       System        SB_DFF      D       how_1[7]      5.011        -1.789
how[6]       System        SB_DFF      D       how_1[6]      5.011        -1.648
how[5]       System        SB_DFF      D       how_1[5]      5.011        -1.508
how[4]       System        SB_DFF      D       how_1[4]      5.011        -1.368
how[3]       System        SB_DFF      D       how_1[3]      5.011        -1.228
how[2]       System        SB_DFF      D       how_1[2]      5.011        -1.088
how[1]       System        SB_DFF      D       how_1[1]      5.011        -0.947
down[7]      System        SB_DFFE     D       down_s[7]     3.963        -0.718
up[7]        System        SB_DFFE     D       up_s[7]       3.963        -0.718
down[6]      System        SB_DFFE     D       down_s[6]     3.963        -0.578
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.789

    Number of logic level(s):                9
    Starting point:                          down[0] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.014     -           2         
how_1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
how_1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
how_1_cry_6           Net          -        -       0.386     -           1         
how_RNO[7]            SB_LUT4      I3       In      -         4.978       -         
how_RNO[7]            SB_LUT4      O        Out     0.316     5.293       -         
how_1[7]              Net          -        -       1.507     -           1         
how[7]                SB_DFF       D        In      -         6.800       -         
====================================================================================
Total path delay (propagation time + setup) of 6.905 is 2.424(35.1%) logic and 4.481(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.648

    Number of logic level(s):                8
    Starting point:                          down[1] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFE      Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           3         
down_sbtinv[1]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[1]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[1]          Net          -        -       0.905     -           2         
how_1_cry_1_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_1_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_1        Net          -        -       0.014     -           2         
how_1_cry_2_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.325       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.837       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.153       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.660       -         
=================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.648

    Number of logic level(s):                8
    Starting point:                          down[0] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.386     -           2         
how_RNO[6]            SB_LUT4      I3       In      -         4.837       -         
how_RNO[6]            SB_LUT4      O        Out     0.316     5.153       -         
how_1[6]              Net          -        -       1.507     -           1         
how[6]                SB_DFF       D        In      -         6.660       -         
====================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.508

    Number of logic level(s):                7
    Starting point:                          down[2] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[2]            SB_DFFE      Q        Out     0.540     0.540       -         
down[2]            Net          -        -       1.599     -           3         
down_sbtinv[2]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[2]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[2]          Net          -        -       0.905     -           2         
how_1_cry_2_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.697       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.013       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.520       -         
=================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.508

    Number of logic level(s):                7
    Starting point:                          down[0] / Q
    Ending point:                            how[5] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.386     -           2         
how_RNO[5]            SB_LUT4      I3       In      -         4.697       -         
how_RNO[5]            SB_LUT4      O        Out     0.316     5.013       -         
how_1[5]              Net          -        -       1.507     -           1         
how[5]                SB_DFF       D        In      -         6.520       -         
====================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        35 uses
SB_DFF          37 uses
SB_DFFE         16 uses
SB_GB           1 use
SB_LUT4         65 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 65 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 65 = 65 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:33:24 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	65
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	34
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	7
        LUT with CARRY   	:	1
    LogicCells                  :	78/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.0 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	78/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 195.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 161
used logic cells: 78
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 161
used logic cells: 78
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 115 
I1212: Iteration  1 :    38 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:37:59 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Object ARR_BIT_8_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"D:\projects\FPGA\Blinker\reg_project.v":27:14:27:20|Some of the address location in the memory "ARR_BIT" are not assigned.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":99:0:99:5|Pruning unused register down[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":94:0:94:5|Pruning unused register up[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":83:0:83:5|Pruning unused register shift[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":83:0:83:5|Pruning unused register shift2[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Pruning unused register delay[14:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Pruning unused register how[7:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Pruning register bits 7 to 1 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit BIT[0] is always 0.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":14:8:14:10|Input CLK is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:16:15:19|Input BUT1 is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:16:16:19|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:37:59 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:37:59 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:37:59 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:38:00 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 11:38:01 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:38:01 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 11:38:01 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 11:38:01 2021
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 11
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:38:01 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:40:56 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:40:56 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:40:56 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:40:56 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:40:57 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 11:40:57 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           300.5 MHz      3.328         inferred     Autoconstr_clkgroup_0     31   
top|level2_inferred_clock         396.2 MHz      2.524         inferred     Autoconstr_clkgroup_3     8    
top|level_inferred_clock          396.2 MHz      2.524         inferred     Autoconstr_clkgroup_2     8    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found inferred clock top|CLK which controls 31 sequential elements including how[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":102:0:102:5|Found inferred clock top|level_inferred_clock which controls 8 sequential elements including up[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":107:0:107:5|Found inferred clock top|level2_inferred_clock which controls 8 sequential elements including down[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:40:57 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 11:40:57 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":107:0:107:5|Found counter in view:work.top(verilog) instance down[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":102:0:102:5|Found counter in view:work.top(verilog) instance up[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift_ret[1] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift_ret[2] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  56 /        53



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               31         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                22         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.12ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 11:40:58 2021
#


Top view:               top
Requested Frequency:    195.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.789

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            195.4 MHz     166.1 MHz     5.117         6.020         -0.903     inferred     Autoconstr_clkgroup_0
System             245.8 MHz     208.9 MHz     4.069         4.787         -0.718     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  4.069       -0.718  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  5.117       -1.789  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
how[1]       top|CLK       SB_DFF     Q       how[1]       0.540       -0.903
how[3]       top|CLK       SB_DFF     Q       how[3]       0.540       -0.854
how[6]       top|CLK       SB_DFF     Q       how[6]       0.540       -0.854
how[7]       top|CLK       SB_DFF     Q       how[7]       0.540       -0.833
how[4]       top|CLK       SB_DFF     Q       how[4]       0.540       -0.805
how[5]       top|CLK       SB_DFF     Q       how[5]       0.540       -0.784
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.651
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.511
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.371
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.231
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
BIT[0]        top|CLK       SB_DFF     D       BIT_1[1]        5.011        -0.903
BIT[1]        top|CLK       SB_DFF     D       BIT_1[2]        5.011        -0.903
BIT[2]        top|CLK       SB_DFF     D       BIT_1[3]        5.011        -0.903
BIT[3]        top|CLK       SB_DFF     D       BIT_1[4]        5.011        -0.903
BIT[4]        top|CLK       SB_DFF     D       BIT_1[5]        5.011        -0.903
BIT[5]        top|CLK       SB_DFF     D       BIT_1[6]        5.011        -0.903
BIT[6]        top|CLK       SB_DFF     D       BIT_1[7]        5.011        -0.903
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     5.011        -0.651
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     5.011        -0.511
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     5.011        -0.371
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[1]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[1]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[2]             Net         -        -       1.507     -           1         
BIT[1]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[6] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[6]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[6]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[7]             Net         -        -       1.507     -           1         
BIT[6]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[2]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[2]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[3]             Net         -        -       1.507     -           1         
BIT[2]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[5]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[5]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[6]             Net         -        -       1.507     -           1         
BIT[5]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.854

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[3]               SB_DFF      Q        Out     0.540     0.540       -         
how[3]               Net         -        -       1.599     -           2         
how_RNIEEHN[4]       SB_LUT4     I0       In      -         2.139       -         
how_RNIEEHN[4]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_1_2     Net         -        -       1.371     -           7         
BIT_RNO[0]           SB_LUT4     I1       In      -         3.959       -         
BIT_RNO[0]           SB_LUT4     O        Out     0.400     4.359       -         
BIT_1[1]             Net         -        -       1.507     -           1         
BIT[0]               SB_DFF      D        In      -         5.865       -         
==================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
down[0]      System        SB_DFFE     Q       down[0]     0.540       -1.789
down[1]      System        SB_DFFE     Q       down[1]     0.540       -1.648
down[2]      System        SB_DFFE     Q       down[2]     0.540       -1.508
down[3]      System        SB_DFFE     Q       down[3]     0.540       -1.368
down[4]      System        SB_DFFE     Q       down[4]     0.540       -1.228
down[5]      System        SB_DFFE     Q       down[5]     0.540       -1.088
down[6]      System        SB_DFFE     Q       down[6]     0.540       -0.947
up[0]        System        SB_DFFE     Q       how_1       0.540       -0.718
up[1]        System        SB_DFFE     Q       up[1]       0.540       -0.578
up[2]        System        SB_DFFE     Q       up[2]       0.540       -0.438
=============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference     Type        Pin     Net           Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
how[7]       System        SB_DFF      D       how_1[7]      5.011        -1.789
how[6]       System        SB_DFF      D       how_1[6]      5.011        -1.648
how[5]       System        SB_DFF      D       how_1[5]      5.011        -1.508
how[4]       System        SB_DFF      D       how_1[4]      5.011        -1.368
how[3]       System        SB_DFF      D       how_1[3]      5.011        -1.228
how[2]       System        SB_DFF      D       how_1[2]      5.011        -1.088
how[1]       System        SB_DFF      D       how_1[1]      5.011        -0.947
down[7]      System        SB_DFFE     D       down_s[7]     3.963        -0.718
up[7]        System        SB_DFFE     D       up_s[7]       3.963        -0.718
down[6]      System        SB_DFFE     D       down_s[6]     3.963        -0.578
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.789

    Number of logic level(s):                9
    Starting point:                          down[0] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.014     -           2         
how_1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
how_1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
how_1_cry_6           Net          -        -       0.386     -           1         
how_RNO[7]            SB_LUT4      I3       In      -         4.978       -         
how_RNO[7]            SB_LUT4      O        Out     0.316     5.293       -         
how_1[7]              Net          -        -       1.507     -           1         
how[7]                SB_DFF       D        In      -         6.800       -         
====================================================================================
Total path delay (propagation time + setup) of 6.905 is 2.424(35.1%) logic and 4.481(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.648

    Number of logic level(s):                8
    Starting point:                          down[1] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFE      Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           3         
down_sbtinv[1]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[1]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[1]          Net          -        -       0.905     -           2         
how_1_cry_1_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_1_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_1        Net          -        -       0.014     -           2         
how_1_cry_2_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.325       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.837       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.153       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.660       -         
=================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.648

    Number of logic level(s):                8
    Starting point:                          down[0] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.386     -           2         
how_RNO[6]            SB_LUT4      I3       In      -         4.837       -         
how_RNO[6]            SB_LUT4      O        Out     0.316     5.153       -         
how_1[6]              Net          -        -       1.507     -           1         
how[6]                SB_DFF       D        In      -         6.660       -         
====================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.508

    Number of logic level(s):                7
    Starting point:                          down[2] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[2]            SB_DFFE      Q        Out     0.540     0.540       -         
down[2]            Net          -        -       1.599     -           3         
down_sbtinv[2]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[2]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[2]          Net          -        -       0.905     -           2         
how_1_cry_2_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.697       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.013       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.520       -         
=================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.508

    Number of logic level(s):                7
    Starting point:                          down[0] / Q
    Ending point:                            how[5] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.386     -           2         
how_RNO[5]            SB_LUT4      I3       In      -         4.697       -         
how_RNO[5]            SB_LUT4      O        Out     0.316     5.013       -         
how_1[5]              Net          -        -       1.507     -           1         
how[5]                SB_DFF       D        In      -         6.520       -         
====================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        35 uses
SB_DFF          37 uses
SB_DFFE         16 uses
SB_GB           1 use
SB_LUT4         65 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 65 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 65 = 65 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:40:58 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	65
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	34
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	7
        LUT with CARRY   	:	1
    LogicCells                  :	78/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.8 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	78/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 195.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 161
used logic cells: 78
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 161
used logic cells: 78
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 115 
I1212: Iteration  1 :    38 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:45:52 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":111:7:111:9|Assignment target BIT must be a net type
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":111:11:111:11|Expecting =
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":113:0:113:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:45:52 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:45:52 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:46:45 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":111:7:111:9|Assignment target BIT must be a net type
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:46:45 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:46:45 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:47:26 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
@E: CS179 :"D:\projects\FPGA\Blinker\reg_project.v":111:7:111:9|Assignment target BIT must be a net type
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:47:26 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:47:26 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:48:15 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:48:15 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:48:15 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:48:15 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:48:16 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 11:48:17 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           300.5 MHz      3.328         inferred     Autoconstr_clkgroup_0     31   
top|level2_inferred_clock         396.2 MHz      2.524         inferred     Autoconstr_clkgroup_3     8    
top|level_inferred_clock          396.2 MHz      2.524         inferred     Autoconstr_clkgroup_2     8    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found inferred clock top|CLK which controls 31 sequential elements including how[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":102:0:102:5|Found inferred clock top|level_inferred_clock which controls 8 sequential elements including up[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":107:0:107:5|Found inferred clock top|level2_inferred_clock which controls 8 sequential elements including down[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:48:17 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 11:48:17 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":107:0:107:5|Found counter in view:work.top(verilog) instance down[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":102:0:102:5|Found counter in view:work.top(verilog) instance up[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift_ret[1] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift_ret[2] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":91:0:91:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.07ns		  56 /        53



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               31         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                22         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.12ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 11:48:17 2021
#


Top view:               top
Requested Frequency:    195.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.789

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            195.4 MHz     166.1 MHz     5.117         6.020         -0.903     inferred     Autoconstr_clkgroup_0
System             245.8 MHz     208.9 MHz     4.069         4.787         -0.718     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  4.069       -0.718  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  5.117       -1.789  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
how[1]       top|CLK       SB_DFF     Q       how[1]       0.540       -0.903
how[3]       top|CLK       SB_DFF     Q       how[3]       0.540       -0.854
how[6]       top|CLK       SB_DFF     Q       how[6]       0.540       -0.854
how[7]       top|CLK       SB_DFF     Q       how[7]       0.540       -0.833
how[4]       top|CLK       SB_DFF     Q       how[4]       0.540       -0.805
how[5]       top|CLK       SB_DFF     Q       how[5]       0.540       -0.784
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.651
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.511
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.371
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.231
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
BIT[0]        top|CLK       SB_DFF     D       BIT_1[1]        5.011        -0.903
BIT[1]        top|CLK       SB_DFF     D       BIT_1[2]        5.011        -0.903
BIT[2]        top|CLK       SB_DFF     D       BIT_1[3]        5.011        -0.903
BIT[3]        top|CLK       SB_DFF     D       BIT_1[4]        5.011        -0.903
BIT[4]        top|CLK       SB_DFF     D       BIT_1[5]        5.011        -0.903
BIT[5]        top|CLK       SB_DFF     D       BIT_1[6]        5.011        -0.903
BIT[6]        top|CLK       SB_DFF     D       BIT_1[7]        5.011        -0.903
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     5.011        -0.651
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     5.011        -0.511
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     5.011        -0.371
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[1]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[1]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[2]             Net         -        -       1.507     -           1         
BIT[1]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[6] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[6]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[6]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[7]             Net         -        -       1.507     -           1         
BIT[6]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[2]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[2]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[3]             Net         -        -       1.507     -           1         
BIT[2]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.903

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            BIT[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[1]               SB_DFF      Q        Out     0.540     0.540       -         
how[1]               Net         -        -       1.599     -           2         
how_RNIGGHN[1]       SB_LUT4     I0       In      -         2.139       -         
how_RNIGGHN[1]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_0_0     Net         -        -       1.371     -           4         
BIT_RNO[5]           SB_LUT4     I0       In      -         3.959       -         
BIT_RNO[5]           SB_LUT4     O        Out     0.449     4.408       -         
BIT_1[6]             Net         -        -       1.507     -           1         
BIT[5]               SB_DFF      D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.854

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[3]               SB_DFF      Q        Out     0.540     0.540       -         
how[3]               Net         -        -       1.599     -           2         
how_RNIEEHN[4]       SB_LUT4     I0       In      -         2.139       -         
how_RNIEEHN[4]       SB_LUT4     O        Out     0.449     2.588       -         
BIT_1_2_0_a2_1_2     Net         -        -       1.371     -           7         
BIT_RNO[0]           SB_LUT4     I1       In      -         3.959       -         
BIT_RNO[0]           SB_LUT4     O        Out     0.400     4.359       -         
BIT_1[1]             Net         -        -       1.507     -           1         
BIT[0]               SB_DFF      D        In      -         5.865       -         
==================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
down[0]      System        SB_DFFE     Q       down[0]     0.540       -1.789
down[1]      System        SB_DFFE     Q       down[1]     0.540       -1.648
down[2]      System        SB_DFFE     Q       down[2]     0.540       -1.508
down[3]      System        SB_DFFE     Q       down[3]     0.540       -1.368
down[4]      System        SB_DFFE     Q       down[4]     0.540       -1.228
down[5]      System        SB_DFFE     Q       down[5]     0.540       -1.088
down[6]      System        SB_DFFE     Q       down[6]     0.540       -0.947
up[0]        System        SB_DFFE     Q       how_1       0.540       -0.718
up[1]        System        SB_DFFE     Q       up[1]       0.540       -0.578
up[2]        System        SB_DFFE     Q       up[2]       0.540       -0.438
=============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference     Type        Pin     Net           Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
how[7]       System        SB_DFF      D       how_1[7]      5.011        -1.789
how[6]       System        SB_DFF      D       how_1[6]      5.011        -1.648
how[5]       System        SB_DFF      D       how_1[5]      5.011        -1.508
how[4]       System        SB_DFF      D       how_1[4]      5.011        -1.368
how[3]       System        SB_DFF      D       how_1[3]      5.011        -1.228
how[2]       System        SB_DFF      D       how_1[2]      5.011        -1.088
how[1]       System        SB_DFF      D       how_1[1]      5.011        -0.947
down[7]      System        SB_DFFE     D       down_s[7]     3.963        -0.718
up[7]        System        SB_DFFE     D       up_s[7]       3.963        -0.718
down[6]      System        SB_DFFE     D       down_s[6]     3.963        -0.578
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.789

    Number of logic level(s):                9
    Starting point:                          down[0] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.014     -           2         
how_1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
how_1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
how_1_cry_6           Net          -        -       0.386     -           1         
how_RNO[7]            SB_LUT4      I3       In      -         4.978       -         
how_RNO[7]            SB_LUT4      O        Out     0.316     5.293       -         
how_1[7]              Net          -        -       1.507     -           1         
how[7]                SB_DFF       D        In      -         6.800       -         
====================================================================================
Total path delay (propagation time + setup) of 6.905 is 2.424(35.1%) logic and 4.481(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.648

    Number of logic level(s):                8
    Starting point:                          down[1] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFE      Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           3         
down_sbtinv[1]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[1]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[1]          Net          -        -       0.905     -           2         
how_1_cry_1_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_1_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_1        Net          -        -       0.014     -           2         
how_1_cry_2_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.325       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.837       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.153       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.660       -         
=================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.648

    Number of logic level(s):                8
    Starting point:                          down[0] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.386     -           2         
how_RNO[6]            SB_LUT4      I3       In      -         4.837       -         
how_RNO[6]            SB_LUT4      O        Out     0.316     5.153       -         
how_1[6]              Net          -        -       1.507     -           1         
how[6]                SB_DFF       D        In      -         6.660       -         
====================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.508

    Number of logic level(s):                7
    Starting point:                          down[2] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[2]            SB_DFFE      Q        Out     0.540     0.540       -         
down[2]            Net          -        -       1.599     -           3         
down_sbtinv[2]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[2]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[2]          Net          -        -       0.905     -           2         
how_1_cry_2_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.697       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.013       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.520       -         
=================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.117
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.011

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.508

    Number of logic level(s):                7
    Starting point:                          down[0] / Q
    Ending point:                            how[5] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.386     -           2         
how_RNO[5]            SB_LUT4      I3       In      -         4.697       -         
how_RNO[5]            SB_LUT4      O        Out     0.316     5.013       -         
how_1[5]              Net          -        -       1.507     -           1         
how[5]                SB_DFF       D        In      -         6.520       -         
====================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        35 uses
SB_DFF          37 uses
SB_DFFE         16 uses
SB_GB           1 use
SB_LUT4         65 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 65 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 65 = 65 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:48:17 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:55:45 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Pruning unused register up[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Pruning unused register down[3:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[0] is always 0.
@E: CL172 :"D:\projects\FPGA\Blinker\reg_project.v":38:16:38:17|Only one always block can assign a given variable up[3:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:55:45 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:55:45 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:56:59 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":104:0:104:5|Pruning unused register down[3:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[0] is always 0.
@E: CL172 :"D:\projects\FPGA\Blinker\reg_project.v":37:16:37:18|Only one always block can assign a given variable how[3:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:56:59 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:56:59 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 11:59:33 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:59:33 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:59:33 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:59:33 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 11:59:34 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 11:59:34 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           317.6 MHz      3.149         inferred     Autoconstr_clkgroup_0     27   
top|level2_inferred_clock         465.5 MHz      2.148         inferred     Autoconstr_clkgroup_3     4    
top|level_inferred_clock          457.9 MHz      2.184         inferred     Autoconstr_clkgroup_2     4    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found inferred clock top|CLK which controls 27 sequential elements including how[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":108:0:108:5|Found inferred clock top|level_inferred_clock which controls 4 sequential elements including up[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":113:0:113:5|Found inferred clock top|level2_inferred_clock which controls 4 sequential elements including down[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:59:35 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 11:59:35 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift_ret[1] (in view: ScratchLib.cell31(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift_ret[2] (in view: ScratchLib.cell31(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell37(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell37(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.47ns		  51 /        41
   2		0h:00m:00s		    -2.47ns		  50 /        41

   3		0h:00m:00s		    -2.47ns		  50 /        41


   4		0h:00m:00s		    -2.47ns		  51 /        41
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               27         how[0]         
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                14         shift_0[1]          No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 5.06ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 11:59:35 2021
#


Top view:               top
Requested Frequency:    197.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.636

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            197.5 MHz     167.9 MHz     5.063         5.957         -0.893     inferred     Autoconstr_clkgroup_0
System             195.4 MHz     166.1 MHz     5.117         6.020         -0.903     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  5.063       -2.636  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  5.063       -0.894  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                        Arrival           
Instance     Reference     Type         Pin     Net          Time        Slack 
             Clock                                                             
-------------------------------------------------------------------------------
how[0]       top|CLK       SB_DFFSR     Q       how[0]       0.540       -0.893
how[1]       top|CLK       SB_DFFSR     Q       how[1]       0.540       -0.893
how[2]       top|CLK       SB_DFFSR     Q       how[2]       0.540       -0.886
how[3]       top|CLK       SB_DFFSS     Q       how[3]       0.540       -0.858
delay[0]     top|CLK       SB_DFF       Q       delay[0]     0.540       -0.705
delay[1]     top|CLK       SB_DFF       Q       delay[1]     0.540       -0.565
delay[2]     top|CLK       SB_DFF       Q       delay[2]     0.540       -0.424
delay[3]     top|CLK       SB_DFF       Q       delay[3]     0.540       -0.284
delay[4]     top|CLK       SB_DFF       Q       delay[4]     0.540       -0.144
delay[5]     top|CLK       SB_DFF       Q       delay[5]     0.540       -0.004
===============================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference     Type         Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
how[0]        top|CLK       SB_DFFSR     D       how_4[0]        4.958        -0.893
how[1]        top|CLK       SB_DFFSR     D       how_4[1]        4.958        -0.893
how[2]        top|CLK       SB_DFFSR     D       how_4[2]        4.958        -0.886
how[3]        top|CLK       SB_DFFSS     D       how_4[3]        4.958        -0.886
delay[14]     top|CLK       SB_DFF       D       delay_s[14]     4.958        -0.705
delay[13]     top|CLK       SB_DFF       D       delay_s[13]     4.958        -0.565
delay[12]     top|CLK       SB_DFF       D       delay_s[12]     4.958        -0.424
delay[11]     top|CLK       SB_DFF       D       delay_s[11]     4.958        -0.284
delay[10]     top|CLK       SB_DFF       D       delay_s[10]     4.958        -0.144
delay[9]      top|CLK       SB_DFF       D       delay_s[9]      4.958        -0.004
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.893

    Number of logic level(s):                2
    Starting point:                          how[0] / Q
    Ending point:                            how[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
how[0]               SB_DFFSR     Q        Out     0.540     0.540       -         
how[0]               Net          -        -       1.599     -           10        
how_RNIU8CV_0[0]     SB_LUT4      I0       In      -         2.139       -         
how_RNIU8CV_0[0]     SB_LUT4      O        Out     0.449     2.588       -         
how8                 Net          -        -       1.371     -           3         
how_RNO[1]           SB_LUT4      I0       In      -         3.959       -         
how_RNO[1]           SB_LUT4      O        Out     0.386     4.345       -         
how_4[1]             Net          -        -       1.507     -           1         
how[1]               SB_DFFSR     D        In      -         5.851       -         
===================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.893

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            how[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[1]             SB_DFFSR     Q        Out     0.540     0.540       -         
how[1]             Net          -        -       1.599     -           10        
how_RNO_0[0]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_0[0]       SB_LUT4      O        Out     0.386     2.525       -         
how_RNO_0[0]       Net          -        -       1.371     -           1         
how_RNO[0]         SB_LUT4      I0       In      -         3.896       -         
how_RNO[0]         SB_LUT4      O        Out     0.449     4.345       -         
how_4[0]           Net          -        -       1.507     -           1         
how[0]             SB_DFFSR     D        In      -         5.851       -         
=================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.886

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            how[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[2]             SB_DFFSR     Q        Out     0.540     0.540       -         
how[2]             Net          -        -       1.599     -           10        
how_RNO_0[0]       SB_LUT4      I1       In      -         2.139       -         
how_RNO_0[0]       SB_LUT4      O        Out     0.379     2.518       -         
how_RNO_0[0]       Net          -        -       1.371     -           1         
how_RNO[0]         SB_LUT4      I0       In      -         3.889       -         
how_RNO[0]         SB_LUT4      O        Out     0.449     4.338       -         
how_4[0]           Net          -        -       1.507     -           1         
how[0]             SB_DFFSR     D        In      -         5.845       -         
=================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.886

    Number of logic level(s):                2
    Starting point:                          how[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
how[0]               SB_DFFSR     Q        Out     0.540     0.540       -         
how[0]               Net          -        -       1.599     -           10        
how_RNIU8CV_0[0]     SB_LUT4      I0       In      -         2.139       -         
how_RNIU8CV_0[0]     SB_LUT4      O        Out     0.449     2.588       -         
how8                 Net          -        -       1.371     -           3         
how_RNO[2]           SB_LUT4      I1       In      -         3.959       -         
how_RNO[2]           SB_LUT4      O        Out     0.379     4.338       -         
how_4[2]             Net          -        -       1.507     -           1         
how[2]               SB_DFFSR     D        In      -         5.845       -         
===================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.886

    Number of logic level(s):                2
    Starting point:                          how[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
how[0]               SB_DFFSR     Q        Out     0.540     0.540       -         
how[0]               Net          -        -       1.599     -           10        
how_RNIU8CV_0[0]     SB_LUT4      I0       In      -         2.139       -         
how_RNIU8CV_0[0]     SB_LUT4      O        Out     0.449     2.588       -         
how8                 Net          -        -       1.371     -           3         
how_RNO[3]           SB_LUT4      I1       In      -         3.959       -         
how_RNO[3]           SB_LUT4      O        Out     0.379     4.338       -         
how_4[3]             Net          -        -       1.507     -           1         
how[3]               SB_DFFSS     D        In      -         5.845       -         
===================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                         Arrival           
Instance         Reference     Type       Pin     Net             Time        Slack 
                 Clock                                                              
------------------------------------------------------------------------------------
down[0]          System        SB_DFF     Q       down[0]         0.540       -2.636
down[1]          System        SB_DFF     Q       down[1]         0.540       -2.587
up[0]            System        SB_DFF     Q       up[0]           0.540       -2.566
up[1]            System        SB_DFF     Q       up[1]           0.540       -2.503
down[2]          System        SB_DFF     Q       down[2]         0.540       -0.886
up[2]            System        SB_DFF     Q       up[2]           0.540       -0.816
shift2_ret_1     System        SB_DFF     Q       level2_0        0.540       -0.805
shift_0[1]       System        SB_DFF     Q       shift_0[1]      0.540       -0.805
shift_ret_1      System        SB_DFF     Q       level_0         0.540       -0.805
shift2_0[1]      System        SB_DFF     Q       shift2_0[1]     0.540       -0.784
====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference     Type         Pin     Net          Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
how[3]       System        SB_DFFSS     D       how_4[3]     4.958        -2.636
how[1]       System        SB_DFFSR     D       how_4[1]     4.958        -0.907
down[2]      System        SB_DFF       D       down_1       5.012        -0.903
down[3]      System        SB_DFF       D       down_2       5.012        -0.903
up[2]        System        SB_DFF       D       up_1         5.012        -0.903
up[3]        System        SB_DFF       D       up_2         5.012        -0.903
how[2]       System        SB_DFFSR     D       how_4[2]     4.958        -0.886
up[0]        System        SB_DFF       D       up           5.012        -0.805
up[1]        System        SB_DFF       D       up_0         5.012        -0.805
down[0]      System        SB_DFF       D       down         5.012        -0.784
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.636

    Number of logic level(s):                3
    Starting point:                          down[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[0]            SB_DFF       Q        Out     0.540     0.540       -         
down[0]            Net          -        -       1.599     -           7         
how_RNO_1[3]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_1[3]       SB_LUT4      O        Out     0.449     2.588       -         
how_1_c3_1         Net          -        -       1.371     -           1         
how_RNO_0[3]       SB_LUT4      I1       In      -         3.959       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.379     4.338       -         
how_1_c3           Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I2       In      -         5.708       -         
how_RNO[3]         SB_LUT4      O        Out     0.379     6.087       -         
how_4[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFFSS     D        In      -         7.594       -         
=================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      7.545
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.587

    Number of logic level(s):                3
    Starting point:                          down[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFF       Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           5         
how_RNO_1[3]       SB_LUT4      I1       In      -         2.139       -         
how_RNO_1[3]       SB_LUT4      O        Out     0.400     2.539       -         
how_1_c3_1         Net          -        -       1.371     -           1         
how_RNO_0[3]       SB_LUT4      I1       In      -         3.910       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.379     4.288       -         
how_1_c3           Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I2       In      -         5.659       -         
how_RNO[3]         SB_LUT4      O        Out     0.379     6.038       -         
how_4[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFFSS     D        In      -         7.545       -         
=================================================================================
Total path delay (propagation time + setup) of 7.650 is 1.802(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      7.524
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.566

    Number of logic level(s):                3
    Starting point:                          up[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
up[0]              SB_DFF       Q        Out     0.540     0.540       -         
up[0]              Net          -        -       1.599     -           7         
how_RNO_1[3]       SB_LUT4      I2       In      -         2.139       -         
how_RNO_1[3]       SB_LUT4      O        Out     0.379     2.518       -         
how_1_c3_1         Net          -        -       1.371     -           1         
how_RNO_0[3]       SB_LUT4      I1       In      -         3.889       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.379     4.267       -         
how_1_c3           Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I2       In      -         5.638       -         
how_RNO[3]         SB_LUT4      O        Out     0.379     6.017       -         
how_4[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFFSS     D        In      -         7.524       -         
=================================================================================
Total path delay (propagation time + setup) of 7.629 is 1.781(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      7.461
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.503

    Number of logic level(s):                3
    Starting point:                          up[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
up[1]              SB_DFF       Q        Out     0.540     0.540       -         
up[1]              Net          -        -       1.599     -           5         
how_RNO_1[3]       SB_LUT4      I3       In      -         2.139       -         
how_RNO_1[3]       SB_LUT4      O        Out     0.316     2.455       -         
how_1_c3_1         Net          -        -       1.371     -           1         
how_RNO_0[3]       SB_LUT4      I1       In      -         3.826       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.379     4.204       -         
how_1_c3           Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I2       In      -         5.575       -         
how_RNO[3]         SB_LUT4      O        Out     0.379     5.954       -         
how_4[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFFSS     D        In      -         7.461       -         
=================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.063
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.958

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.907

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[1] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[0]            SB_DFF       Q        Out     0.540     0.540       -         
down[0]            Net          -        -       1.599     -           7         
how_RNO_0[1]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_0[1]       SB_LUT4      O        Out     0.449     2.588       -         
how_1[1]           Net          -        -       1.371     -           1         
how_RNO[1]         SB_LUT4      I1       In      -         3.959       -         
how_RNO[1]         SB_LUT4      O        Out     0.400     4.359       -         
how_4[1]           Net          -        -       1.507     -           1         
how[1]             SB_DFFSR     D        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          37 uses
SB_DFFSR        3 uses
SB_DFFSS        1 use
SB_LUT4         52 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   41 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 52 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 52 = 52 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 11:59:36 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	52
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	59/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.2 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	59/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 197.63 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 139
used logic cells: 59
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 139
used logic cells: 59
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 78 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 12:08:25 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":113:17:113:18|Expecting )
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":127:0:127:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:08:25 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:08:25 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 12:13:29 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:13:29 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:13:29 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:13:29 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:13:30 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 12:13:30 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     27   
top|level2_inferred_clock         355.1 MHz      2.816         inferred     Autoconstr_clkgroup_3     4    
top|level_inferred_clock          457.9 MHz      2.184         inferred     Autoconstr_clkgroup_2     4    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found inferred clock top|CLK which controls 27 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":109:0:109:5|Found inferred clock top|level_inferred_clock which controls 4 sequential elements including up[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":116:0:116:5|Found inferred clock top|level2_inferred_clock which controls 4 sequential elements including down[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:13:31 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 12:13:31 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift_ret[1] (in view: ScratchLib.cell29(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift_ret[2] (in view: ScratchLib.cell29(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell35(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell35(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.61ns		  51 /        41
   2		0h:00m:00s		    -2.61ns		  51 /        41
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Replicating instance how[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Replicating instance how[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               29         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                14         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 12:13:31 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.117

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             195.4 MHz     166.1 MHz     5.117         6.020         -0.903     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.117  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   System   |  4.903       -0.984  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival           
Instance        Reference     Type       Pin     Net             Time        Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[2]          top|CLK       SB_DFF     Q       how[2]          0.540       -0.984
how[3]          top|CLK       SB_DFF     Q       how[3]          0.540       -0.914
how_fast[0]     top|CLK       SB_DFF     Q       how_fast[0]     0.540       -0.886
delay[0]        top|CLK       SB_DFF     Q       delay[0]        0.540       -0.865
how_fast[1]     top|CLK       SB_DFF     Q       how_fast[1]     0.540       -0.851
delay[1]        top|CLK       SB_DFF     Q       delay[1]        0.540       -0.725
delay[2]        top|CLK       SB_DFF     Q       delay[2]        0.540       -0.585
delay[3]        top|CLK       SB_DFF     Q       delay[3]        0.540       -0.445
delay[4]        top|CLK       SB_DFF     Q       delay[4]        0.540       -0.304
delay[5]        top|CLK       SB_DFF     Q       delay[5]        0.540       -0.164
===================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                     Required           
Instance      Reference     Type         Pin     Net                       Time         Slack 
              Clock                                                                           
----------------------------------------------------------------------------------------------
down[0]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[1]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[2]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[3]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
delay[14]     top|CLK       SB_DFF       D       delay_s[14]               4.798        -0.865
delay[13]     top|CLK       SB_DFF       D       delay_s[13]               4.798        -0.725
delay[12]     top|CLK       SB_DFF       D       delay_s[12]               4.798        -0.585
delay[11]     top|CLK       SB_DFF       D       delay_s[11]               4.798        -0.445
delay[10]     top|CLK       SB_DFF       D       delay_s[10]               4.798        -0.304
delay[9]      top|CLK       SB_DFF       D       delay_s[9]                4.798        -0.164
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[0] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un1_how_3_0               Net          -        -       1.371     -           1         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[0]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[1] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un1_how_3_0               Net          -        -       1.371     -           1         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[1]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[2] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un1_how_3_0               Net          -        -       1.371     -           1         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[2]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[3] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un1_how_3_0               Net          -        -       1.371     -           1         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[3]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.914

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            down[0] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[3]                    SB_DFF       Q        Out     0.540     0.540       -         
how[3]                    Net          -        -       1.599     -           9         
how_fast_RNIO92F1[0]      SB_LUT4      I1       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.379     2.518       -         
un1_how_3_0               Net          -        -       1.371     -           1         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.889       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.204       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[0]                   SB_DFFSR     R        In      -         5.711       -         
========================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
down[0]         System        SB_DFFSR     Q       down[0]         0.540       -1.117
down[1]         System        SB_DFFSR     Q       down[1]         0.540       -1.068
down[3]         System        SB_DFFSR     Q       down[3]         0.540       -1.068
up[0]           System        SB_DFF       Q       up[0]           0.540       -1.047
up[3]           System        SB_DFF       Q       up[3]           0.540       -1.019
up[1]           System        SB_DFF       Q       up[1]           0.540       -0.984
down[2]         System        SB_DFFSR     Q       down[2]         0.540       -0.833
shift2_0[1]     System        SB_DFF       Q       shift2_0[1]     0.540       -0.805
shift_0[1]      System        SB_DFF       Q       shift_0[1]      0.540       -0.805
shift_ret_1     System        SB_DFF       Q       level_0         0.540       -0.805
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                     Required           
Instance     Reference     Type         Pin     Net                       Time         Slack 
             Clock                                                                           
---------------------------------------------------------------------------------------------
how[3]       System        SB_DFF       D       how_RNO[3]                4.798        -1.117
how[2]       System        SB_DFF       D       how_RNO[2]                4.798        -1.068
down[2]      System        SB_DFFSR     D       down_0                    5.012        -0.903
down[3]      System        SB_DFFSR     D       down                      5.012        -0.903
up[2]        System        SB_DFF       D       up_1                      5.012        -0.903
up[3]        System        SB_DFF       D       up_2                      5.012        -0.903
down[0]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[1]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[2]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[3]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.117

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[0]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[0]            Net          -        -       1.599     -           11        
how_RNO_0[3]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.449     2.588       -         
N_7                Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I0       In      -         3.959       -         
how_RNO[3]         SB_LUT4      O        Out     0.449     4.408       -         
how_RNO[3]         Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.915       -         
=================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           8         
how_RNO_0[3]       SB_LUT4      I1       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.400     2.539       -         
N_7                Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I0       In      -         3.910       -         
how_RNO[3]         SB_LUT4      O        Out     0.449     4.359       -         
how_RNO[3]         Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[3] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[3]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[3]            Net          -        -       1.599     -           3         
how_RNO_1[3]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_1[3]       SB_LUT4      O        Out     0.449     2.588       -         
how_RNO_1[3]       Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I1       In      -         3.959       -         
how_RNO[3]         SB_LUT4      O        Out     0.400     4.359       -         
how_RNO[3]         Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFSR     Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           11        
how_RNO_0[2]          SB_LUT4      I0       In      -         2.139       -         
how_RNO_0[2]          SB_LUT4      O        Out     0.449     2.588       -         
un11_how_axbxc2_1     Net          -        -       1.371     -           1         
how_RNO[2]            SB_LUT4      I1       In      -         3.959       -         
how_RNO[2]            SB_LUT4      O        Out     0.400     4.359       -         
how_RNO[2]            Net          -        -       1.507     -           1         
how[2]                SB_DFF       D        In      -         5.865       -         
====================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                2
    Starting point:                          up[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up[0]              SB_DFF      Q        Out     0.540     0.540       -         
up[0]              Net         -        -       1.599     -           9         
how_RNO_0[3]       SB_LUT4     I2       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4     O        Out     0.379     2.518       -         
N_7                Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I0       In      -         3.889       -         
how_RNO[3]         SB_LUT4     O        Out     0.449     4.338       -         
how_RNO[3]         Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.845       -         
================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          39 uses
SB_DFFSR        4 uses
SB_LUT4         53 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   43 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 53 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:13:31 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	60
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	60/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.5 (sec)

Final Design Statistics
    Number of LUTs      	:	60
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	60/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 140
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 140
used logic cells: 60
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 79 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 12:15:49 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:15:49 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:15:49 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:15:49 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:15:50 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 12:15:50 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     27   
top|level2_inferred_clock         355.1 MHz      2.816         inferred     Autoconstr_clkgroup_3     4    
top|level_inferred_clock          355.1 MHz      2.816         inferred     Autoconstr_clkgroup_2     4    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found inferred clock top|CLK which controls 27 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":104:0:104:5|Found inferred clock top|level_inferred_clock which controls 4 sequential elements including up[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":110:0:110:5|Found inferred clock top|level2_inferred_clock which controls 4 sequential elements including down[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:15:50 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 12:15:51 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Boundary register shift_ret[1] (in view: ScratchLib.cell26(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Boundary register shift_ret[2] (in view: ScratchLib.cell26(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell32(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell32(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":93:0:93:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.61ns		  53 /        41
   2		0h:00m:00s		    -2.61ns		  53 /        41
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Replicating instance how[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Replicating instance how[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               29         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                14         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 12:15:51 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.117

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             195.4 MHz     166.1 MHz     5.117         6.020         -0.903     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.117  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   System   |  4.903       -0.984  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival           
Instance        Reference     Type       Pin     Net             Time        Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[2]          top|CLK       SB_DFF     Q       how[2]          0.540       -0.984
how[3]          top|CLK       SB_DFF     Q       how[3]          0.540       -0.914
how_fast[0]     top|CLK       SB_DFF     Q       how_fast[0]     0.540       -0.886
delay[0]        top|CLK       SB_DFF     Q       delay[0]        0.540       -0.865
how_fast[1]     top|CLK       SB_DFF     Q       how_fast[1]     0.540       -0.851
delay[1]        top|CLK       SB_DFF     Q       delay[1]        0.540       -0.725
delay[2]        top|CLK       SB_DFF     Q       delay[2]        0.540       -0.585
delay[3]        top|CLK       SB_DFF     Q       delay[3]        0.540       -0.445
delay[4]        top|CLK       SB_DFF     Q       delay[4]        0.540       -0.304
delay[5]        top|CLK       SB_DFF     Q       delay[5]        0.540       -0.164
===================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                     Required           
Instance      Reference     Type         Pin     Net                       Time         Slack 
              Clock                                                                           
----------------------------------------------------------------------------------------------
down[0]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[1]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[2]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[3]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
up[0]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -0.984
up[1]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -0.984
up[2]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -0.984
up[3]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -0.984
delay[14]     top|CLK       SB_DFF       D       delay_s[14]               4.798        -0.865
delay[13]     top|CLK       SB_DFF       D       delay_s[13]               4.798        -0.725
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[0] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un2_how_3_0               Net          -        -       1.371     -           2         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[0]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            up[0] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[2]                   SB_DFF       Q        Out     0.540     0.540       -         
how[2]                   Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]     SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]     SB_LUT4      O        Out     0.449     2.588       -         
un2_how_3_0              Net          -        -       1.371     -           2         
shift_ret_1_RNIOQRA3     SB_LUT4      I3       In      -         3.959       -         
shift_ret_1_RNIOQRA3     SB_LUT4      O        Out     0.316     4.274       -         
shift_ret_1_RNIOQRA3     Net          -        -       1.507     -           4         
up[0]                    SB_DFFSR     R        In      -         5.781       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[1] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un2_how_3_0               Net          -        -       1.371     -           2         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[1]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[2] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un2_how_3_0               Net          -        -       1.371     -           2         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[2]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[3] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un2_how_3_0               Net          -        -       1.371     -           2         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[3]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
down[0]         System        SB_DFFSR     Q       down[0]         0.540       -1.117
down[1]         System        SB_DFFSR     Q       down[1]         0.540       -1.068
down[3]         System        SB_DFFSR     Q       down[3]         0.540       -1.068
up[0]           System        SB_DFFSR     Q       up[0]           0.540       -1.047
up[3]           System        SB_DFFSR     Q       up[3]           0.540       -1.019
up[1]           System        SB_DFFSR     Q       up[1]           0.540       -0.984
down[2]         System        SB_DFFSR     Q       down[2]         0.540       -0.833
up[2]           System        SB_DFFSR     Q       up[2]           0.540       -0.833
shift2_0[1]     System        SB_DFF       Q       shift2_0[1]     0.540       -0.805
shift_0[1]      System        SB_DFF       Q       shift_0[1]      0.540       -0.805
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                     Required           
Instance     Reference     Type         Pin     Net                       Time         Slack 
             Clock                                                                           
---------------------------------------------------------------------------------------------
how[3]       System        SB_DFF       D       how_1[3]                  4.798        -1.117
how[2]       System        SB_DFF       D       how_1[2]                  4.798        -1.068
down[2]      System        SB_DFFSR     D       down_0                    5.012        -0.903
down[3]      System        SB_DFFSR     D       down                      5.012        -0.903
up[2]        System        SB_DFFSR     D       up_0                      5.012        -0.903
up[3]        System        SB_DFFSR     D       up                        5.012        -0.903
down[0]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[1]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[2]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[3]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.117

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[0]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[0]            Net          -        -       1.599     -           11        
how_RNO_0[3]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.449     2.588       -         
N_7                Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I0       In      -         3.959       -         
how_RNO[3]         SB_LUT4      O        Out     0.449     4.408       -         
how_1[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.915       -         
=================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           8         
how_RNO_0[3]       SB_LUT4      I1       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.400     2.539       -         
N_7                Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I0       In      -         3.910       -         
how_RNO[3]         SB_LUT4      O        Out     0.449     4.359       -         
how_1[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[3] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[3]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[3]            Net          -        -       1.599     -           3         
how_RNO_1[3]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_1[3]       SB_LUT4      O        Out     0.449     2.588       -         
how_RNO_1[3]       Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I1       In      -         3.959       -         
how_RNO[3]         SB_LUT4      O        Out     0.400     4.359       -         
how_1[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[0]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[0]            Net          -        -       1.599     -           11        
how_RNO_0[2]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4      O        Out     0.449     2.588       -         
how_1_axbxc2_1     Net          -        -       1.371     -           1         
how_RNO[2]         SB_LUT4      I1       In      -         3.959       -         
how_RNO[2]         SB_LUT4      O        Out     0.400     4.359       -         
how_1[2]           Net          -        -       1.507     -           1         
how[2]             SB_DFF       D        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                2
    Starting point:                          up[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
up[0]              SB_DFFSR     Q        Out     0.540     0.540       -         
up[0]              Net          -        -       1.599     -           11        
how_RNO_0[3]       SB_LUT4      I2       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.379     2.518       -         
N_7                Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I0       In      -         3.889       -         
how_RNO[3]         SB_LUT4      O        Out     0.449     4.338       -         
how_1[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.845       -         
=================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          35 uses
SB_DFFSR        8 uses
SB_LUT4         55 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   43 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 55 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 55 = 55 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:15:51 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	62
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	62/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.4 (sec)

Final Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	62/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 128
used logic cells: 62
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 128
used logic cells: 62
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 80 
I1212: Iteration  1 :    22 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 12:20:35 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:20:35 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:20:35 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:20:35 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:20:37 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 12:20:37 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     27   
top|level2_inferred_clock         355.1 MHz      2.816         inferred     Autoconstr_clkgroup_3     4    
top|level_inferred_clock          355.1 MHz      2.816         inferred     Autoconstr_clkgroup_2     4    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found inferred clock top|CLK which controls 27 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":109:0:109:5|Found inferred clock top|level_inferred_clock which controls 4 sequential elements including up[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":116:0:116:5|Found inferred clock top|level2_inferred_clock which controls 4 sequential elements including down[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:20:37 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 12:20:37 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift_ret[1] (in view: ScratchLib.cell26(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift_ret[2] (in view: ScratchLib.cell26(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell32(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell32(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":98:0:98:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.61ns		  53 /        41
   2		0h:00m:00s		    -2.61ns		  53 /        41
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Replicating instance how[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Replicating instance how[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               29         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                14         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 12:20:38 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.117

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             195.4 MHz     166.1 MHz     5.117         6.020         -0.903     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.117  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   System   |  4.903       -1.047  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival           
Instance        Reference     Type       Pin     Net             Time        Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[2]          top|CLK       SB_DFF     Q       how[2]          0.540       -1.047
how[3]          top|CLK       SB_DFF     Q       how[3]          0.540       -0.977
how_fast[0]     top|CLK       SB_DFF     Q       how_fast[0]     0.540       -0.949
how_fast[1]     top|CLK       SB_DFF     Q       how_fast[1]     0.540       -0.914
delay[0]        top|CLK       SB_DFF     Q       delay[0]        0.540       -0.865
delay[1]        top|CLK       SB_DFF     Q       delay[1]        0.540       -0.725
delay[2]        top|CLK       SB_DFF     Q       delay[2]        0.540       -0.585
delay[3]        top|CLK       SB_DFF     Q       delay[3]        0.540       -0.445
delay[4]        top|CLK       SB_DFF     Q       delay[4]        0.540       -0.304
delay[5]        top|CLK       SB_DFF     Q       delay[5]        0.540       -0.164
===================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                     Required           
Instance      Reference     Type         Pin     Net                       Time         Slack 
              Clock                                                                           
----------------------------------------------------------------------------------------------
up[0]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -1.047
up[1]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -1.047
up[2]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -1.047
up[3]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -1.047
down[0]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[1]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[2]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[3]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
delay[14]     top|CLK       SB_DFF       D       delay_s[14]               4.798        -0.865
delay[13]     top|CLK       SB_DFF       D       delay_s[13]               4.798        -0.725
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            up[0] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[2]                   SB_DFF       Q        Out     0.540     0.540       -         
how[2]                   Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]     SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]     SB_LUT4      O        Out     0.449     2.588       -         
un1_how_3_0              Net          -        -       1.371     -           2         
shift_ret_1_RNIOQRA3     SB_LUT4      I2       In      -         3.959       -         
shift_ret_1_RNIOQRA3     SB_LUT4      O        Out     0.379     4.338       -         
shift_ret_1_RNIOQRA3     Net          -        -       1.507     -           4         
up[0]                    SB_DFFSR     R        In      -         5.845       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            up[1] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[2]                   SB_DFF       Q        Out     0.540     0.540       -         
how[2]                   Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]     SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]     SB_LUT4      O        Out     0.449     2.588       -         
un1_how_3_0              Net          -        -       1.371     -           2         
shift_ret_1_RNIOQRA3     SB_LUT4      I2       In      -         3.959       -         
shift_ret_1_RNIOQRA3     SB_LUT4      O        Out     0.379     4.338       -         
shift_ret_1_RNIOQRA3     Net          -        -       1.507     -           4         
up[1]                    SB_DFFSR     R        In      -         5.845       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            up[2] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[2]                   SB_DFF       Q        Out     0.540     0.540       -         
how[2]                   Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]     SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]     SB_LUT4      O        Out     0.449     2.588       -         
un1_how_3_0              Net          -        -       1.371     -           2         
shift_ret_1_RNIOQRA3     SB_LUT4      I2       In      -         3.959       -         
shift_ret_1_RNIOQRA3     SB_LUT4      O        Out     0.379     4.338       -         
shift_ret_1_RNIOQRA3     Net          -        -       1.507     -           4         
up[2]                    SB_DFFSR     R        In      -         5.845       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            up[3] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[2]                   SB_DFF       Q        Out     0.540     0.540       -         
how[2]                   Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]     SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]     SB_LUT4      O        Out     0.449     2.588       -         
un1_how_3_0              Net          -        -       1.371     -           2         
shift_ret_1_RNIOQRA3     SB_LUT4      I2       In      -         3.959       -         
shift_ret_1_RNIOQRA3     SB_LUT4      O        Out     0.379     4.338       -         
shift_ret_1_RNIOQRA3     Net          -        -       1.507     -           4         
up[3]                    SB_DFFSR     R        In      -         5.845       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[0] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un1_how_3_0               Net          -        -       1.371     -           2         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[0]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
down[0]         System        SB_DFFSR     Q       down[0]         0.540       -1.117
down[1]         System        SB_DFFSR     Q       down[1]         0.540       -1.068
down[3]         System        SB_DFFSR     Q       down[3]         0.540       -1.068
up[0]           System        SB_DFFSR     Q       up[0]           0.540       -1.047
up[3]           System        SB_DFFSR     Q       up[3]           0.540       -1.019
up[1]           System        SB_DFFSR     Q       up[1]           0.540       -0.984
down[2]         System        SB_DFFSR     Q       down[2]         0.540       -0.833
up[2]           System        SB_DFFSR     Q       up[2]           0.540       -0.833
shift2_0[1]     System        SB_DFF       Q       shift2_0[1]     0.540       -0.805
shift_0[1]      System        SB_DFF       Q       shift_0[1]      0.540       -0.805
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                     Required           
Instance     Reference     Type         Pin     Net                       Time         Slack 
             Clock                                                                           
---------------------------------------------------------------------------------------------
how[3]       System        SB_DFF       D       how_RNO[3]                4.798        -1.117
how[2]       System        SB_DFF       D       how_RNO[2]                4.798        -1.068
down[2]      System        SB_DFFSR     D       down_0                    5.012        -0.903
down[3]      System        SB_DFFSR     D       down                      5.012        -0.903
up[2]        System        SB_DFFSR     D       up_0                      5.012        -0.903
up[3]        System        SB_DFFSR     D       up                        5.012        -0.903
down[0]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[1]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[2]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[3]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.117

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[0]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[0]            Net          -        -       1.599     -           11        
how_RNO_0[3]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.449     2.588       -         
N_7                Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I0       In      -         3.959       -         
how_RNO[3]         SB_LUT4      O        Out     0.449     4.408       -         
how_RNO[3]         Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.915       -         
=================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           8         
how_RNO_0[3]       SB_LUT4      I1       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.400     2.539       -         
N_7                Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I0       In      -         3.910       -         
how_RNO[3]         SB_LUT4      O        Out     0.449     4.359       -         
how_RNO[3]         Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[3] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[3]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[3]            Net          -        -       1.599     -           3         
how_RNO_1[3]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_1[3]       SB_LUT4      O        Out     0.449     2.588       -         
how_RNO_1[3]       Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I1       In      -         3.959       -         
how_RNO[3]         SB_LUT4      O        Out     0.400     4.359       -         
how_RNO[3]         Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFSR     Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           11        
how_RNO_0[2]          SB_LUT4      I0       In      -         2.139       -         
how_RNO_0[2]          SB_LUT4      O        Out     0.449     2.588       -         
un11_how_axbxc2_1     Net          -        -       1.371     -           1         
how_RNO[2]            SB_LUT4      I1       In      -         3.959       -         
how_RNO[2]            SB_LUT4      O        Out     0.400     4.359       -         
how_RNO[2]            Net          -        -       1.507     -           1         
how[2]                SB_DFF       D        In      -         5.865       -         
====================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                2
    Starting point:                          up[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
up[0]              SB_DFFSR     Q        Out     0.540     0.540       -         
up[0]              Net          -        -       1.599     -           11        
how_RNO_0[3]       SB_LUT4      I2       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.379     2.518       -         
N_7                Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I0       In      -         3.889       -         
how_RNO[3]         SB_LUT4      O        Out     0.449     4.338       -         
how_RNO[3]         Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.845       -         
=================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          35 uses
SB_DFFSR        8 uses
SB_LUT4         55 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   43 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 55 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 55 = 55 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:20:38 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	62
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	62/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.6 (sec)

Final Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	62/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 128
used logic cells: 62
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 128
used logic cells: 62
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 80 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 12:22:59 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG424 :"D:\projects\FPGA\Blinker\reg_project.v":27:31:27:80|Initial values on multi-dimensional variables not yet implemented.
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":67:0:67:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:22:59 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:22:59 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:22:59 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:23:00 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 12:23:00 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     27   
top|level2_inferred_clock         355.1 MHz      2.816         inferred     Autoconstr_clkgroup_3     4    
top|level_inferred_clock          355.1 MHz      2.816         inferred     Autoconstr_clkgroup_2     4    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found inferred clock top|CLK which controls 27 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":103:0:103:5|Found inferred clock top|level_inferred_clock which controls 4 sequential elements including up[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":110:0:110:5|Found inferred clock top|level2_inferred_clock which controls 4 sequential elements including down[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:23:00 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 12:23:01 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Boundary register shift_ret[1] (in view: ScratchLib.cell26(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Boundary register shift_ret[2] (in view: ScratchLib.cell26(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell32(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell32(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":92:0:92:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.61ns		  53 /        41
   2		0h:00m:00s		    -2.61ns		  53 /        41
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Replicating instance how[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":67:0:67:5|Replicating instance how[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               29         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                14         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 12:23:01 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.117

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             195.4 MHz     166.1 MHz     5.117         6.020         -0.903     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.117  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   System   |  4.903       -0.984  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival           
Instance        Reference     Type       Pin     Net             Time        Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[2]          top|CLK       SB_DFF     Q       how[2]          0.540       -0.984
how[3]          top|CLK       SB_DFF     Q       how[3]          0.540       -0.914
how_fast[0]     top|CLK       SB_DFF     Q       how_fast[0]     0.540       -0.886
delay[0]        top|CLK       SB_DFF     Q       delay[0]        0.540       -0.865
how_fast[1]     top|CLK       SB_DFF     Q       how_fast[1]     0.540       -0.851
delay[1]        top|CLK       SB_DFF     Q       delay[1]        0.540       -0.725
delay[2]        top|CLK       SB_DFF     Q       delay[2]        0.540       -0.585
delay[3]        top|CLK       SB_DFF     Q       delay[3]        0.540       -0.445
delay[4]        top|CLK       SB_DFF     Q       delay[4]        0.540       -0.304
delay[5]        top|CLK       SB_DFF     Q       delay[5]        0.540       -0.164
===================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                     Required           
Instance      Reference     Type         Pin     Net                       Time         Slack 
              Clock                                                                           
----------------------------------------------------------------------------------------------
down[0]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[1]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[2]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
down[3]       top|CLK       SB_DFFSR     R       shift2_ret_1_RNIRCDH3     4.798        -0.984
up[0]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -0.984
up[1]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -0.984
up[2]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -0.984
up[3]         top|CLK       SB_DFFSR     R       shift_ret_1_RNIOQRA3      4.798        -0.984
delay[14]     top|CLK       SB_DFF       D       delay_s[14]               4.798        -0.865
delay[13]     top|CLK       SB_DFF       D       delay_s[13]               4.798        -0.725
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[0] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un2_how_3_0               Net          -        -       1.371     -           2         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[0]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            up[0] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[2]                   SB_DFF       Q        Out     0.540     0.540       -         
how[2]                   Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]     SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]     SB_LUT4      O        Out     0.449     2.588       -         
un2_how_3_0              Net          -        -       1.371     -           2         
shift_ret_1_RNIOQRA3     SB_LUT4      I3       In      -         3.959       -         
shift_ret_1_RNIOQRA3     SB_LUT4      O        Out     0.316     4.274       -         
shift_ret_1_RNIOQRA3     Net          -        -       1.507     -           4         
up[0]                    SB_DFFSR     R        In      -         5.781       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[1] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un2_how_3_0               Net          -        -       1.371     -           2         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[1]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[2] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un2_how_3_0               Net          -        -       1.371     -           2         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[2]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.984

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[3] / R
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
how[2]                    SB_DFF       Q        Out     0.540     0.540       -         
how[2]                    Net          -        -       1.599     -           8         
how_fast_RNIO92F1[0]      SB_LUT4      I0       In      -         2.139       -         
how_fast_RNIO92F1[0]      SB_LUT4      O        Out     0.449     2.588       -         
un2_how_3_0               Net          -        -       1.371     -           2         
shift2_ret_1_RNIRCDH3     SB_LUT4      I3       In      -         3.959       -         
shift2_ret_1_RNIRCDH3     SB_LUT4      O        Out     0.316     4.274       -         
shift2_ret_1_RNIRCDH3     Net          -        -       1.507     -           4         
down[3]                   SB_DFFSR     R        In      -         5.781       -         
========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type         Pin     Net             Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
down[0]         System        SB_DFFSR     Q       down[0]         0.540       -1.117
down[1]         System        SB_DFFSR     Q       down[1]         0.540       -1.068
down[3]         System        SB_DFFSR     Q       down[3]         0.540       -1.068
up[0]           System        SB_DFFSR     Q       up[0]           0.540       -1.047
up[3]           System        SB_DFFSR     Q       up[3]           0.540       -1.019
up[1]           System        SB_DFFSR     Q       up[1]           0.540       -0.984
down[2]         System        SB_DFFSR     Q       down[2]         0.540       -0.833
up[2]           System        SB_DFFSR     Q       up[2]           0.540       -0.833
shift2_0[1]     System        SB_DFF       Q       shift2_0[1]     0.540       -0.805
shift_0[1]      System        SB_DFF       Q       shift_0[1]      0.540       -0.805
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                     Required           
Instance     Reference     Type         Pin     Net                       Time         Slack 
             Clock                                                                           
---------------------------------------------------------------------------------------------
how[3]       System        SB_DFF       D       how_1[3]                  4.798        -1.117
how[2]       System        SB_DFF       D       how_1[2]                  4.798        -1.068
down[2]      System        SB_DFFSR     D       down_0                    5.012        -0.903
down[3]      System        SB_DFFSR     D       down                      5.012        -0.903
up[2]        System        SB_DFFSR     D       up_0                      5.012        -0.903
up[3]        System        SB_DFFSR     D       up                        5.012        -0.903
down[0]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[1]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[2]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
down[3]      System        SB_DFFSR     R       shift2_ret_1_RNIRCDH3     5.012        -0.805
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.117

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[0]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[0]            Net          -        -       1.599     -           11        
how_RNO_0[3]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.449     2.588       -         
N_7                Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I0       In      -         3.959       -         
how_RNO[3]         SB_LUT4      O        Out     0.449     4.408       -         
how_1[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.915       -         
=================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           8         
how_RNO_0[3]       SB_LUT4      I1       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.400     2.539       -         
N_7                Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I0       In      -         3.910       -         
how_RNO[3]         SB_LUT4      O        Out     0.449     4.359       -         
how_1[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[3] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[3]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[3]            Net          -        -       1.599     -           3         
how_RNO_1[3]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_1[3]       SB_LUT4      O        Out     0.449     2.588       -         
how_RNO_1[3]       Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I1       In      -         3.959       -         
how_RNO[3]         SB_LUT4      O        Out     0.400     4.359       -         
how_1[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[0]            SB_DFFSR     Q        Out     0.540     0.540       -         
down[0]            Net          -        -       1.599     -           11        
how_RNO_0[2]       SB_LUT4      I0       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4      O        Out     0.449     2.588       -         
how_1_axbxc2_1     Net          -        -       1.371     -           1         
how_RNO[2]         SB_LUT4      I1       In      -         3.959       -         
how_RNO[2]         SB_LUT4      O        Out     0.400     4.359       -         
how_1[2]           Net          -        -       1.507     -           1         
how[2]             SB_DFF       D        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                2
    Starting point:                          up[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
up[0]              SB_DFFSR     Q        Out     0.540     0.540       -         
up[0]              Net          -        -       1.599     -           11        
how_RNO_0[3]       SB_LUT4      I2       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4      O        Out     0.379     2.518       -         
N_7                Net          -        -       1.371     -           1         
how_RNO[3]         SB_LUT4      I0       In      -         3.889       -         
how_RNO[3]         SB_LUT4      O        Out     0.449     4.338       -         
how_1[3]           Net          -        -       1.507     -           1         
how[3]             SB_DFF       D        In      -         5.845       -         
=================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          35 uses
SB_DFFSR        8 uses
SB_LUT4         55 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   43 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 55 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 55 = 55 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:23:01 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	62
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	62/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.4 (sec)

Final Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	62/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 128
used logic cells: 62
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 128
used logic cells: 62
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 80 
I1212: Iteration  1 :    22 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 12:39:57 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":88:21:88:22|Expecting )
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":125:0:125:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:39:58 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:39:58 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 12:40:46 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit flag is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":109:0:109:5|Register bit up[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":109:0:109:5|Register bit up[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":109:0:109:5|Register bit up[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":109:0:109:5|Register bit up[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":116:0:116:5|Register bit down[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":116:0:116:5|Register bit down[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":116:0:116:5|Register bit down[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":116:0:116:5|Register bit down[0] is always 0.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Pruning unused register delay[14:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":98:0:98:5|Pruning unused register shift[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":98:0:98:5|Pruning unused register shift2[2:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Pruning register bits 6 to 4 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Pruning register bits 3 to 1 of how[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit how[0] is always 0.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Pruning register bits 3 to 1 of BIT[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit BIT[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit BIT[7] is always 0.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":14:8:14:10|Input CLK is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:16:15:19|Input BUT1 is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:16:16:19|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:40:46 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:40:46 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:40:46 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 12:40:47 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 12:40:47 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:40:47 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 12:40:48 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 12:40:48 2021
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 11
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 12:40:48 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT2, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 13:12:38 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":33:16:33:19|Object flag is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:12:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:12:38 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:12:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:12:40 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 13:12:40 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     27   
top|level2_inferred_clock         356.7 MHz      2.803         inferred     Autoconstr_clkgroup_3     4    
top|level_inferred_clock          352.2 MHz      2.839         inferred     Autoconstr_clkgroup_2     4    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 27 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Found inferred clock top|level_inferred_clock which controls 4 sequential elements including up[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":114:0:114:5|Found inferred clock top|level2_inferred_clock which controls 4 sequential elements including down[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:12:40 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 13:12:40 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell29(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell29(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[1] (in view: ScratchLib.cell35(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[2] (in view: ScratchLib.cell35(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.61ns		  52 /        41
   2		0h:00m:00s		    -2.61ns		  52 /        41



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               27         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                14         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 13:12:41 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.117

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             195.4 MHz     166.1 MHz     5.117         6.020         -0.903     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.117  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   System   |  4.903       -1.117  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
how[0]       top|CLK       SB_DFF     Q       how[0]       0.540       -1.117
how[1]       top|CLK       SB_DFF     Q       how[1]       0.540       -1.117
how[2]       top|CLK       SB_DFF     Q       how[2]       0.540       -1.068
how[3]       top|CLK       SB_DFF     Q       how[3]       0.540       -1.047
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference     Type        Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
down[0]       top|CLK       SB_DFFE     D       down_4[0]       4.798        -1.117
down[1]       top|CLK       SB_DFFE     D       down_4[1]       4.798        -1.117
down[2]       top|CLK       SB_DFFE     D       down_4[2]       4.798        -1.117
down[3]       top|CLK       SB_DFFE     D       down_4[3]       4.798        -1.068
up[0]         top|CLK       SB_DFFE     D       up_4[0]         4.798        -1.068
up[1]         top|CLK       SB_DFFE     D       up_4[1]         4.798        -1.068
up[2]         top|CLK       SB_DFFE     D       up_4[2]         4.798        -1.068
up[3]         top|CLK       SB_DFFE     D       up_4[3]         4.798        -1.047
delay[14]     top|CLK       SB_DFF      D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF      D       delay_s[13]     4.798        -0.725
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.117

    Number of logic level(s):                2
    Starting point:                          how[0] / Q
    Ending point:                            down[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[0]               SB_DFF      Q        Out     0.540     0.540       -         
how[0]               Net         -        -       1.599     -           11        
how_RNIU8CV_0[1]     SB_LUT4     I0       In      -         2.139       -         
how_RNIU8CV_0[1]     SB_LUT4     O        Out     0.449     2.588       -         
down8                Net         -        -       1.371     -           2         
down_RNO[1]          SB_LUT4     I0       In      -         3.959       -         
down_RNO[1]          SB_LUT4     O        Out     0.449     4.408       -         
down_4[1]            Net         -        -       1.507     -           1         
down[1]              SB_DFFE     D        In      -         5.915       -         
==================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.117

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            down[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[1]             SB_DFF      Q        Out     0.540     0.540       -         
how[1]             Net         -        -       1.599     -           10        
how_RNI88HN[1]     SB_LUT4     I0       In      -         2.139       -         
how_RNI88HN[1]     SB_LUT4     O        Out     0.449     2.588       -         
how_RNI88HN[1]     Net         -        -       1.371     -           2         
down_RNO[0]        SB_LUT4     I0       In      -         3.959       -         
down_RNO[0]        SB_LUT4     O        Out     0.449     4.408       -         
down_4[0]          Net         -        -       1.507     -           1         
down[0]            SB_DFFE     D        In      -         5.915       -         
================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.117

    Number of logic level(s):                2
    Starting point:                          how[1] / Q
    Ending point:                            down[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[1]             SB_DFF      Q        Out     0.540     0.540       -         
how[1]             Net         -        -       1.599     -           10        
how_RNI88HN[1]     SB_LUT4     I0       In      -         2.139       -         
how_RNI88HN[1]     SB_LUT4     O        Out     0.449     2.588       -         
how_RNI88HN[1]     Net         -        -       1.371     -           2         
down_RNO[2]        SB_LUT4     I0       In      -         3.959       -         
down_RNO[2]        SB_LUT4     O        Out     0.449     4.408       -         
down_4[2]          Net         -        -       1.507     -           1         
down[2]            SB_DFFE     D        In      -         5.915       -         
================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          how[2] / Q
    Ending point:                            down[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[2]             SB_DFF      Q        Out     0.540     0.540       -         
how[2]             Net         -        -       1.599     -           10        
how_RNI88HN[1]     SB_LUT4     I1       In      -         2.139       -         
how_RNI88HN[1]     SB_LUT4     O        Out     0.400     2.539       -         
how_RNI88HN[1]     Net         -        -       1.371     -           2         
down_RNO[0]        SB_LUT4     I0       In      -         3.910       -         
down_RNO[0]        SB_LUT4     O        Out     0.449     4.359       -         
down_4[0]          Net         -        -       1.507     -           1         
down[0]            SB_DFFE     D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          how[0] / Q
    Ending point:                            down[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                 Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
how[0]               SB_DFF      Q        Out     0.540     0.540       -         
how[0]               Net         -        -       1.599     -           11        
how_RNIU8CV_0[1]     SB_LUT4     I0       In      -         2.139       -         
how_RNIU8CV_0[1]     SB_LUT4     O        Out     0.449     2.588       -         
down8                Net         -        -       1.371     -           2         
down_RNO[3]          SB_LUT4     I1       In      -         3.959       -         
down_RNO[3]          SB_LUT4     O        Out     0.400     4.359       -         
down_4[3]            Net         -        -       1.507     -           1         
down[3]              SB_DFFE     D        In      -         5.865       -         
==================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                Starting                                          Arrival           
Instance        Reference     Type        Pin     Net             Time        Slack 
                Clock                                                               
------------------------------------------------------------------------------------
down[0]         System        SB_DFFE     Q       down[0]         0.540       -1.117
down[1]         System        SB_DFFE     Q       down[1]         0.540       -1.068
down[3]         System        SB_DFFE     Q       down[3]         0.540       -1.068
up[0]           System        SB_DFFE     Q       up[0]           0.540       -1.047
up[3]           System        SB_DFFE     Q       up[3]           0.540       -1.019
up[1]           System        SB_DFFE     Q       up[1]           0.540       -0.984
down[2]         System        SB_DFFE     Q       down[2]         0.540       -0.833
up[2]           System        SB_DFFE     Q       up[2]           0.540       -0.833
shift2_0[1]     System        SB_DFF      Q       shift2_0[1]     0.540       0.966 
shift_0[1]      System        SB_DFF      Q       shift_0[1]      0.540       0.966 
====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                           Required           
Instance     Reference     Type        Pin     Net              Time         Slack 
             Clock                                                                 
-----------------------------------------------------------------------------------
how[3]       System        SB_DFF      D       how_1[3]         4.798        -1.117
how[2]       System        SB_DFF      D       how_1[2]         4.798        -1.068
down[3]      System        SB_DFFE     D       down_4[3]        5.012        -0.903
up[3]        System        SB_DFFE     D       up_4[3]          5.012        -0.903
down[2]      System        SB_DFFE     D       down_4[2]        5.012        -0.854
up[2]        System        SB_DFFE     D       up_4[2]          5.012        -0.833
how[0]       System        SB_DFF      D       how_1_axb0_i     4.798        0.703 
how[1]       System        SB_DFF      D       how_1[1]         4.798        0.703 
up[0]        System        SB_DFFE     D       up_4[0]          5.012        0.917 
up[1]        System        SB_DFFE     D       up_4[1]          5.012        0.917 
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.117

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[0]            SB_DFFE     Q        Out     0.540     0.540       -         
down[0]            Net         -        -       1.599     -           9         
how_RNO_0[3]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4     O        Out     0.449     2.588       -         
N_7                Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I0       In      -         3.959       -         
how_RNO[3]         SB_LUT4     O        Out     0.449     4.408       -         
how_1[3]           Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.915       -         
================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[1]            SB_DFFE     Q        Out     0.540     0.540       -         
down[1]            Net         -        -       1.599     -           7         
how_RNO_0[3]       SB_LUT4     I1       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4     O        Out     0.400     2.539       -         
N_7                Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I0       In      -         3.910       -         
how_RNO[3]         SB_LUT4     O        Out     0.449     4.359       -         
how_1[3]           Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[3] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[3]            SB_DFFE     Q        Out     0.540     0.540       -         
down[3]            Net         -        -       1.599     -           3         
how_RNO_1[3]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_1[3]       SB_LUT4     O        Out     0.449     2.588       -         
how_RNO_1[3]       Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I1       In      -         3.959       -         
how_RNO[3]         SB_LUT4     O        Out     0.400     4.359       -         
how_1[3]           Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[0]            SB_DFFE     Q        Out     0.540     0.540       -         
down[0]            Net         -        -       1.599     -           9         
how_RNO_0[2]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.449     2.588       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.959       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.359       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                2
    Starting point:                          up[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up[0]              SB_DFFE     Q        Out     0.540     0.540       -         
up[0]              Net         -        -       1.599     -           9         
how_RNO_0[3]       SB_LUT4     I2       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4     O        Out     0.379     2.518       -         
N_7                Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I0       In      -         3.889       -         
how_RNO[3]         SB_LUT4     O        Out     0.449     4.338       -         
how_1[3]           Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.845       -         
================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          33 uses
SB_DFFE         8 uses
SB_LUT4         53 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   41 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 53 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:12:41 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	58
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	58/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.0 (sec)

Final Design Statistics
    Number of LUTs      	:	58
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	58/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 131
used logic cells: 58
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 131
used logic cells: 58
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 76 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 13:16:12 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":33:16:33:19|Object flag is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:16:12 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:16:12 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:16:12 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:16:13 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 13:16:14 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     27   
top|level2_inferred_clock         457.9 MHz      2.184         inferred     Autoconstr_clkgroup_2     4    
top|level_inferred_clock          356.7 MHz      2.803         inferred     Autoconstr_clkgroup_3     4    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 27 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":114:0:114:5|Found inferred clock top|level2_inferred_clock which controls 4 sequential elements including down[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Found inferred clock top|level_inferred_clock which controls 4 sequential elements including up[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:16:14 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 13:16:14 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell25(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell25(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[1] (in view: ScratchLib.cell31(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[2] (in view: ScratchLib.cell31(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.61ns		  52 /        41
   2		0h:00m:00s		    -2.61ns		  52 /        41
   3		0h:00m:00s		    -2.61ns		  52 /        41

   4		0h:00m:00s		    -1.56ns		  52 /        41


@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Boundary register up[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               27         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[13]     SB_LUT4                14         up[3]               No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 13:16:15 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.867

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             155.1 MHz     131.8 MHz     6.449         7.587         -1.138     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  6.449       -1.138  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.117  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   System   |  4.903       -2.867  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
how[0]       top|CLK       SB_DFF     Q       how[0]       0.540       -2.867
how[1]       top|CLK       SB_DFF     Q       how[1]       0.540       -2.818
how[2]       top|CLK       SB_DFF     Q       how[2]       0.540       -2.797
how[3]       top|CLK       SB_DFF     Q       how[3]       0.540       -2.734
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference     Type        Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
up[2]         top|CLK       SB_DFF      D       up_1            4.798        -2.867
up[0]         top|CLK       SB_DFF      D       up              4.798        -1.117
up[3]         top|CLK       SB_DFFE     D       up_4[3]         4.798        -1.117
up_e[1]       top|CLK       SB_DFFE     D       up_e_RNO[1]     4.798        -1.117
delay[14]     top|CLK       SB_DFF      D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF      D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF      D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF      D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF      D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF      D       delay_s[9]      4.798        -0.164
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.867

    Number of logic level(s):                3
    Starting point:                          how[0] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[0]             SB_DFF      Q        Out     0.540     0.540       -         
how[0]             Net         -        -       1.599     -           8         
how_RNIU8CV[0]     SB_LUT4     I0       In      -         2.139       -         
how_RNIU8CV[0]     SB_LUT4     O        Out     0.449     2.588       -         
BIT_1[8]           Net         -        -       1.371     -           5         
up_RNO_0[2]        SB_LUT4     I0       In      -         3.959       -         
up_RNO_0[2]        SB_LUT4     O        Out     0.449     4.408       -         
up_RNO_0[2]        Net         -        -       1.371     -           1         
up_RNO[2]          SB_LUT4     I2       In      -         5.779       -         
up_RNO[2]          SB_LUT4     O        Out     0.379     6.157       -         
up_1               Net         -        -       1.507     -           1         
up[2]              SB_DFF      D        In      -         7.664       -         
================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.818

    Number of logic level(s):                3
    Starting point:                          how[1] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[1]             SB_DFF      Q        Out     0.540     0.540       -         
how[1]             Net         -        -       1.599     -           8         
how_RNIU8CV[0]     SB_LUT4     I1       In      -         2.139       -         
how_RNIU8CV[0]     SB_LUT4     O        Out     0.400     2.539       -         
BIT_1[8]           Net         -        -       1.371     -           5         
up_RNO_0[2]        SB_LUT4     I0       In      -         3.910       -         
up_RNO_0[2]        SB_LUT4     O        Out     0.449     4.359       -         
up_RNO_0[2]        Net         -        -       1.371     -           1         
up_RNO[2]          SB_LUT4     I2       In      -         5.729       -         
up_RNO[2]          SB_LUT4     O        Out     0.379     6.108       -         
up_1               Net         -        -       1.507     -           1         
up[2]              SB_DFF      D        In      -         7.615       -         
================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      7.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.804

    Number of logic level(s):                3
    Starting point:                          how[0] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[0]             SB_DFF      Q        Out     0.540     0.540       -         
how[0]             Net         -        -       1.599     -           8         
how_RNIU8CV[0]     SB_LUT4     I0       In      -         2.139       -         
how_RNIU8CV[0]     SB_LUT4     O        Out     0.449     2.588       -         
BIT_1[8]           Net         -        -       1.371     -           5         
up_RNO_1[2]        SB_LUT4     I0       In      -         3.959       -         
up_RNO_1[2]        SB_LUT4     O        Out     0.449     4.408       -         
up_RNO_1[2]        Net         -        -       1.371     -           1         
up_RNO[2]          SB_LUT4     I3       In      -         5.779       -         
up_RNO[2]          SB_LUT4     O        Out     0.316     6.094       -         
up_1               Net         -        -       1.507     -           1         
up[2]              SB_DFF      D        In      -         7.601       -         
================================================================================
Total path delay (propagation time + setup) of 7.706 is 1.858(24.1%) logic and 5.848(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.797

    Number of logic level(s):                3
    Starting point:                          how[2] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[2]             SB_DFF      Q        Out     0.540     0.540       -         
how[2]             Net         -        -       1.599     -           8         
how_RNIU8CV[0]     SB_LUT4     I2       In      -         2.139       -         
how_RNIU8CV[0]     SB_LUT4     O        Out     0.379     2.518       -         
BIT_1[8]           Net         -        -       1.371     -           5         
up_RNO_0[2]        SB_LUT4     I0       In      -         3.889       -         
up_RNO_0[2]        SB_LUT4     O        Out     0.449     4.338       -         
up_RNO_0[2]        Net         -        -       1.371     -           1         
up_RNO[2]          SB_LUT4     I2       In      -         5.708       -         
up_RNO[2]          SB_LUT4     O        Out     0.379     6.087       -         
up_1               Net         -        -       1.507     -           1         
up[2]              SB_DFF      D        In      -         7.594       -         
================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.755

    Number of logic level(s):                3
    Starting point:                          how[1] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[1]             SB_DFF      Q        Out     0.540     0.540       -         
how[1]             Net         -        -       1.599     -           8         
how_RNIU8CV[0]     SB_LUT4     I1       In      -         2.139       -         
how_RNIU8CV[0]     SB_LUT4     O        Out     0.400     2.539       -         
BIT_1[8]           Net         -        -       1.371     -           5         
up_RNO_1[2]        SB_LUT4     I0       In      -         3.910       -         
up_RNO_1[2]        SB_LUT4     O        Out     0.449     4.359       -         
up_RNO_1[2]        Net         -        -       1.371     -           1         
up_RNO[2]          SB_LUT4     I3       In      -         5.729       -         
up_RNO[2]          SB_LUT4     O        Out     0.316     6.045       -         
up_1               Net         -        -       1.507     -           1         
up[2]              SB_DFF      D        In      -         7.552       -         
================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                         Arrival           
Instance         Reference     Type        Pin     Net            Time        Slack 
                 Clock                                                              
------------------------------------------------------------------------------------
shift_ret_1      System        SB_DFF      Q       level_0        0.540       -1.138
down[0]          System        SB_DFF      Q       down[0]        0.540       -1.117
shift_0[1]       System        SB_DFF      Q       shift_0[1]     0.540       -1.117
down[1]          System        SB_DFF      Q       down[1]        0.540       -1.068
down[3]          System        SB_DFF      Q       down[3]        0.540       -1.068
shift_0[2]       System        SB_DFF      Q       shift_0[2]     0.540       -1.054
up[0]            System        SB_DFF      Q       up[0]          0.540       -1.047
up[3]            System        SB_DFFE     Q       up[3]          0.540       -1.019
up_e[1]          System        SB_DFFE     Q       up[1]          0.540       -0.984
shift2_ret_1     System        SB_DFF      Q       level2_0       0.540       0.527 
====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                           Required           
Instance     Reference     Type        Pin     Net              Time         Slack 
             Clock                                                                 
-----------------------------------------------------------------------------------
up[2]        System        SB_DFF      D       up_1             6.344        -1.138
how[3]       System        SB_DFF      D       how_1[3]         4.798        -1.117
how[2]       System        SB_DFF      D       how_1[2]         4.798        -1.068
down[2]      System        SB_DFF      D       down_1           6.344        0.429 
down[3]      System        SB_DFF      D       down_2           6.344        0.429 
up[3]        System        SB_DFFE     D       up_4[3]          6.344        0.478 
down[0]      System        SB_DFF      D       down             6.344        0.548 
down[1]      System        SB_DFF      D       down_0           6.344        0.612 
up[0]        System        SB_DFF      D       up               6.344        0.612 
how[0]       System        SB_DFF      D       how_1_axb0_i     4.798        0.703 
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.449
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.344

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                3
    Starting point:                          shift_ret_1 / Q
    Ending point:                            up[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
shift_ret_1             SB_DFF      Q        Out     0.540     0.540       -         
level_0                 Net         -        -       1.599     -           1         
shift_ret_1_RNI69IQ     SB_LUT4     I1       In      -         2.139       -         
shift_ret_1_RNI69IQ     SB_LUT4     O        Out     0.400     2.539       -         
up_e_1_0[1]             Net         -        -       1.371     -           5         
up_RNO_0[2]             SB_LUT4     I3       In      -         3.910       -         
up_RNO_0[2]             SB_LUT4     O        Out     0.316     4.225       -         
up_RNO_0[2]             Net         -        -       1.371     -           1         
up_RNO[2]               SB_LUT4     I2       In      -         5.596       -         
up_RNO[2]               SB_LUT4     O        Out     0.379     5.975       -         
up_1                    Net         -        -       1.507     -           1         
up[2]                   SB_DFF      D        In      -         7.482       -         
=====================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.117

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[0]            SB_DFF      Q        Out     0.540     0.540       -         
down[0]            Net         -        -       1.599     -           8         
how_RNO_0[3]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4     O        Out     0.449     2.588       -         
N_7                Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I0       In      -         3.959       -         
how_RNO[3]         SB_LUT4     O        Out     0.449     4.408       -         
how_1[3]           Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.915       -         
================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.449
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.344

    - Propagation time:                      7.461
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.117

    Number of logic level(s):                3
    Starting point:                          shift_0[1] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
shift_0[1]              SB_DFF      Q        Out     0.540     0.540       -         
shift_0[1]              Net         -        -       1.599     -           2         
shift_ret_1_RNI69IQ     SB_LUT4     I2       In      -         2.139       -         
shift_ret_1_RNI69IQ     SB_LUT4     O        Out     0.379     2.518       -         
up_e_1_0[1]             Net         -        -       1.371     -           5         
up_RNO_0[2]             SB_LUT4     I3       In      -         3.889       -         
up_RNO_0[2]             SB_LUT4     O        Out     0.316     4.204       -         
up_RNO_0[2]             Net         -        -       1.371     -           1         
up_RNO[2]               SB_LUT4     I2       In      -         5.575       -         
up_RNO[2]               SB_LUT4     O        Out     0.379     5.954       -         
up_1                    Net         -        -       1.507     -           1         
up[2]                   SB_DFF      D        In      -         7.461       -         
=====================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.449
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.344

    - Propagation time:                      7.419
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.075

    Number of logic level(s):                3
    Starting point:                          shift_ret_1 / Q
    Ending point:                            up[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
shift_ret_1             SB_DFF      Q        Out     0.540     0.540       -         
level_0                 Net         -        -       1.599     -           1         
shift_ret_1_RNI69IQ     SB_LUT4     I1       In      -         2.139       -         
shift_ret_1_RNI69IQ     SB_LUT4     O        Out     0.400     2.539       -         
up_e_1_0[1]             Net         -        -       1.371     -           5         
up_RNO_1[2]             SB_LUT4     I3       In      -         3.910       -         
up_RNO_1[2]             SB_LUT4     O        Out     0.316     4.225       -         
up_RNO_1[2]             Net         -        -       1.371     -           1         
up_RNO[2]               SB_LUT4     I3       In      -         5.596       -         
up_RNO[2]               SB_LUT4     O        Out     0.316     5.912       -         
up_1                    Net         -        -       1.507     -           1         
up[2]                   SB_DFF      D        In      -         7.419       -         
=====================================================================================
Total path delay (propagation time + setup) of 7.524 is 1.676(22.3%) logic and 5.848(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[1]            SB_DFF      Q        Out     0.540     0.540       -         
down[1]            Net         -        -       1.599     -           6         
how_RNO_0[3]       SB_LUT4     I1       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4     O        Out     0.400     2.539       -         
N_7                Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I0       In      -         3.910       -         
how_RNO[3]         SB_LUT4     O        Out     0.449     4.359       -         
how_1[3]           Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          39 uses
SB_DFFE         2 uses
SB_LUT4         51 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   41 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 51 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 51 = 51 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:16:15 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	51
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	57
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	57/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.0 (sec)

Final Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	57/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 124
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 124
used logic cells: 57
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 76 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 13:19:38 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":33:16:33:19|Object flag is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:19:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:19:38 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:19:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:19:39 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 13:19:39 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     27   
top|level2_inferred_clock         457.9 MHz      2.184         inferred     Autoconstr_clkgroup_2     4    
top|level_inferred_clock          356.7 MHz      2.803         inferred     Autoconstr_clkgroup_3     4    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 27 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":114:0:114:5|Found inferred clock top|level2_inferred_clock which controls 4 sequential elements including down[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Found inferred clock top|level_inferred_clock which controls 4 sequential elements including up[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:19:39 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 13:19:39 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell25(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell25(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[1] (in view: ScratchLib.cell31(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[2] (in view: ScratchLib.cell31(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.61ns		  52 /        41
   2		0h:00m:00s		    -2.61ns		  52 /        41
   3		0h:00m:00s		    -2.61ns		  52 /        41

   4		0h:00m:00s		    -1.56ns		  52 /        41


@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Boundary register up[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               27         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[13]     SB_LUT4                14         up[3]               No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 13:19:40 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.867

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             155.1 MHz     131.8 MHz     6.449         7.587         -1.138     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  6.449       -1.138  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.117  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   System   |  4.903       -2.867  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
how[0]       top|CLK       SB_DFF     Q       how[0]       0.540       -2.867
how[1]       top|CLK       SB_DFF     Q       how[1]       0.540       -2.818
how[2]       top|CLK       SB_DFF     Q       how[2]       0.540       -2.797
how[3]       top|CLK       SB_DFF     Q       how[3]       0.540       -2.734
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference     Type        Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
up[2]         top|CLK       SB_DFF      D       up_1            4.798        -2.867
up[0]         top|CLK       SB_DFF      D       up              4.798        -1.117
up[3]         top|CLK       SB_DFFE     D       up_4[3]         4.798        -1.117
up_e[1]       top|CLK       SB_DFFE     D       up_e_RNO[1]     4.798        -1.117
delay[14]     top|CLK       SB_DFF      D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF      D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF      D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF      D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF      D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF      D       delay_s[9]      4.798        -0.164
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.867

    Number of logic level(s):                3
    Starting point:                          how[0] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[0]             SB_DFF      Q        Out     0.540     0.540       -         
how[0]             Net         -        -       1.599     -           8         
how_RNIU8CV[0]     SB_LUT4     I0       In      -         2.139       -         
how_RNIU8CV[0]     SB_LUT4     O        Out     0.449     2.588       -         
BIT_1[8]           Net         -        -       1.371     -           5         
up_RNO_0[2]        SB_LUT4     I0       In      -         3.959       -         
up_RNO_0[2]        SB_LUT4     O        Out     0.449     4.408       -         
up_RNO_0[2]        Net         -        -       1.371     -           1         
up_RNO[2]          SB_LUT4     I2       In      -         5.779       -         
up_RNO[2]          SB_LUT4     O        Out     0.379     6.157       -         
up_1               Net         -        -       1.507     -           1         
up[2]              SB_DFF      D        In      -         7.664       -         
================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.818

    Number of logic level(s):                3
    Starting point:                          how[1] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[1]             SB_DFF      Q        Out     0.540     0.540       -         
how[1]             Net         -        -       1.599     -           8         
how_RNIU8CV[0]     SB_LUT4     I1       In      -         2.139       -         
how_RNIU8CV[0]     SB_LUT4     O        Out     0.400     2.539       -         
BIT_1[8]           Net         -        -       1.371     -           5         
up_RNO_0[2]        SB_LUT4     I0       In      -         3.910       -         
up_RNO_0[2]        SB_LUT4     O        Out     0.449     4.359       -         
up_RNO_0[2]        Net         -        -       1.371     -           1         
up_RNO[2]          SB_LUT4     I2       In      -         5.729       -         
up_RNO[2]          SB_LUT4     O        Out     0.379     6.108       -         
up_1               Net         -        -       1.507     -           1         
up[2]              SB_DFF      D        In      -         7.615       -         
================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      7.601
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.804

    Number of logic level(s):                3
    Starting point:                          how[0] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[0]             SB_DFF      Q        Out     0.540     0.540       -         
how[0]             Net         -        -       1.599     -           8         
how_RNIU8CV[0]     SB_LUT4     I0       In      -         2.139       -         
how_RNIU8CV[0]     SB_LUT4     O        Out     0.449     2.588       -         
BIT_1[8]           Net         -        -       1.371     -           5         
up_RNO_1[2]        SB_LUT4     I0       In      -         3.959       -         
up_RNO_1[2]        SB_LUT4     O        Out     0.449     4.408       -         
up_RNO_1[2]        Net         -        -       1.371     -           1         
up_RNO[2]          SB_LUT4     I3       In      -         5.779       -         
up_RNO[2]          SB_LUT4     O        Out     0.316     6.094       -         
up_1               Net         -        -       1.507     -           1         
up[2]              SB_DFF      D        In      -         7.601       -         
================================================================================
Total path delay (propagation time + setup) of 7.706 is 1.858(24.1%) logic and 5.848(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.797

    Number of logic level(s):                3
    Starting point:                          how[2] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[2]             SB_DFF      Q        Out     0.540     0.540       -         
how[2]             Net         -        -       1.599     -           8         
how_RNIU8CV[0]     SB_LUT4     I2       In      -         2.139       -         
how_RNIU8CV[0]     SB_LUT4     O        Out     0.379     2.518       -         
BIT_1[8]           Net         -        -       1.371     -           5         
up_RNO_0[2]        SB_LUT4     I0       In      -         3.889       -         
up_RNO_0[2]        SB_LUT4     O        Out     0.449     4.338       -         
up_RNO_0[2]        Net         -        -       1.371     -           1         
up_RNO[2]          SB_LUT4     I2       In      -         5.708       -         
up_RNO[2]          SB_LUT4     O        Out     0.379     6.087       -         
up_1               Net         -        -       1.507     -           1         
up[2]              SB_DFF      D        In      -         7.594       -         
================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.798

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.755

    Number of logic level(s):                3
    Starting point:                          how[1] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[1]             SB_DFF      Q        Out     0.540     0.540       -         
how[1]             Net         -        -       1.599     -           8         
how_RNIU8CV[0]     SB_LUT4     I1       In      -         2.139       -         
how_RNIU8CV[0]     SB_LUT4     O        Out     0.400     2.539       -         
BIT_1[8]           Net         -        -       1.371     -           5         
up_RNO_1[2]        SB_LUT4     I0       In      -         3.910       -         
up_RNO_1[2]        SB_LUT4     O        Out     0.449     4.359       -         
up_RNO_1[2]        Net         -        -       1.371     -           1         
up_RNO[2]          SB_LUT4     I3       In      -         5.729       -         
up_RNO[2]          SB_LUT4     O        Out     0.316     6.045       -         
up_1               Net         -        -       1.507     -           1         
up[2]              SB_DFF      D        In      -         7.552       -         
================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                         Arrival           
Instance         Reference     Type        Pin     Net            Time        Slack 
                 Clock                                                              
------------------------------------------------------------------------------------
shift_ret_1      System        SB_DFF      Q       level_0        0.540       -1.138
down[0]          System        SB_DFF      Q       down[0]        0.540       -1.117
shift_0[1]       System        SB_DFF      Q       shift_0[1]     0.540       -1.117
down[1]          System        SB_DFF      Q       down[1]        0.540       -1.068
down[3]          System        SB_DFF      Q       down[3]        0.540       -1.068
shift_0[2]       System        SB_DFF      Q       shift_0[2]     0.540       -1.054
up[0]            System        SB_DFF      Q       up[0]          0.540       -1.047
up[3]            System        SB_DFFE     Q       up[3]          0.540       -1.019
up_e[1]          System        SB_DFFE     Q       up[1]          0.540       -0.984
shift2_ret_1     System        SB_DFF      Q       level2_0       0.540       0.527 
====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                           Required           
Instance     Reference     Type        Pin     Net              Time         Slack 
             Clock                                                                 
-----------------------------------------------------------------------------------
up[2]        System        SB_DFF      D       up_1             6.344        -1.138
how[3]       System        SB_DFF      D       how_1[3]         4.798        -1.117
how[2]       System        SB_DFF      D       how_1[2]         4.798        -1.068
down[2]      System        SB_DFF      D       down_1           6.344        0.429 
down[3]      System        SB_DFF      D       down_2           6.344        0.429 
up[3]        System        SB_DFFE     D       up_4[3]          6.344        0.478 
down[0]      System        SB_DFF      D       down             6.344        0.548 
down[1]      System        SB_DFF      D       down_0           6.344        0.612 
up[0]        System        SB_DFF      D       up               6.344        0.612 
how[0]       System        SB_DFF      D       how_1_axb0_i     4.798        0.703 
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.449
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.344

    - Propagation time:                      7.482
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                3
    Starting point:                          shift_ret_1 / Q
    Ending point:                            up[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
shift_ret_1             SB_DFF      Q        Out     0.540     0.540       -         
level_0                 Net         -        -       1.599     -           1         
shift_ret_1_RNI69IQ     SB_LUT4     I1       In      -         2.139       -         
shift_ret_1_RNI69IQ     SB_LUT4     O        Out     0.400     2.539       -         
up_e_1_0[1]             Net         -        -       1.371     -           5         
up_RNO_0[2]             SB_LUT4     I3       In      -         3.910       -         
up_RNO_0[2]             SB_LUT4     O        Out     0.316     4.225       -         
up_RNO_0[2]             Net         -        -       1.371     -           1         
up_RNO[2]               SB_LUT4     I2       In      -         5.596       -         
up_RNO[2]               SB_LUT4     O        Out     0.379     5.975       -         
up_1                    Net         -        -       1.507     -           1         
up[2]                   SB_DFF      D        In      -         7.482       -         
=====================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.117

    Number of logic level(s):                2
    Starting point:                          down[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[0]            SB_DFF      Q        Out     0.540     0.540       -         
down[0]            Net         -        -       1.599     -           8         
how_RNO_0[3]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4     O        Out     0.449     2.588       -         
N_7                Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I0       In      -         3.959       -         
how_RNO[3]         SB_LUT4     O        Out     0.449     4.408       -         
how_1[3]           Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.915       -         
================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.449
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.344

    - Propagation time:                      7.461
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.117

    Number of logic level(s):                3
    Starting point:                          shift_0[1] / Q
    Ending point:                            up[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
shift_0[1]              SB_DFF      Q        Out     0.540     0.540       -         
shift_0[1]              Net         -        -       1.599     -           2         
shift_ret_1_RNI69IQ     SB_LUT4     I2       In      -         2.139       -         
shift_ret_1_RNI69IQ     SB_LUT4     O        Out     0.379     2.518       -         
up_e_1_0[1]             Net         -        -       1.371     -           5         
up_RNO_0[2]             SB_LUT4     I3       In      -         3.889       -         
up_RNO_0[2]             SB_LUT4     O        Out     0.316     4.204       -         
up_RNO_0[2]             Net         -        -       1.371     -           1         
up_RNO[2]               SB_LUT4     I2       In      -         5.575       -         
up_RNO[2]               SB_LUT4     O        Out     0.379     5.954       -         
up_1                    Net         -        -       1.507     -           1         
up[2]                   SB_DFF      D        In      -         7.461       -         
=====================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.449
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         6.344

    - Propagation time:                      7.419
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.075

    Number of logic level(s):                3
    Starting point:                          shift_ret_1 / Q
    Ending point:                            up[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
shift_ret_1             SB_DFF      Q        Out     0.540     0.540       -         
level_0                 Net         -        -       1.599     -           1         
shift_ret_1_RNI69IQ     SB_LUT4     I1       In      -         2.139       -         
shift_ret_1_RNI69IQ     SB_LUT4     O        Out     0.400     2.539       -         
up_e_1_0[1]             Net         -        -       1.371     -           5         
up_RNO_1[2]             SB_LUT4     I3       In      -         3.910       -         
up_RNO_1[2]             SB_LUT4     O        Out     0.316     4.225       -         
up_RNO_1[2]             Net         -        -       1.371     -           1         
up_RNO[2]               SB_LUT4     I3       In      -         5.596       -         
up_RNO[2]               SB_LUT4     O        Out     0.316     5.912       -         
up_1                    Net         -        -       1.507     -           1         
up[2]                   SB_DFF      D        In      -         7.419       -         
=====================================================================================
Total path delay (propagation time + setup) of 7.524 is 1.676(22.3%) logic and 5.848(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.068

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[1]            SB_DFF      Q        Out     0.540     0.540       -         
down[1]            Net         -        -       1.599     -           6         
how_RNO_0[3]       SB_LUT4     I1       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4     O        Out     0.400     2.539       -         
N_7                Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I0       In      -         3.910       -         
how_RNO[3]         SB_LUT4     O        Out     0.449     4.359       -         
how_1[3]           Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          39 uses
SB_DFFE         2 uses
SB_LUT4         51 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   41 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 51 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 51 = 51 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:19:40 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	51
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	57
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	57/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.0 (sec)

Final Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	57/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 124
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 124
used logic cells: 57
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 76 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 13:24:17 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":33:16:33:19|Object flag is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit how[3] is always 0.
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Pruning register bit 3 of how[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:24:17 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:24:17 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:24:17 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:24:19 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 13:24:19 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     26   
top|level2_inferred_clock         619.1 MHz      1.615         inferred     Autoconstr_clkgroup_3     3    
top|level_inferred_clock          605.6 MHz      1.651         inferred     Autoconstr_clkgroup_2     3    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 26 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Found inferred clock top|level_inferred_clock which controls 3 sequential elements including up[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":114:0:114:5|Found inferred clock top|level2_inferred_clock which controls 3 sequential elements including down[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:24:19 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 13:24:19 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 
@W: MO129 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Sequential instance BIT[7] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[1] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[2] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.21ns		  41 /        37



@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":114:0:114:5|Boundary register down[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Boundary register up[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 12 clock pin(s) of sequential element(s)
0 instances converted, 12 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               25         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                12         down_e[0]           No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 13:24:20 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.068

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             197.0 MHz     167.5 MHz     5.075         5.971         -0.896     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.075       -0.896  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.068  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
delay[6]     top|CLK       SB_DFF     Q       delay[6]     0.540       -0.024
delay[7]     top|CLK       SB_DFF     Q       delay[7]     0.540       0.116 
delay[8]     top|CLK       SB_DFF     Q       delay[8]     0.540       0.256 
delay[9]     top|CLK       SB_DFF     Q       delay[9]     0.540       0.397 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF     D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF     D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF     D       delay_s[9]      4.798        -0.164
delay[8]      top|CLK       SB_DFF     D       delay_s[8]      4.798        -0.024
delay[7]      top|CLK       SB_DFF     D       delay_s[7]      4.798        0.116 
delay[6]      top|CLK       SB_DFF     D       delay_s[6]      4.798        0.256 
delay[5]      top|CLK       SB_DFF     D       delay_s[5]      4.798        0.397 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.865

    Number of logic level(s):                15
    Starting point:                          delay[0] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.840       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.156       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.663       -         
==================================================================================
Total path delay (propagation time + setup) of 5.768 is 2.859(49.6%) logic and 2.909(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[1] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[1]            SB_DFF       Q        Out     0.540     0.540       -         
delay[1]            Net          -        -       0.834     -           3         
delay_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[0] / Q
    Ending point:                            delay[13] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.386     -           2         
delay_RNO[13]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[13]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[13]         Net          -        -       1.507     -           1         
delay[13]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[2] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[2]            SB_DFF       Q        Out     0.540     0.540       -         
delay[2]            Net          -        -       0.834     -           3         
delay_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[0] / Q
    Ending point:                            delay[12] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.386     -           2         
delay_RNO[12]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[12]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[12]         Net          -        -       1.507     -           1         
delay[12]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                          Arrival           
Instance         Reference     Type        Pin     Net             Time        Slack 
                 Clock                                                               
-------------------------------------------------------------------------------------
down_e[0]        System        SB_DFFE     Q       down[0]         0.540       -1.068
down[1]          System        SB_DFF      Q       down[1]         0.540       -1.019
up_e[0]          System        SB_DFFE     Q       up[0]           0.540       -0.998
up[1]            System        SB_DFF      Q       up[1]           0.540       -0.935
shift2_ret_1     System        SB_DFF      Q       level2_0        0.540       -0.896
shift_ret_1      System        SB_DFF      Q       level_0         0.540       -0.896
shift2_0[1]      System        SB_DFF      Q       shift2_0[1]     0.540       -0.875
shift_0[1]       System        SB_DFF      Q       shift_0[1]      0.540       -0.875
shift_0[2]       System        SB_DFF      Q       shift_0[2]      0.540       -0.826
shift2_0[2]      System        SB_DFF      Q       shift2_0[2]     0.540       -0.812
=====================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                  Required           
Instance         Reference     Type        Pin     Net                     Time         Slack 
                 Clock                                                                        
----------------------------------------------------------------------------------------------
how[2]           System        SB_DFF      D       how_1[2]                4.798        -1.068
down[2]          System        SB_DFF      D       down_1                  4.970        -0.896
up[2]            System        SB_DFF      D       up_1                    4.970        -0.896
up[1]            System        SB_DFF      D       up_0                    4.970        -0.847
down[1]          System        SB_DFF      D       down_0                  4.970        -0.762
how[0]           System        SB_DFF      D       how_1_axb0_i            4.798        0.703 
how[1]           System        SB_DFF      D       how_1[1]                4.798        0.703 
down_e[0]        System        SB_DFFE     D       down_e_RNO[0]           4.970        0.924 
shift2_ret_1     System        SB_DFF      D       shift2_0_RNIJLUP[1]     4.970        0.924 
shift_ret_1      System        SB_DFF      D       shift_0_RNIETMJ[1]      4.970        0.924 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.068

    Number of logic level(s):                2
    Starting point:                          down_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down_e[0]          SB_DFFE     Q        Out     0.540     0.540       -         
down[0]            Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.449     2.588       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.959       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.359       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.019

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[1]            SB_DFF      Q        Out     0.540     0.540       -         
down[1]            Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I1       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.400     2.539       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.910       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.309       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.816       -         
================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                2
    Starting point:                          up_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up_e[0]            SB_DFFE     Q        Out     0.540     0.540       -         
up[0]              Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I2       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.379     2.518       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.889       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.288       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.795       -         
================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.935

    Number of logic level(s):                2
    Starting point:                          up[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up[1]              SB_DFF      Q        Out     0.540     0.540       -         
up[1]              Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I3       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.316     2.455       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.826       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.225       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.732       -         
================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.970

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.896

    Number of logic level(s):                2
    Starting point:                          shift2_ret_1 / Q
    Ending point:                            down[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
shift2_ret_1       SB_DFF      Q        Out     0.540     0.540       -         
level2_0           Net         -        -       1.599     -           3         
down_RNO_0[2]      SB_LUT4     I1       In      -         2.139       -         
down_RNO_0[2]      SB_LUT4     O        Out     0.400     2.539       -         
down_RNO_0[2]      Net         -        -       1.371     -           1         
down_RNO[2]        SB_LUT4     I0       In      -         3.910       -         
down_RNO[2]        SB_LUT4     O        Out     0.449     4.359       -         
down_1             Net         -        -       1.507     -           1         
down[2]            SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          35 uses
SB_DFFE         2 uses
SB_LUT4         41 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   37 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 41 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 41 = 41 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:24:20 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	47
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	47/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.1 (sec)

Final Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	47/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 47
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 47
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 13:26:34 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":33:16:33:19|Object flag is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:26:34 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:26:34 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:26:34 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:26:35 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 13:26:35 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     27   
top|level2_inferred_clock         465.5 MHz      2.148         inferred     Autoconstr_clkgroup_3     4    
top|level_inferred_clock          457.9 MHz      2.184         inferred     Autoconstr_clkgroup_2     4    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 27 sequential elements including how[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Found inferred clock top|level_inferred_clock which controls 4 sequential elements including up[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":114:0:114:5|Found inferred clock top|level2_inferred_clock which controls 4 sequential elements including down[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:26:35 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 13:26:36 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF237 :"d:\projects\fpga\blinker\reg_project.v":87:12:87:24|Generating a type rem remainder 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[1] (in view: ScratchLib.cell40(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[2] (in view: ScratchLib.cell40(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell46(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell46(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   -26.19ns		 192 /        41
   2		0h:00m:01s		   -26.19ns		 192 /        41
   3		0h:00m:01s		   -26.19ns		 191 /        41
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Replicating instance up[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":114:0:114:5|Replicating instance down[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":114:0:114:5|Replicating instance down[0] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Replicating instance up[0] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   4		0h:00m:01s		   -26.19ns		 198 /        45


   5		0h:00m:01s		   -25.71ns		 198 /        45
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
0 instances converted, 18 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               27         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                18         shift_0[1]          No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 13:26:38 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -96.216

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             195.4 MHz     166.1 MHz     5.117         6.020         -0.903     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
System    System   |  5.117       -0.903   |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -96.216  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865   |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
delay[6]     top|CLK       SB_DFF     Q       delay[6]     0.540       -0.024
delay[7]     top|CLK       SB_DFF     Q       delay[7]     0.540       0.116 
delay[8]     top|CLK       SB_DFF     Q       delay[8]     0.540       0.256 
delay[9]     top|CLK       SB_DFF     Q       delay[9]     0.540       0.397 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF     D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF     D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF     D       delay_s[9]      4.798        -0.164
delay[8]      top|CLK       SB_DFF     D       delay_s[8]      4.798        -0.024
delay[7]      top|CLK       SB_DFF     D       delay_s[7]      4.798        0.116 
delay[6]      top|CLK       SB_DFF     D       delay_s[6]      4.798        0.256 
delay[5]      top|CLK       SB_DFF     D       delay_s[5]      4.798        0.397 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.865

    Number of logic level(s):                15
    Starting point:                          delay[0] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.840       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.156       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.663       -         
==================================================================================
Total path delay (propagation time + setup) of 5.768 is 2.859(49.6%) logic and 2.909(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[1] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[1]            SB_DFF       Q        Out     0.540     0.540       -         
delay[1]            Net          -        -       0.834     -           3         
delay_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[0] / Q
    Ending point:                            delay[13] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.386     -           2         
delay_RNO[13]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[13]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[13]         Net          -        -       1.507     -           1         
delay[13]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[2] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[2]            SB_DFF       Q        Out     0.540     0.540       -         
delay[2]            Net          -        -       0.834     -           3         
delay_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[0] / Q
    Ending point:                            delay[12] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.386     -           2         
delay_RNO[12]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[12]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[12]         Net          -        -       1.507     -           1         
delay[12]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                          Arrival            
Instance         Reference     Type       Pin     Net              Time        Slack  
                 Clock                                                                
--------------------------------------------------------------------------------------
down_fast[0]     System        SB_DFF     Q       down_fast[0]     0.540       -96.216
down_fast[1]     System        SB_DFF     Q       down_fast[1]     0.540       -96.167
up_fast[0]       System        SB_DFF     Q       up_fast[0]       0.540       -96.146
up_fast[1]       System        SB_DFF     Q       up_fast[1]       0.540       -96.083
down[2]          System        SB_DFF     Q       down[2]          0.540       -96.055
up[2]            System        SB_DFF     Q       up[2]            0.540       -95.985
down[1]          System        SB_DFF     Q       down[1]          0.540       -94.473
up[1]            System        SB_DFF     Q       up[1]            0.540       -94.403
down[0]          System        SB_DFF     Q       down[0]          0.540       -94.284
up[0]            System        SB_DFF     Q       up[0]            0.540       -94.214
======================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                          Required            
Instance     Reference     Type       Pin     Net                                              Time         Slack  
             Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------
how[3]       System        SB_DFF     D       if_generate_plus\.mult1_un1_sum_axbxc3_ns        4.798        -96.216
how[0]       System        SB_DFF     D       un7_how.if_generate_plus\.mult1_un1_sum_axb0     4.798        -94.831
how[1]       System        SB_DFF     D       if_generate_plus\.mult1_un1_sum_axbxc1           4.798        -94.810
how[2]       System        SB_DFF     D       if_generate_plus\.mult1_un1_sum_axbxc2           4.798        -94.747
down[2]      System        SB_DFF     D       down_1                                           5.012        -0.903 
down[3]      System        SB_DFF     D       down_2                                           5.012        -0.903 
up[2]        System        SB_DFF     D       up_0                                             5.012        -0.903 
up[3]        System        SB_DFF     D       up_1                                             5.012        -0.903 
up[0]        System        SB_DFF     D       up_2                                             5.012        -0.805 
up[1]        System        SB_DFF     D       up                                               5.012        -0.805 
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      101.013
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -96.216

    Number of logic level(s):                135
    Starting point:                          down_fast[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
down_fast[0]                                              SB_DFF       Q        Out     0.540     0.540       -         
down_fast[0]                                              Net          -        -       1.599     -           2         
down_fast_RNIG6EH1[0]                                     SB_LUT4      I0       In      -         2.139       -         
down_fast_RNIG6EH1[0]                                     SB_LUT4      O        Out     0.449     2.588       -         
g0_0                                                      Net          -        -       1.371     -           1         
down_RNI17U02[2]                                          SB_LUT4      I1       In      -         3.959       -         
down_RNI17U02[2]                                          SB_LUT4      O        Out     0.400     4.359       -         
how\.how_ac0_3_d_1                                        Net          -        -       1.371     -           1         
down_RNIK8EF3[3]                                          SB_LUT4      I2       In      -         5.729       -         
down_RNIK8EF3[3]                                          SB_LUT4      O        Out     0.351     6.080       -         
BNC1_i_i                                                  Net          -        -       1.371     -           38        
un7_how.if_generate_plus\.mult1_un75_sum_i                SB_LUT4      I0       In      -         7.451       -         
un7_how.if_generate_plus\.mult1_un75_sum_i                SB_LUT4      O        Out     0.449     7.900       -         
un7_how.if_generate_plus\.mult1_un75_sum_i                Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1_c          SB_CARRY     I1       In      -         8.805       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1_c          SB_CARRY     CO       Out     0.229     9.034       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     CI       In      -         9.048       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     CO       Out     0.126     9.174       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CI       In      -         9.188       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.126     9.314       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         9.328       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.126     9.454       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      I3       In      -         9.840       -         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      O        Out     0.316     10.156      -         
if_generate_plus\.mult1_un82_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      I0       In      -         11.527      -         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     11.976      -         
un7_how.if_generate_plus\.mult1_un82_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     I0       In      -         12.881      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     CO       Out     0.258     13.138      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CI       In      -         13.152      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CO       Out     0.126     13.278      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CI       In      -         13.293      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.126     13.419      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         13.433      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.126     13.559      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      I3       In      -         13.945      -         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      O        Out     0.316     14.261      -         
if_generate_plus\.mult1_un89_sum_s_5                      Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      I0       In      -         15.632      -         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     16.080      -         
un7_how.if_generate_plus\.mult1_un89_sum_i[5]             Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     I0       In      -         16.985      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     CO       Out     0.258     17.243      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CI       In      -         17.257      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CO       Out     0.126     17.383      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CI       In      -         17.397      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.126     17.523      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         17.537      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.126     17.663      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      I3       In      -         18.049      -         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      O        Out     0.316     18.365      -         
if_generate_plus\.mult1_un96_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      I0       In      -         19.736      -         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     20.185      -         
un7_how.if_generate_plus\.mult1_un96_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     I0       In      -         21.090      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     CO       Out     0.258     21.347      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CI       In      -         21.361      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CO       Out     0.126     21.488      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CI       In      -         21.502      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.628      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         21.642      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.768      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      I3       In      -         22.154      -         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      O        Out     0.316     22.470      -         
if_generate_plus\.mult1_un103_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      I0       In      -         23.840      -         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     24.289      -         
un7_how.if_generate_plus\.mult1_un103_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     I0       In      -         25.194      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     CO       Out     0.258     25.452      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CI       In      -         25.466      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CO       Out     0.126     25.592      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CI       In      -         25.606      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.732      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         25.746      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.872      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      I3       In      -         26.258      -         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      O        Out     0.316     26.574      -         
if_generate_plus\.mult1_un110_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      I0       In      -         27.945      -         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     28.394      -         
un7_how.if_generate_plus\.mult1_un110_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     I0       In      -         29.299      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     CO       Out     0.258     29.556      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CI       In      -         29.570      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CO       Out     0.126     29.697      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CI       In      -         29.711      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.126     29.837      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         29.851      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.126     29.977      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      I3       In      -         30.363      -         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      O        Out     0.316     30.679      -         
if_generate_plus\.mult1_un117_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      I0       In      -         32.050      -         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     32.498      -         
un7_how.if_generate_plus\.mult1_un117_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     I0       In      -         33.403      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     CO       Out     0.258     33.661      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CI       In      -         33.675      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CO       Out     0.126     33.801      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CI       In      -         33.815      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.126     33.941      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         33.955      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.126     34.081      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      I3       In      -         34.467      -         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      O        Out     0.316     34.783      -         
if_generate_plus\.mult1_un124_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      I0       In      -         36.154      -         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     36.603      -         
un7_how.if_generate_plus\.mult1_un124_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     I0       In      -         37.508      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     CO       Out     0.258     37.765      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CI       In      -         37.779      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CO       Out     0.126     37.906      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CI       In      -         37.919      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.126     38.046      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         38.060      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.126     38.186      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      I3       In      -         38.572      -         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      O        Out     0.316     38.888      -         
if_generate_plus\.mult1_un131_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      I0       In      -         40.258      -         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     40.707      -         
un7_how.if_generate_plus\.mult1_un131_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     I0       In      -         41.612      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     CO       Out     0.258     41.870      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CI       In      -         41.884      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CO       Out     0.126     42.010      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CI       In      -         42.024      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.126     42.150      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         42.164      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.126     42.290      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      I3       In      -         42.676      -         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      O        Out     0.316     42.992      -         
if_generate_plus\.mult1_un138_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      I0       In      -         44.363      -         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     44.812      -         
un7_how.if_generate_plus\.mult1_un138_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     I0       In      -         45.717      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     CO       Out     0.258     45.974      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CI       In      -         45.988      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CO       Out     0.126     46.115      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CI       In      -         46.129      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CO       Out     0.126     46.255      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CI       In      -         46.269      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CO       Out     0.126     46.395      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      I3       In      -         46.781      -         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      O        Out     0.316     47.096      -         
if_generate_plus\.mult1_un145_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      I0       In      -         48.468      -         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     48.916      -         
un7_how.if_generate_plus\.mult1_un145_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     I0       In      -         49.821      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     CO       Out     0.258     50.079      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CI       In      -         50.093      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CO       Out     0.126     50.219      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CI       In      -         50.233      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CO       Out     0.126     50.359      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CI       In      -         50.373      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CO       Out     0.126     50.499      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      I3       In      -         50.885      -         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      O        Out     0.316     51.201      -         
if_generate_plus\.mult1_un152_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      I0       In      -         52.572      -         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     53.021      -         
un7_how.if_generate_plus\.mult1_un152_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     I0       In      -         53.926      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     CO       Out     0.258     54.183      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CI       In      -         54.197      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CO       Out     0.126     54.324      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CI       In      -         54.337      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CO       Out     0.126     54.464      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CI       In      -         54.478      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CO       Out     0.126     54.604      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      I3       In      -         54.990      -         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      O        Out     0.316     55.306      -         
if_generate_plus\.mult1_un159_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      I0       In      -         56.676      -         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     57.125      -         
un7_how.if_generate_plus\.mult1_un159_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     I0       In      -         58.030      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     CO       Out     0.258     58.288      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CI       In      -         58.302      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CO       Out     0.126     58.428      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CI       In      -         58.442      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CO       Out     0.126     58.568      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CI       In      -         58.582      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CO       Out     0.126     58.708      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      I3       In      -         59.094      -         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      O        Out     0.316     59.410      -         
if_generate_plus\.mult1_un166_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      I0       In      -         60.781      -         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     61.230      -         
un7_how.if_generate_plus\.mult1_un166_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     I0       In      -         62.135      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     CO       Out     0.258     62.392      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CI       In      -         62.406      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CO       Out     0.126     62.532      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CI       In      -         62.547      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CO       Out     0.126     62.673      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CI       In      -         62.687      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CO       Out     0.126     62.813      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      I3       In      -         63.199      -         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      O        Out     0.316     63.514      -         
if_generate_plus\.mult1_un173_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      I0       In      -         64.885      -         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     65.334      -         
un7_how.if_generate_plus\.mult1_un173_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     I0       In      -         66.239      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     CO       Out     0.258     66.497      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CI       In      -         66.511      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CO       Out     0.126     66.637      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CI       In      -         66.651      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CO       Out     0.126     66.777      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CI       In      -         66.791      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CO       Out     0.126     66.917      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      I3       In      -         67.303      -         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      O        Out     0.316     67.619      -         
if_generate_plus\.mult1_un180_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      I0       In      -         68.990      -         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     69.439      -         
un7_how.if_generate_plus\.mult1_un180_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     I0       In      -         70.344      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     CO       Out     0.258     70.601      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CI       In      -         70.615      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CO       Out     0.126     70.742      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CI       In      -         70.755      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CO       Out     0.126     70.882      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CI       In      -         70.896      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CO       Out     0.126     71.022      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      I3       In      -         71.408      -         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      O        Out     0.316     71.724      -         
if_generate_plus\.mult1_un187_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      I0       In      -         73.094      -         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     73.543      -         
un7_how.if_generate_plus\.mult1_un187_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     I0       In      -         74.448      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     CO       Out     0.258     74.706      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CI       In      -         74.720      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CO       Out     0.126     74.846      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CI       In      -         74.860      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CO       Out     0.126     74.986      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CI       In      -         75.000      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CO       Out     0.126     75.126      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      I3       In      -         75.512      -         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      O        Out     0.316     75.828      -         
if_generate_plus\.mult1_un194_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      I0       In      -         77.199      -         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     77.648      -         
un7_how.if_generate_plus\.mult1_un194_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     I0       In      -         78.553      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     CO       Out     0.258     78.810      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CI       In      -         78.824      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CO       Out     0.126     78.951      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CI       In      -         78.965      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CO       Out     0.126     79.091      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CI       In      -         79.105      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CO       Out     0.126     79.231      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      I3       In      -         79.617      -         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      O        Out     0.316     79.933      -         
if_generate_plus\.mult1_un201_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      I0       In      -         81.304      -         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     81.752      -         
un7_how.if_generate_plus\.mult1_un201_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     I0       In      -         82.657      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     CO       Out     0.258     82.915      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CI       In      -         82.929      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CO       Out     0.126     83.055      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CI       In      -         83.069      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CO       Out     0.126     83.195      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CI       In      -         83.209      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CO       Out     0.126     83.335      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      I3       In      -         83.721      -         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      O        Out     0.316     84.037      -         
if_generate_plus\.mult1_un208_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      I0       In      -         85.408      -         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     85.857      -         
un7_how.if_generate_plus\.mult1_un208_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     I0       In      -         86.762      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     CO       Out     0.258     87.019      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CI       In      -         87.033      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CO       Out     0.126     87.159      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CI       In      -         87.174      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CO       Out     0.126     87.300      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CI       In      -         87.314      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CO       Out     0.126     87.440      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      I3       In      -         87.826      -         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      O        Out     0.316     88.141      -         
if_generate_plus\.mult1_un215_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      I0       In      -         89.513      -         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     89.961      -         
un7_how.if_generate_plus\.mult1_un215_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     I0       In      -         90.866      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     CO       Out     0.258     91.124      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CI       In      -         91.138      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CO       Out     0.126     91.264      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CI       In      -         91.278      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CO       Out     0.126     91.404      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CI       In      -         91.418      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CO       Out     0.126     91.544      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      I3       In      -         91.930      -         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      O        Out     0.316     92.246      -         
if_generate_plus\.mult1_un222_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      I0       In      -         93.617      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      O        Out     0.449     94.066      -         
G_106                                                     Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     I0       In      -         94.971      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     CO       Out     0.258     95.228      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CI       In      -         95.242      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CO       Out     0.126     95.368      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2           Net          -        -       0.386     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      I3       In      -         95.754      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      O        Out     0.316     96.070      -         
if_generate_plus\.mult1_un229_sum_cry_3_s                 Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      I3       In      -         97.441      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      O        Out     0.316     97.757      -         
if_generate_plus\.mult1_un1_sum_axbxc3_x1                 Net          -        -       1.371     -           1         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      I2       In      -         99.128      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      O        Out     0.379     99.506      -         
if_generate_plus\.mult1_un1_sum_axbxc3_ns                 Net          -        -       1.507     -           1         
how[3]                                                    SB_DFF       D        In      -         101.013     -         
========================================================================================================================
Total path delay (propagation time + setup) of 101.119 is 33.069(32.7%) logic and 68.050(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      100.964
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -96.167

    Number of logic level(s):                135
    Starting point:                          down_fast[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
down_fast[1]                                              SB_DFF       Q        Out     0.540     0.540       -         
down_fast[1]                                              Net          -        -       1.599     -           3         
down_fast_RNIG6EH1[0]                                     SB_LUT4      I1       In      -         2.139       -         
down_fast_RNIG6EH1[0]                                     SB_LUT4      O        Out     0.400     2.539       -         
g0_0                                                      Net          -        -       1.371     -           1         
down_RNI17U02[2]                                          SB_LUT4      I1       In      -         3.910       -         
down_RNI17U02[2]                                          SB_LUT4      O        Out     0.400     4.309       -         
how\.how_ac0_3_d_1                                        Net          -        -       1.371     -           1         
down_RNIK8EF3[3]                                          SB_LUT4      I2       In      -         5.680       -         
down_RNIK8EF3[3]                                          SB_LUT4      O        Out     0.351     6.031       -         
BNC1_i_i                                                  Net          -        -       1.371     -           38        
un7_how.if_generate_plus\.mult1_un75_sum_i                SB_LUT4      I0       In      -         7.402       -         
un7_how.if_generate_plus\.mult1_un75_sum_i                SB_LUT4      O        Out     0.449     7.851       -         
un7_how.if_generate_plus\.mult1_un75_sum_i                Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1_c          SB_CARRY     I1       In      -         8.756       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1_c          SB_CARRY     CO       Out     0.229     8.985       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     CI       In      -         8.999       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     CO       Out     0.126     9.125       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CI       In      -         9.139       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.126     9.265       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         9.279       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.126     9.405       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      I3       In      -         9.791       -         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      O        Out     0.316     10.107      -         
if_generate_plus\.mult1_un82_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      I0       In      -         11.478      -         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     11.927      -         
un7_how.if_generate_plus\.mult1_un82_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     I0       In      -         12.832      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     CO       Out     0.258     13.089      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CI       In      -         13.103      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CO       Out     0.126     13.229      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CI       In      -         13.243      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.126     13.370      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         13.384      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.126     13.510      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      I3       In      -         13.896      -         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      O        Out     0.316     14.211      -         
if_generate_plus\.mult1_un89_sum_s_5                      Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      I0       In      -         15.582      -         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     16.031      -         
un7_how.if_generate_plus\.mult1_un89_sum_i[5]             Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     I0       In      -         16.936      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     CO       Out     0.258     17.194      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CI       In      -         17.208      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CO       Out     0.126     17.334      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CI       In      -         17.348      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.126     17.474      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         17.488      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.126     17.614      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      I3       In      -         18.000      -         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      O        Out     0.316     18.316      -         
if_generate_plus\.mult1_un96_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      I0       In      -         19.687      -         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     20.136      -         
un7_how.if_generate_plus\.mult1_un96_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     I0       In      -         21.041      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     CO       Out     0.258     21.298      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CI       In      -         21.312      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CO       Out     0.126     21.438      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CI       In      -         21.452      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.579      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         21.593      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.719      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      I3       In      -         22.105      -         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      O        Out     0.316     22.420      -         
if_generate_plus\.mult1_un103_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      I0       In      -         23.791      -         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     24.240      -         
un7_how.if_generate_plus\.mult1_un103_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     I0       In      -         25.145      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     CO       Out     0.258     25.403      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CI       In      -         25.417      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CO       Out     0.126     25.543      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CI       In      -         25.557      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.683      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         25.697      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.823      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      I3       In      -         26.209      -         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      O        Out     0.316     26.525      -         
if_generate_plus\.mult1_un110_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      I0       In      -         27.896      -         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     28.345      -         
un7_how.if_generate_plus\.mult1_un110_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     I0       In      -         29.250      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     CO       Out     0.258     29.507      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CI       In      -         29.521      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CO       Out     0.126     29.647      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CI       In      -         29.661      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.126     29.788      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         29.802      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.126     29.928      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      I3       In      -         30.314      -         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      O        Out     0.316     30.629      -         
if_generate_plus\.mult1_un117_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      I0       In      -         32.000      -         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     32.449      -         
un7_how.if_generate_plus\.mult1_un117_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     I0       In      -         33.354      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     CO       Out     0.258     33.612      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CI       In      -         33.626      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CO       Out     0.126     33.752      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CI       In      -         33.766      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.126     33.892      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         33.906      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.126     34.032      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      I3       In      -         34.418      -         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      O        Out     0.316     34.734      -         
if_generate_plus\.mult1_un124_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      I0       In      -         36.105      -         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     36.554      -         
un7_how.if_generate_plus\.mult1_un124_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     I0       In      -         37.459      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     CO       Out     0.258     37.716      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CI       In      -         37.730      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CO       Out     0.126     37.856      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CI       In      -         37.870      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.126     37.997      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         38.011      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.126     38.137      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      I3       In      -         38.523      -         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      O        Out     0.316     38.838      -         
if_generate_plus\.mult1_un131_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      I0       In      -         40.209      -         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     40.658      -         
un7_how.if_generate_plus\.mult1_un131_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     I0       In      -         41.563      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     CO       Out     0.258     41.821      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CI       In      -         41.835      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CO       Out     0.126     41.961      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CI       In      -         41.975      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.126     42.101      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         42.115      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.126     42.241      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      I3       In      -         42.627      -         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      O        Out     0.316     42.943      -         
if_generate_plus\.mult1_un138_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      I0       In      -         44.314      -         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     44.763      -         
un7_how.if_generate_plus\.mult1_un138_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     I0       In      -         45.668      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     CO       Out     0.258     45.925      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CI       In      -         45.939      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CO       Out     0.126     46.065      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CI       In      -         46.079      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CO       Out     0.126     46.206      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CI       In      -         46.220      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CO       Out     0.126     46.346      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      I3       In      -         46.732      -         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      O        Out     0.316     47.047      -         
if_generate_plus\.mult1_un145_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      I0       In      -         48.418      -         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     48.867      -         
un7_how.if_generate_plus\.mult1_un145_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     I0       In      -         49.772      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     CO       Out     0.258     50.030      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CI       In      -         50.044      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CO       Out     0.126     50.170      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CI       In      -         50.184      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CO       Out     0.126     50.310      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CI       In      -         50.324      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CO       Out     0.126     50.450      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      I3       In      -         50.836      -         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      O        Out     0.316     51.152      -         
if_generate_plus\.mult1_un152_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      I0       In      -         52.523      -         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     52.972      -         
un7_how.if_generate_plus\.mult1_un152_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     I0       In      -         53.877      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     CO       Out     0.258     54.134      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CI       In      -         54.148      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CO       Out     0.126     54.274      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CI       In      -         54.288      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CO       Out     0.126     54.415      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CI       In      -         54.429      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CO       Out     0.126     54.555      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      I3       In      -         54.941      -         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      O        Out     0.316     55.256      -         
if_generate_plus\.mult1_un159_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      I0       In      -         56.627      -         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     57.076      -         
un7_how.if_generate_plus\.mult1_un159_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     I0       In      -         57.981      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     CO       Out     0.258     58.239      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CI       In      -         58.253      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CO       Out     0.126     58.379      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CI       In      -         58.393      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CO       Out     0.126     58.519      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CI       In      -         58.533      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CO       Out     0.126     58.659      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      I3       In      -         59.045      -         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      O        Out     0.316     59.361      -         
if_generate_plus\.mult1_un166_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      I0       In      -         60.732      -         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     61.181      -         
un7_how.if_generate_plus\.mult1_un166_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     I0       In      -         62.086      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     CO       Out     0.258     62.343      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CI       In      -         62.357      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CO       Out     0.126     62.483      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CI       In      -         62.497      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CO       Out     0.126     62.624      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CI       In      -         62.638      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CO       Out     0.126     62.764      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      I3       In      -         63.150      -         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      O        Out     0.316     63.465      -         
if_generate_plus\.mult1_un173_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      I0       In      -         64.836      -         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     65.285      -         
un7_how.if_generate_plus\.mult1_un173_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     I0       In      -         66.190      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     CO       Out     0.258     66.448      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CI       In      -         66.462      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CO       Out     0.126     66.588      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CI       In      -         66.602      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CO       Out     0.126     66.728      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CI       In      -         66.742      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CO       Out     0.126     66.868      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      I3       In      -         67.254      -         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      O        Out     0.316     67.570      -         
if_generate_plus\.mult1_un180_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      I0       In      -         68.941      -         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     69.390      -         
un7_how.if_generate_plus\.mult1_un180_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     I0       In      -         70.295      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     CO       Out     0.258     70.552      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CI       In      -         70.566      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CO       Out     0.126     70.692      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CI       In      -         70.706      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CO       Out     0.126     70.833      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CI       In      -         70.847      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CO       Out     0.126     70.973      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      I3       In      -         71.359      -         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      O        Out     0.316     71.674      -         
if_generate_plus\.mult1_un187_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      I0       In      -         73.045      -         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     73.494      -         
un7_how.if_generate_plus\.mult1_un187_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     I0       In      -         74.399      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     CO       Out     0.258     74.657      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CI       In      -         74.671      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CO       Out     0.126     74.797      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CI       In      -         74.811      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CO       Out     0.126     74.937      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CI       In      -         74.951      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CO       Out     0.126     75.077      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      I3       In      -         75.463      -         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      O        Out     0.316     75.779      -         
if_generate_plus\.mult1_un194_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      I0       In      -         77.150      -         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     77.599      -         
un7_how.if_generate_plus\.mult1_un194_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     I0       In      -         78.504      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     CO       Out     0.258     78.761      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CI       In      -         78.775      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CO       Out     0.126     78.901      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CI       In      -         78.915      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CO       Out     0.126     79.042      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CI       In      -         79.056      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CO       Out     0.126     79.182      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      I3       In      -         79.568      -         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      O        Out     0.316     79.883      -         
if_generate_plus\.mult1_un201_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      I0       In      -         81.254      -         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     81.703      -         
un7_how.if_generate_plus\.mult1_un201_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     I0       In      -         82.608      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     CO       Out     0.258     82.866      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CI       In      -         82.880      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CO       Out     0.126     83.006      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CI       In      -         83.020      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CO       Out     0.126     83.146      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CI       In      -         83.160      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CO       Out     0.126     83.286      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      I3       In      -         83.672      -         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      O        Out     0.316     83.988      -         
if_generate_plus\.mult1_un208_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      I0       In      -         85.359      -         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     85.808      -         
un7_how.if_generate_plus\.mult1_un208_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     I0       In      -         86.713      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     CO       Out     0.258     86.970      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CI       In      -         86.984      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CO       Out     0.126     87.110      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CI       In      -         87.124      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CO       Out     0.126     87.251      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CI       In      -         87.265      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CO       Out     0.126     87.391      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      I3       In      -         87.777      -         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      O        Out     0.316     88.092      -         
if_generate_plus\.mult1_un215_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      I0       In      -         89.463      -         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     89.912      -         
un7_how.if_generate_plus\.mult1_un215_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     I0       In      -         90.817      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     CO       Out     0.258     91.075      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CI       In      -         91.089      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CO       Out     0.126     91.215      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CI       In      -         91.229      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CO       Out     0.126     91.355      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CI       In      -         91.369      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CO       Out     0.126     91.495      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      I3       In      -         91.881      -         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      O        Out     0.316     92.197      -         
if_generate_plus\.mult1_un222_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      I0       In      -         93.568      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      O        Out     0.449     94.017      -         
G_106                                                     Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     I0       In      -         94.922      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     CO       Out     0.258     95.179      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CI       In      -         95.193      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CO       Out     0.126     95.319      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2           Net          -        -       0.386     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      I3       In      -         95.705      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      O        Out     0.316     96.021      -         
if_generate_plus\.mult1_un229_sum_cry_3_s                 Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      I3       In      -         97.392      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      O        Out     0.316     97.708      -         
if_generate_plus\.mult1_un1_sum_axbxc3_x1                 Net          -        -       1.371     -           1         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      I2       In      -         99.079      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      O        Out     0.379     99.457      -         
if_generate_plus\.mult1_un1_sum_axbxc3_ns                 Net          -        -       1.507     -           1         
how[3]                                                    SB_DFF       D        In      -         100.964     -         
========================================================================================================================
Total path delay (propagation time + setup) of 101.069 is 33.020(32.7%) logic and 68.050(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      100.946
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -96.149

    Number of logic level(s):                135
    Starting point:                          down_fast[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
down_fast[0]                                              SB_DFF       Q        Out     0.540     0.540       -         
down_fast[0]                                              Net          -        -       1.599     -           2         
down_fast_RNIG6EH1[0]                                     SB_LUT4      I0       In      -         2.139       -         
down_fast_RNIG6EH1[0]                                     SB_LUT4      O        Out     0.449     2.588       -         
g0_0                                                      Net          -        -       1.371     -           1         
down_RNI17U02[2]                                          SB_LUT4      I1       In      -         3.959       -         
down_RNI17U02[2]                                          SB_LUT4      O        Out     0.400     4.359       -         
how\.how_ac0_3_d_1                                        Net          -        -       1.371     -           1         
down_RNIK8EF3[3]                                          SB_LUT4      I2       In      -         5.729       -         
down_RNIK8EF3[3]                                          SB_LUT4      O        Out     0.351     6.080       -         
BNC1_i_i                                                  Net          -        -       0.905     -           38        
un7_how.if_generate_plus\.mult1_un75_sum_cry_0_c          SB_CARRY     I0       In      -         6.985       -         
un7_how.if_generate_plus\.mult1_un75_sum_cry_0_c          SB_CARRY     CO       Out     0.258     7.243       -         
un7_how.if_generate_plus\.mult1_un75_sum_cry_0            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_c          SB_CARRY     CI       In      -         7.257       -         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_c          SB_CARRY     CO       Out     0.126     7.383       -         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1            Net          -        -       0.386     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_axb_3_l_fx       SB_LUT4      I3       In      -         7.769       -         
un7_how.if_generate_plus\.mult1_un82_sum_axb_3_l_fx       SB_LUT4      O        Out     0.316     8.084       -         
if_generate_plus\.mult1_un82_sum_axb_3_l_fx               Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     I0       In      -         8.989       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.258     9.247       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         9.261       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.126     9.387       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      I3       In      -         9.773       -         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      O        Out     0.316     10.089      -         
if_generate_plus\.mult1_un82_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      I0       In      -         11.460      -         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     11.909      -         
un7_how.if_generate_plus\.mult1_un82_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     I0       In      -         12.813      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     CO       Out     0.258     13.071      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CI       In      -         13.085      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CO       Out     0.126     13.211      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CI       In      -         13.225      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.126     13.351      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         13.365      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.126     13.492      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      I3       In      -         13.878      -         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      O        Out     0.316     14.193      -         
if_generate_plus\.mult1_un89_sum_s_5                      Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      I0       In      -         15.564      -         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     16.013      -         
un7_how.if_generate_plus\.mult1_un89_sum_i[5]             Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     I0       In      -         16.918      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     CO       Out     0.258     17.176      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CI       In      -         17.189      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CO       Out     0.126     17.316      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CI       In      -         17.330      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.126     17.456      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         17.470      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.126     17.596      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      I3       In      -         17.982      -         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      O        Out     0.316     18.298      -         
if_generate_plus\.mult1_un96_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      I0       In      -         19.669      -         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     20.118      -         
un7_how.if_generate_plus\.mult1_un96_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     I0       In      -         21.023      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     CO       Out     0.258     21.280      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CI       In      -         21.294      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CO       Out     0.126     21.420      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CI       In      -         21.434      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.560      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         21.574      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.701      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      I3       In      -         22.087      -         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      O        Out     0.316     22.402      -         
if_generate_plus\.mult1_un103_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      I0       In      -         23.773      -         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     24.222      -         
un7_how.if_generate_plus\.mult1_un103_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     I0       In      -         25.127      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     CO       Out     0.258     25.384      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CI       In      -         25.398      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CO       Out     0.126     25.525      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CI       In      -         25.539      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.665      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         25.679      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.805      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      I3       In      -         26.191      -         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      O        Out     0.316     26.507      -         
if_generate_plus\.mult1_un110_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      I0       In      -         27.878      -         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     28.326      -         
un7_how.if_generate_plus\.mult1_un110_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     I0       In      -         29.232      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     CO       Out     0.258     29.489      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CI       In      -         29.503      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CO       Out     0.126     29.629      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CI       In      -         29.643      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.126     29.769      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         29.783      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.126     29.910      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      I3       In      -         30.296      -         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      O        Out     0.316     30.611      -         
if_generate_plus\.mult1_un117_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      I0       In      -         31.982      -         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     32.431      -         
un7_how.if_generate_plus\.mult1_un117_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     I0       In      -         33.336      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     CO       Out     0.258     33.593      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CI       In      -         33.608      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CO       Out     0.126     33.734      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CI       In      -         33.748      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.126     33.874      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         33.888      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.126     34.014      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      I3       In      -         34.400      -         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      O        Out     0.316     34.716      -         
if_generate_plus\.mult1_un124_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      I0       In      -         36.087      -         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     36.535      -         
un7_how.if_generate_plus\.mult1_un124_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     I0       In      -         37.441      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     CO       Out     0.258     37.698      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CI       In      -         37.712      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CO       Out     0.126     37.838      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CI       In      -         37.852      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.126     37.978      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         37.992      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.126     38.119      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      I3       In      -         38.505      -         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      O        Out     0.316     38.820      -         
if_generate_plus\.mult1_un131_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      I0       In      -         40.191      -         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     40.640      -         
un7_how.if_generate_plus\.mult1_un131_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     I0       In      -         41.545      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     CO       Out     0.258     41.803      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CI       In      -         41.816      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CO       Out     0.126     41.943      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CI       In      -         41.957      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.126     42.083      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         42.097      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.126     42.223      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      I3       In      -         42.609      -         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      O        Out     0.316     42.925      -         
if_generate_plus\.mult1_un138_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      I0       In      -         44.296      -         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     44.745      -         
un7_how.if_generate_plus\.mult1_un138_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     I0       In      -         45.650      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     CO       Out     0.258     45.907      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CI       In      -         45.921      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CO       Out     0.126     46.047      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CI       In      -         46.061      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CO       Out     0.126     46.187      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CI       In      -         46.201      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CO       Out     0.126     46.328      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      I3       In      -         46.714      -         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      O        Out     0.316     47.029      -         
if_generate_plus\.mult1_un145_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      I0       In      -         48.400      -         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     48.849      -         
un7_how.if_generate_plus\.mult1_un145_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     I0       In      -         49.754      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     CO       Out     0.258     50.011      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CI       In      -         50.026      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CO       Out     0.126     50.152      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CI       In      -         50.166      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CO       Out     0.126     50.292      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CI       In      -         50.306      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CO       Out     0.126     50.432      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      I3       In      -         50.818      -         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      O        Out     0.316     51.134      -         
if_generate_plus\.mult1_un152_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      I0       In      -         52.505      -         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     52.953      -         
un7_how.if_generate_plus\.mult1_un152_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     I0       In      -         53.858      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     CO       Out     0.258     54.116      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CI       In      -         54.130      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CO       Out     0.126     54.256      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CI       In      -         54.270      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CO       Out     0.126     54.396      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CI       In      -         54.410      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CO       Out     0.126     54.537      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      I3       In      -         54.923      -         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      O        Out     0.316     55.238      -         
if_generate_plus\.mult1_un159_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      I0       In      -         56.609      -         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     57.058      -         
un7_how.if_generate_plus\.mult1_un159_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     I0       In      -         57.963      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     CO       Out     0.258     58.221      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CI       In      -         58.234      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CO       Out     0.126     58.361      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CI       In      -         58.375      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CO       Out     0.126     58.501      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CI       In      -         58.515      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CO       Out     0.126     58.641      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      I3       In      -         59.027      -         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      O        Out     0.316     59.343      -         
if_generate_plus\.mult1_un166_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      I0       In      -         60.714      -         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     61.163      -         
un7_how.if_generate_plus\.mult1_un166_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     I0       In      -         62.068      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     CO       Out     0.258     62.325      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CI       In      -         62.339      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CO       Out     0.126     62.465      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CI       In      -         62.479      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CO       Out     0.126     62.605      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CI       In      -         62.619      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CO       Out     0.126     62.746      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      I3       In      -         63.132      -         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      O        Out     0.316     63.447      -         
if_generate_plus\.mult1_un173_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      I0       In      -         64.818      -         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     65.267      -         
un7_how.if_generate_plus\.mult1_un173_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     I0       In      -         66.172      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     CO       Out     0.258     66.430      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CI       In      -         66.444      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CO       Out     0.126     66.570      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CI       In      -         66.584      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CO       Out     0.126     66.710      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CI       In      -         66.724      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CO       Out     0.126     66.850      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      I3       In      -         67.236      -         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      O        Out     0.316     67.552      -         
if_generate_plus\.mult1_un180_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      I0       In      -         68.923      -         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     69.371      -         
un7_how.if_generate_plus\.mult1_un180_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     I0       In      -         70.276      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     CO       Out     0.258     70.534      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CI       In      -         70.548      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CO       Out     0.126     70.674      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CI       In      -         70.688      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CO       Out     0.126     70.814      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CI       In      -         70.828      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CO       Out     0.126     70.955      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      I3       In      -         71.341      -         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      O        Out     0.316     71.656      -         
if_generate_plus\.mult1_un187_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      I0       In      -         73.027      -         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     73.476      -         
un7_how.if_generate_plus\.mult1_un187_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     I0       In      -         74.381      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     CO       Out     0.258     74.638      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CI       In      -         74.653      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CO       Out     0.126     74.779      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CI       In      -         74.793      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CO       Out     0.126     74.919      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CI       In      -         74.933      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CO       Out     0.126     75.059      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      I3       In      -         75.445      -         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      O        Out     0.316     75.761      -         
if_generate_plus\.mult1_un194_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      I0       In      -         77.132      -         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     77.581      -         
un7_how.if_generate_plus\.mult1_un194_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     I0       In      -         78.486      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     CO       Out     0.258     78.743      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CI       In      -         78.757      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CO       Out     0.126     78.883      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CI       In      -         78.897      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CO       Out     0.126     79.023      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CI       In      -         79.037      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CO       Out     0.126     79.164      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      I3       In      -         79.550      -         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      O        Out     0.316     79.865      -         
if_generate_plus\.mult1_un201_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      I0       In      -         81.236      -         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     81.685      -         
un7_how.if_generate_plus\.mult1_un201_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     I0       In      -         82.590      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     CO       Out     0.258     82.847      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CI       In      -         82.862      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CO       Out     0.126     82.988      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CI       In      -         83.002      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CO       Out     0.126     83.128      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CI       In      -         83.142      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CO       Out     0.126     83.268      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      I3       In      -         83.654      -         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      O        Out     0.316     83.970      -         
if_generate_plus\.mult1_un208_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      I0       In      -         85.341      -         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     85.790      -         
un7_how.if_generate_plus\.mult1_un208_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     I0       In      -         86.695      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     CO       Out     0.258     86.952      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CI       In      -         86.966      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CO       Out     0.126     87.092      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CI       In      -         87.106      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CO       Out     0.126     87.232      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CI       In      -         87.246      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CO       Out     0.126     87.373      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      I3       In      -         87.759      -         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      O        Out     0.316     88.074      -         
if_generate_plus\.mult1_un215_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      I0       In      -         89.445      -         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     89.894      -         
un7_how.if_generate_plus\.mult1_un215_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     I0       In      -         90.799      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     CO       Out     0.258     91.057      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CI       In      -         91.070      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CO       Out     0.126     91.197      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CI       In      -         91.211      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CO       Out     0.126     91.337      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CI       In      -         91.351      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CO       Out     0.126     91.477      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      I3       In      -         91.863      -         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      O        Out     0.316     92.179      -         
if_generate_plus\.mult1_un222_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      I0       In      -         93.550      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      O        Out     0.449     93.999      -         
G_106                                                     Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     I0       In      -         94.903      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     CO       Out     0.258     95.161      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CI       In      -         95.175      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CO       Out     0.126     95.301      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2           Net          -        -       0.386     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      I3       In      -         95.687      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      O        Out     0.316     96.003      -         
if_generate_plus\.mult1_un229_sum_cry_3_s                 Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      I3       In      -         97.374      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      O        Out     0.316     97.689      -         
if_generate_plus\.mult1_un1_sum_axbxc3_x1                 Net          -        -       1.371     -           1         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      I2       In      -         99.060      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      O        Out     0.379     99.439      -         
if_generate_plus\.mult1_un1_sum_axbxc3_ns                 Net          -        -       1.507     -           1         
how[3]                                                    SB_DFF       D        In      -         100.946     -         
========================================================================================================================
Total path delay (propagation time + setup) of 101.051 is 33.095(32.8%) logic and 67.956(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      100.943
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -96.146

    Number of logic level(s):                135
    Starting point:                          up_fast[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
up_fast[0]                                                SB_DFF       Q        Out     0.540     0.540       -         
up_fast[0]                                                Net          -        -       1.599     -           2         
down_fast_RNIG6EH1[0]                                     SB_LUT4      I2       In      -         2.139       -         
down_fast_RNIG6EH1[0]                                     SB_LUT4      O        Out     0.379     2.518       -         
g0_0                                                      Net          -        -       1.371     -           1         
down_RNI17U02[2]                                          SB_LUT4      I1       In      -         3.889       -         
down_RNI17U02[2]                                          SB_LUT4      O        Out     0.400     4.288       -         
how\.how_ac0_3_d_1                                        Net          -        -       1.371     -           1         
down_RNIK8EF3[3]                                          SB_LUT4      I2       In      -         5.659       -         
down_RNIK8EF3[3]                                          SB_LUT4      O        Out     0.351     6.010       -         
BNC1_i_i                                                  Net          -        -       1.371     -           38        
un7_how.if_generate_plus\.mult1_un75_sum_i                SB_LUT4      I0       In      -         7.381       -         
un7_how.if_generate_plus\.mult1_un75_sum_i                SB_LUT4      O        Out     0.449     7.830       -         
un7_how.if_generate_plus\.mult1_un75_sum_i                Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1_c          SB_CARRY     I1       In      -         8.735       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1_c          SB_CARRY     CO       Out     0.229     8.964       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     CI       In      -         8.978       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     CO       Out     0.126     9.104       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CI       In      -         9.118       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.126     9.244       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         9.258       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.126     9.384       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      I3       In      -         9.770       -         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      O        Out     0.316     10.086      -         
if_generate_plus\.mult1_un82_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      I0       In      -         11.457      -         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     11.906      -         
un7_how.if_generate_plus\.mult1_un82_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     I0       In      -         12.811      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     CO       Out     0.258     13.068      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CI       In      -         13.082      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CO       Out     0.126     13.208      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CI       In      -         13.222      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.126     13.349      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         13.363      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.126     13.489      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      I3       In      -         13.875      -         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      O        Out     0.316     14.190      -         
if_generate_plus\.mult1_un89_sum_s_5                      Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      I0       In      -         15.561      -         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     16.010      -         
un7_how.if_generate_plus\.mult1_un89_sum_i[5]             Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     I0       In      -         16.915      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     CO       Out     0.258     17.173      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CI       In      -         17.187      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CO       Out     0.126     17.313      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CI       In      -         17.327      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.126     17.453      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         17.467      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.126     17.593      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      I3       In      -         17.979      -         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      O        Out     0.316     18.295      -         
if_generate_plus\.mult1_un96_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      I0       In      -         19.666      -         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     20.115      -         
un7_how.if_generate_plus\.mult1_un96_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     I0       In      -         21.020      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     CO       Out     0.258     21.277      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CI       In      -         21.291      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CO       Out     0.126     21.417      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CI       In      -         21.431      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.558      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         21.572      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.698      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      I3       In      -         22.084      -         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      O        Out     0.316     22.399      -         
if_generate_plus\.mult1_un103_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      I0       In      -         23.770      -         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     24.219      -         
un7_how.if_generate_plus\.mult1_un103_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     I0       In      -         25.124      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     CO       Out     0.258     25.382      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CI       In      -         25.396      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CO       Out     0.126     25.522      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CI       In      -         25.536      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.662      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         25.676      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.802      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      I3       In      -         26.188      -         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      O        Out     0.316     26.504      -         
if_generate_plus\.mult1_un110_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      I0       In      -         27.875      -         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     28.324      -         
un7_how.if_generate_plus\.mult1_un110_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     I0       In      -         29.229      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     CO       Out     0.258     29.486      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CI       In      -         29.500      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CO       Out     0.126     29.626      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CI       In      -         29.640      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.126     29.767      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         29.781      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.126     29.907      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      I3       In      -         30.293      -         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      O        Out     0.316     30.608      -         
if_generate_plus\.mult1_un117_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      I0       In      -         31.979      -         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     32.428      -         
un7_how.if_generate_plus\.mult1_un117_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     I0       In      -         33.333      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     CO       Out     0.258     33.591      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CI       In      -         33.605      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CO       Out     0.126     33.731      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CI       In      -         33.745      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.126     33.871      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         33.885      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.126     34.011      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      I3       In      -         34.397      -         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      O        Out     0.316     34.713      -         
if_generate_plus\.mult1_un124_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      I0       In      -         36.084      -         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     36.533      -         
un7_how.if_generate_plus\.mult1_un124_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     I0       In      -         37.438      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     CO       Out     0.258     37.695      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CI       In      -         37.709      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CO       Out     0.126     37.835      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CI       In      -         37.849      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.126     37.976      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         37.990      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.126     38.116      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      I3       In      -         38.502      -         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      O        Out     0.316     38.817      -         
if_generate_plus\.mult1_un131_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      I0       In      -         40.188      -         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     40.637      -         
un7_how.if_generate_plus\.mult1_un131_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     I0       In      -         41.542      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     CO       Out     0.258     41.800      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CI       In      -         41.814      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CO       Out     0.126     41.940      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CI       In      -         41.954      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.126     42.080      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         42.094      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.126     42.220      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      I3       In      -         42.606      -         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      O        Out     0.316     42.922      -         
if_generate_plus\.mult1_un138_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      I0       In      -         44.293      -         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     44.742      -         
un7_how.if_generate_plus\.mult1_un138_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     I0       In      -         45.647      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     CO       Out     0.258     45.904      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CI       In      -         45.918      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CO       Out     0.126     46.044      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CI       In      -         46.058      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CO       Out     0.126     46.185      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CI       In      -         46.199      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CO       Out     0.126     46.325      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      I3       In      -         46.711      -         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      O        Out     0.316     47.026      -         
if_generate_plus\.mult1_un145_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      I0       In      -         48.397      -         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     48.846      -         
un7_how.if_generate_plus\.mult1_un145_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     I0       In      -         49.751      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     CO       Out     0.258     50.009      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CI       In      -         50.023      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CO       Out     0.126     50.149      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CI       In      -         50.163      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CO       Out     0.126     50.289      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CI       In      -         50.303      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CO       Out     0.126     50.429      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      I3       In      -         50.815      -         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      O        Out     0.316     51.131      -         
if_generate_plus\.mult1_un152_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      I0       In      -         52.502      -         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     52.951      -         
un7_how.if_generate_plus\.mult1_un152_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     I0       In      -         53.856      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     CO       Out     0.258     54.113      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CI       In      -         54.127      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CO       Out     0.126     54.253      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CI       In      -         54.267      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CO       Out     0.126     54.394      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CI       In      -         54.408      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CO       Out     0.126     54.534      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      I3       In      -         54.920      -         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      O        Out     0.316     55.235      -         
if_generate_plus\.mult1_un159_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      I0       In      -         56.606      -         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     57.055      -         
un7_how.if_generate_plus\.mult1_un159_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     I0       In      -         57.960      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     CO       Out     0.258     58.218      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CI       In      -         58.232      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CO       Out     0.126     58.358      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CI       In      -         58.372      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CO       Out     0.126     58.498      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CI       In      -         58.512      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CO       Out     0.126     58.638      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      I3       In      -         59.024      -         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      O        Out     0.316     59.340      -         
if_generate_plus\.mult1_un166_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      I0       In      -         60.711      -         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     61.160      -         
un7_how.if_generate_plus\.mult1_un166_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     I0       In      -         62.065      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     CO       Out     0.258     62.322      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CI       In      -         62.336      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CO       Out     0.126     62.462      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CI       In      -         62.476      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CO       Out     0.126     62.603      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CI       In      -         62.617      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CO       Out     0.126     62.743      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      I3       In      -         63.129      -         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      O        Out     0.316     63.444      -         
if_generate_plus\.mult1_un173_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      I0       In      -         64.815      -         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     65.264      -         
un7_how.if_generate_plus\.mult1_un173_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     I0       In      -         66.169      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     CO       Out     0.258     66.427      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CI       In      -         66.441      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CO       Out     0.126     66.567      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CI       In      -         66.581      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CO       Out     0.126     66.707      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CI       In      -         66.721      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CO       Out     0.126     66.847      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      I3       In      -         67.233      -         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      O        Out     0.316     67.549      -         
if_generate_plus\.mult1_un180_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      I0       In      -         68.920      -         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     69.369      -         
un7_how.if_generate_plus\.mult1_un180_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     I0       In      -         70.274      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     CO       Out     0.258     70.531      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CI       In      -         70.545      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CO       Out     0.126     70.671      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CI       In      -         70.685      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CO       Out     0.126     70.812      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CI       In      -         70.826      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CO       Out     0.126     70.952      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      I3       In      -         71.338      -         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      O        Out     0.316     71.653      -         
if_generate_plus\.mult1_un187_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      I0       In      -         73.024      -         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     73.473      -         
un7_how.if_generate_plus\.mult1_un187_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     I0       In      -         74.378      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     CO       Out     0.258     74.636      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CI       In      -         74.650      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CO       Out     0.126     74.776      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CI       In      -         74.790      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CO       Out     0.126     74.916      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CI       In      -         74.930      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CO       Out     0.126     75.056      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      I3       In      -         75.442      -         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      O        Out     0.316     75.758      -         
if_generate_plus\.mult1_un194_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      I0       In      -         77.129      -         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     77.578      -         
un7_how.if_generate_plus\.mult1_un194_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     I0       In      -         78.483      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     CO       Out     0.258     78.740      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CI       In      -         78.754      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CO       Out     0.126     78.880      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CI       In      -         78.894      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CO       Out     0.126     79.021      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CI       In      -         79.035      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CO       Out     0.126     79.161      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      I3       In      -         79.547      -         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      O        Out     0.316     79.862      -         
if_generate_plus\.mult1_un201_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      I0       In      -         81.233      -         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     81.682      -         
un7_how.if_generate_plus\.mult1_un201_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     I0       In      -         82.587      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     CO       Out     0.258     82.845      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CI       In      -         82.859      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CO       Out     0.126     82.985      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CI       In      -         82.999      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CO       Out     0.126     83.125      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CI       In      -         83.139      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CO       Out     0.126     83.265      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      I3       In      -         83.651      -         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      O        Out     0.316     83.967      -         
if_generate_plus\.mult1_un208_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      I0       In      -         85.338      -         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     85.787      -         
un7_how.if_generate_plus\.mult1_un208_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     I0       In      -         86.692      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     CO       Out     0.258     86.949      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CI       In      -         86.963      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CO       Out     0.126     87.089      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CI       In      -         87.103      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CO       Out     0.126     87.230      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CI       In      -         87.244      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CO       Out     0.126     87.370      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      I3       In      -         87.756      -         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      O        Out     0.316     88.071      -         
if_generate_plus\.mult1_un215_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      I0       In      -         89.442      -         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     89.891      -         
un7_how.if_generate_plus\.mult1_un215_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     I0       In      -         90.796      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     CO       Out     0.258     91.054      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CI       In      -         91.068      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CO       Out     0.126     91.194      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CI       In      -         91.208      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CO       Out     0.126     91.334      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CI       In      -         91.348      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CO       Out     0.126     91.474      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      I3       In      -         91.860      -         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      O        Out     0.316     92.176      -         
if_generate_plus\.mult1_un222_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      I0       In      -         93.547      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      O        Out     0.449     93.996      -         
G_106                                                     Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     I0       In      -         94.901      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     CO       Out     0.258     95.158      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CI       In      -         95.172      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CO       Out     0.126     95.298      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2           Net          -        -       0.386     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      I3       In      -         95.684      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      O        Out     0.316     96.000      -         
if_generate_plus\.mult1_un229_sum_cry_3_s                 Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      I3       In      -         97.371      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      O        Out     0.316     97.687      -         
if_generate_plus\.mult1_un1_sum_axbxc3_x1                 Net          -        -       1.371     -           1         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      I2       In      -         99.058      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      O        Out     0.379     99.436      -         
if_generate_plus\.mult1_un1_sum_axbxc3_ns                 Net          -        -       1.507     -           1         
how[3]                                                    SB_DFF       D        In      -         100.943     -         
========================================================================================================================
Total path delay (propagation time + setup) of 101.048 is 32.999(32.7%) logic and 68.050(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      100.936
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -96.139

    Number of logic level(s):                134
    Starting point:                          down_fast[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
down_fast[0]                                              SB_DFF       Q        Out     0.540     0.540       -         
down_fast[0]                                              Net          -        -       1.599     -           2         
down_fast_RNIG6EH1[0]                                     SB_LUT4      I0       In      -         2.139       -         
down_fast_RNIG6EH1[0]                                     SB_LUT4      O        Out     0.449     2.588       -         
g0_0                                                      Net          -        -       1.371     -           1         
down_RNI17U02[2]                                          SB_LUT4      I1       In      -         3.959       -         
down_RNI17U02[2]                                          SB_LUT4      O        Out     0.400     4.359       -         
how\.how_ac0_3_d_1                                        Net          -        -       1.371     -           1         
down_RNIK8EF3[3]                                          SB_LUT4      I2       In      -         5.729       -         
down_RNIK8EF3[3]                                          SB_LUT4      O        Out     0.351     6.080       -         
BNC1_i_i                                                  Net          -        -       1.371     -           38        
un7_how.if_generate_plus\.mult1_un75_sum_i                SB_LUT4      I0       In      -         7.451       -         
un7_how.if_generate_plus\.mult1_un75_sum_i                SB_LUT4      O        Out     0.449     7.900       -         
un7_how.if_generate_plus\.mult1_un75_sum_i                Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1_c          SB_CARRY     I1       In      -         8.805       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1_c          SB_CARRY     CO       Out     0.229     9.034       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     CI       In      -         9.048       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     CO       Out     0.126     9.174       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CI       In      -         9.188       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.126     9.314       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         9.328       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.126     9.454       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      I3       In      -         9.840       -         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      O        Out     0.316     10.156      -         
if_generate_plus\.mult1_un82_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      I0       In      -         11.527      -         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     11.976      -         
un7_how.if_generate_plus\.mult1_un82_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     I0       In      -         12.881      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     CO       Out     0.258     13.138      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CI       In      -         13.152      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CO       Out     0.126     13.278      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CI       In      -         13.293      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.126     13.419      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         13.433      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.126     13.559      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      I3       In      -         13.945      -         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      O        Out     0.316     14.261      -         
if_generate_plus\.mult1_un89_sum_s_5                      Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      I0       In      -         15.632      -         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     16.080      -         
un7_how.if_generate_plus\.mult1_un89_sum_i[5]             Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     I0       In      -         16.985      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     CO       Out     0.258     17.243      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CI       In      -         17.257      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CO       Out     0.126     17.383      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CI       In      -         17.397      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.126     17.523      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         17.537      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.126     17.663      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      I3       In      -         18.049      -         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      O        Out     0.316     18.365      -         
if_generate_plus\.mult1_un96_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      I0       In      -         19.736      -         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     20.185      -         
un7_how.if_generate_plus\.mult1_un96_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     I0       In      -         21.090      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     CO       Out     0.258     21.347      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CI       In      -         21.361      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CO       Out     0.126     21.488      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CI       In      -         21.502      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.628      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         21.642      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.768      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      I3       In      -         22.154      -         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      O        Out     0.316     22.470      -         
if_generate_plus\.mult1_un103_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      I0       In      -         23.840      -         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     24.289      -         
un7_how.if_generate_plus\.mult1_un103_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     I0       In      -         25.194      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     CO       Out     0.258     25.452      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CI       In      -         25.466      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CO       Out     0.126     25.592      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CI       In      -         25.606      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.732      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         25.746      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.872      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      I3       In      -         26.258      -         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      O        Out     0.316     26.574      -         
if_generate_plus\.mult1_un110_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      I0       In      -         27.945      -         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     28.394      -         
un7_how.if_generate_plus\.mult1_un110_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     I0       In      -         29.299      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     CO       Out     0.258     29.556      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CI       In      -         29.570      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CO       Out     0.126     29.697      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CI       In      -         29.711      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.126     29.837      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         29.851      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.126     29.977      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      I3       In      -         30.363      -         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      O        Out     0.316     30.679      -         
if_generate_plus\.mult1_un117_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      I0       In      -         32.050      -         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     32.498      -         
un7_how.if_generate_plus\.mult1_un117_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     I0       In      -         33.403      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     CO       Out     0.258     33.661      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CI       In      -         33.675      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CO       Out     0.126     33.801      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CI       In      -         33.815      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.126     33.941      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         33.955      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.126     34.081      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      I3       In      -         34.467      -         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      O        Out     0.316     34.783      -         
if_generate_plus\.mult1_un124_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      I0       In      -         36.154      -         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     36.603      -         
un7_how.if_generate_plus\.mult1_un124_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     I0       In      -         37.508      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     CO       Out     0.258     37.765      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CI       In      -         37.779      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CO       Out     0.126     37.906      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CI       In      -         37.919      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.126     38.046      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         38.060      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.126     38.186      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      I3       In      -         38.572      -         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      O        Out     0.316     38.888      -         
if_generate_plus\.mult1_un131_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      I0       In      -         40.258      -         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     40.707      -         
un7_how.if_generate_plus\.mult1_un131_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     I0       In      -         41.612      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     CO       Out     0.258     41.870      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CI       In      -         41.884      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CO       Out     0.126     42.010      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CI       In      -         42.024      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.126     42.150      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         42.164      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.126     42.290      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      I3       In      -         42.676      -         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      O        Out     0.316     42.992      -         
if_generate_plus\.mult1_un138_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      I0       In      -         44.363      -         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     44.812      -         
un7_how.if_generate_plus\.mult1_un138_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     I0       In      -         45.717      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     CO       Out     0.258     45.974      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CI       In      -         45.988      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CO       Out     0.126     46.115      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CI       In      -         46.129      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CO       Out     0.126     46.255      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CI       In      -         46.269      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CO       Out     0.126     46.395      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      I3       In      -         46.781      -         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      O        Out     0.316     47.096      -         
if_generate_plus\.mult1_un145_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      I0       In      -         48.468      -         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     48.916      -         
un7_how.if_generate_plus\.mult1_un145_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     I0       In      -         49.821      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     CO       Out     0.258     50.079      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CI       In      -         50.093      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CO       Out     0.126     50.219      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CI       In      -         50.233      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CO       Out     0.126     50.359      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CI       In      -         50.373      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CO       Out     0.126     50.499      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      I3       In      -         50.885      -         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      O        Out     0.316     51.201      -         
if_generate_plus\.mult1_un152_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      I0       In      -         52.572      -         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     53.021      -         
un7_how.if_generate_plus\.mult1_un152_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     I0       In      -         53.926      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     CO       Out     0.258     54.183      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CI       In      -         54.197      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CO       Out     0.126     54.324      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CI       In      -         54.337      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CO       Out     0.126     54.464      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CI       In      -         54.478      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CO       Out     0.126     54.604      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      I3       In      -         54.990      -         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      O        Out     0.316     55.306      -         
if_generate_plus\.mult1_un159_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      I0       In      -         56.676      -         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     57.125      -         
un7_how.if_generate_plus\.mult1_un159_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     I0       In      -         58.030      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     CO       Out     0.258     58.288      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CI       In      -         58.302      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CO       Out     0.126     58.428      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CI       In      -         58.442      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CO       Out     0.126     58.568      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CI       In      -         58.582      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CO       Out     0.126     58.708      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      I3       In      -         59.094      -         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      O        Out     0.316     59.410      -         
if_generate_plus\.mult1_un166_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      I0       In      -         60.781      -         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     61.230      -         
un7_how.if_generate_plus\.mult1_un166_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     I0       In      -         62.135      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     CO       Out     0.258     62.392      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CI       In      -         62.406      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CO       Out     0.126     62.532      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CI       In      -         62.547      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CO       Out     0.126     62.673      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CI       In      -         62.687      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CO       Out     0.126     62.813      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      I3       In      -         63.199      -         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      O        Out     0.316     63.514      -         
if_generate_plus\.mult1_un173_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      I0       In      -         64.885      -         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     65.334      -         
un7_how.if_generate_plus\.mult1_un173_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     I0       In      -         66.239      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     CO       Out     0.258     66.497      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CI       In      -         66.511      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CO       Out     0.126     66.637      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CI       In      -         66.651      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CO       Out     0.126     66.777      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CI       In      -         66.791      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CO       Out     0.126     66.917      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      I3       In      -         67.303      -         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      O        Out     0.316     67.619      -         
if_generate_plus\.mult1_un180_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      I0       In      -         68.990      -         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     69.439      -         
un7_how.if_generate_plus\.mult1_un180_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     I0       In      -         70.344      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     CO       Out     0.258     70.601      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CI       In      -         70.615      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CO       Out     0.126     70.742      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CI       In      -         70.755      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CO       Out     0.126     70.882      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CI       In      -         70.896      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CO       Out     0.126     71.022      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      I3       In      -         71.408      -         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      O        Out     0.316     71.724      -         
if_generate_plus\.mult1_un187_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      I0       In      -         73.094      -         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     73.543      -         
un7_how.if_generate_plus\.mult1_un187_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     I0       In      -         74.448      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     CO       Out     0.258     74.706      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CI       In      -         74.720      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CO       Out     0.126     74.846      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CI       In      -         74.860      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CO       Out     0.126     74.986      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CI       In      -         75.000      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CO       Out     0.126     75.126      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      I3       In      -         75.512      -         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      O        Out     0.316     75.828      -         
if_generate_plus\.mult1_un194_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      I0       In      -         77.199      -         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     77.648      -         
un7_how.if_generate_plus\.mult1_un194_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     I0       In      -         78.553      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     CO       Out     0.258     78.810      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CI       In      -         78.824      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CO       Out     0.126     78.951      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CI       In      -         78.965      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CO       Out     0.126     79.091      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CI       In      -         79.105      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CO       Out     0.126     79.231      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      I3       In      -         79.617      -         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      O        Out     0.316     79.933      -         
if_generate_plus\.mult1_un201_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      I0       In      -         81.304      -         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     81.752      -         
un7_how.if_generate_plus\.mult1_un201_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     I0       In      -         82.657      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     CO       Out     0.258     82.915      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CI       In      -         82.929      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CO       Out     0.126     83.055      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CI       In      -         83.069      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CO       Out     0.126     83.195      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CI       In      -         83.209      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CO       Out     0.126     83.335      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      I3       In      -         83.721      -         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      O        Out     0.316     84.037      -         
if_generate_plus\.mult1_un208_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      I0       In      -         85.408      -         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     85.857      -         
un7_how.if_generate_plus\.mult1_un208_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     I0       In      -         86.762      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     CO       Out     0.258     87.019      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CI       In      -         87.033      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CO       Out     0.126     87.159      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CI       In      -         87.174      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CO       Out     0.126     87.300      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CI       In      -         87.314      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CO       Out     0.126     87.440      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      I3       In      -         87.826      -         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      O        Out     0.316     88.141      -         
if_generate_plus\.mult1_un215_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      I0       In      -         89.513      -         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     89.961      -         
un7_how.if_generate_plus\.mult1_un215_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     I0       In      -         90.866      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     CO       Out     0.258     91.124      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CI       In      -         91.138      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CO       Out     0.126     91.264      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CI       In      -         91.278      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CO       Out     0.126     91.404      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CI       In      -         91.418      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CO       Out     0.126     91.544      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      I3       In      -         91.930      -         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      O        Out     0.316     92.246      -         
if_generate_plus\.mult1_un222_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      I0       In      -         93.617      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      O        Out     0.449     94.066      -         
G_106                                                     Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     I0       In      -         94.971      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     CO       Out     0.258     95.228      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1           Net          -        -       0.386     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_s         SB_LUT4      I3       In      -         95.614      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_s         SB_LUT4      O        Out     0.316     95.930      -         
if_generate_plus\.mult1_un229_sum_cry_2_s                 Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      I2       In      -         97.301      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      O        Out     0.379     97.680      -         
if_generate_plus\.mult1_un1_sum_axbxc3_x1                 Net          -        -       1.371     -           1         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      I2       In      -         99.051      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      O        Out     0.379     99.429      -         
if_generate_plus\.mult1_un1_sum_axbxc3_ns                 Net          -        -       1.507     -           1         
how[3]                                                    SB_DFF       D        In      -         100.936     -         
========================================================================================================================
Total path delay (propagation time + setup) of 101.042 is 33.006(32.7%) logic and 68.036(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        126 uses
SB_DFF          45 uses
SB_GB           1 use
SB_LUT4         226 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 226 (17%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 226 = 226 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 136MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Jul 07 13:26:38 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	226
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	126
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	234
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	126

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	100
        CARRY Only       	:	23
        LUT with CARRY   	:	89
    LogicCells                  :	257/1280
    PLBs                        :	34/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.0 (sec)

Final Design Statistics
    Number of LUTs      	:	234
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	126
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	257/1280
    PLBs                        :	40/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 344
used logic cells: 257
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 344
used logic cells: 257
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 369 
I1212: Iteration  1 :   181 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 13:38:59 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":33:16:33:19|Object flag is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit how[3] is always 0.
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Pruning register bit 3 of how[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:38:59 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:38:59 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:38:59 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:39:00 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 13:39:00 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     26   
top|level2_inferred_clock         619.1 MHz      1.615         inferred     Autoconstr_clkgroup_3     3    
top|level_inferred_clock          605.6 MHz      1.651         inferred     Autoconstr_clkgroup_2     3    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 26 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Found inferred clock top|level_inferred_clock which controls 3 sequential elements including up[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":110:0:110:5|Found inferred clock top|level2_inferred_clock which controls 3 sequential elements including down[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:39:01 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 13:39:01 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 
@W: MO129 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Sequential instance BIT[7] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[1] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[2] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.21ns		  41 /        37



@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":110:0:110:5|Boundary register down[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Boundary register up[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 12 clock pin(s) of sequential element(s)
0 instances converted, 12 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               25         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                12         down_e[0]           No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 13:39:01 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.068

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             197.0 MHz     167.5 MHz     5.075         5.971         -0.896     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.075       -0.896  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.068  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
delay[6]     top|CLK       SB_DFF     Q       delay[6]     0.540       -0.024
delay[7]     top|CLK       SB_DFF     Q       delay[7]     0.540       0.116 
delay[8]     top|CLK       SB_DFF     Q       delay[8]     0.540       0.256 
delay[9]     top|CLK       SB_DFF     Q       delay[9]     0.540       0.397 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF     D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF     D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF     D       delay_s[9]      4.798        -0.164
delay[8]      top|CLK       SB_DFF     D       delay_s[8]      4.798        -0.024
delay[7]      top|CLK       SB_DFF     D       delay_s[7]      4.798        0.116 
delay[6]      top|CLK       SB_DFF     D       delay_s[6]      4.798        0.256 
delay[5]      top|CLK       SB_DFF     D       delay_s[5]      4.798        0.397 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.865

    Number of logic level(s):                15
    Starting point:                          delay[0] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.840       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.156       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.663       -         
==================================================================================
Total path delay (propagation time + setup) of 5.768 is 2.859(49.6%) logic and 2.909(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[1] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[1]            SB_DFF       Q        Out     0.540     0.540       -         
delay[1]            Net          -        -       0.834     -           3         
delay_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[0] / Q
    Ending point:                            delay[13] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.386     -           2         
delay_RNO[13]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[13]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[13]         Net          -        -       1.507     -           1         
delay[13]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[2] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[2]            SB_DFF       Q        Out     0.540     0.540       -         
delay[2]            Net          -        -       0.834     -           3         
delay_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[0] / Q
    Ending point:                            delay[12] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.386     -           2         
delay_RNO[12]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[12]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[12]         Net          -        -       1.507     -           1         
delay[12]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                          Arrival           
Instance         Reference     Type        Pin     Net             Time        Slack 
                 Clock                                                               
-------------------------------------------------------------------------------------
down_e[0]        System        SB_DFFE     Q       down[0]         0.540       -1.068
down[1]          System        SB_DFF      Q       down[1]         0.540       -1.019
up_e[0]          System        SB_DFFE     Q       up[0]           0.540       -0.998
up[1]            System        SB_DFF      Q       up[1]           0.540       -0.935
shift2_ret_1     System        SB_DFF      Q       level2_0        0.540       -0.896
shift_ret_1      System        SB_DFF      Q       level_0         0.540       -0.896
shift2_0[1]      System        SB_DFF      Q       shift2_0[1]     0.540       -0.875
shift_0[1]       System        SB_DFF      Q       shift_0[1]      0.540       -0.875
shift_0[2]       System        SB_DFF      Q       shift_0[2]      0.540       -0.826
shift2_0[2]      System        SB_DFF      Q       shift2_0[2]     0.540       -0.812
=====================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                  Required           
Instance         Reference     Type        Pin     Net                     Time         Slack 
                 Clock                                                                        
----------------------------------------------------------------------------------------------
how[2]           System        SB_DFF      D       how_1[2]                4.798        -1.068
down[2]          System        SB_DFF      D       down_1                  4.970        -0.896
up[2]            System        SB_DFF      D       up_1                    4.970        -0.896
up[1]            System        SB_DFF      D       up_0                    4.970        -0.847
down[1]          System        SB_DFF      D       down_0                  4.970        -0.762
how[0]           System        SB_DFF      D       how_1_axb0_i            4.798        0.703 
how[1]           System        SB_DFF      D       how_1[1]                4.798        0.703 
down_e[0]        System        SB_DFFE     D       down_e_RNO[0]           4.970        0.924 
shift2_ret_1     System        SB_DFF      D       shift2_0_RNIJLUP[1]     4.970        0.924 
shift_ret_1      System        SB_DFF      D       shift_0_RNIETMJ[1]      4.970        0.924 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.068

    Number of logic level(s):                2
    Starting point:                          down_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down_e[0]          SB_DFFE     Q        Out     0.540     0.540       -         
down[0]            Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.449     2.588       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.959       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.359       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.019

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[1]            SB_DFF      Q        Out     0.540     0.540       -         
down[1]            Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I1       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.400     2.539       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.910       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.309       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.816       -         
================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                2
    Starting point:                          up_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up_e[0]            SB_DFFE     Q        Out     0.540     0.540       -         
up[0]              Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I2       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.379     2.518       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.889       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.288       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.795       -         
================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.935

    Number of logic level(s):                2
    Starting point:                          up[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up[1]              SB_DFF      Q        Out     0.540     0.540       -         
up[1]              Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I3       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.316     2.455       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.826       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.225       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.732       -         
================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.970

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.896

    Number of logic level(s):                2
    Starting point:                          shift2_ret_1 / Q
    Ending point:                            down[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
shift2_ret_1       SB_DFF      Q        Out     0.540     0.540       -         
level2_0           Net         -        -       1.599     -           3         
down_RNO_0[2]      SB_LUT4     I1       In      -         2.139       -         
down_RNO_0[2]      SB_LUT4     O        Out     0.400     2.539       -         
down_RNO_0[2]      Net         -        -       1.371     -           1         
down_RNO[2]        SB_LUT4     I0       In      -         3.910       -         
down_RNO[2]        SB_LUT4     O        Out     0.449     4.359       -         
down_1             Net         -        -       1.507     -           1         
down[2]            SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          35 uses
SB_DFFE         2 uses
SB_LUT4         41 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   37 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 41 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 41 = 41 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:39:01 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	47
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	47/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.1 (sec)

Final Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	47/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 47
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 47
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    23 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 13:44:41 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":33:16:33:19|Object flag is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit how[3] is always 0.
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Pruning register bit 3 of how[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:44:41 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:44:41 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:44:41 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:44:42 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 13:44:42 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     26   
top|level2_inferred_clock         619.1 MHz      1.615         inferred     Autoconstr_clkgroup_3     3    
top|level_inferred_clock          605.6 MHz      1.651         inferred     Autoconstr_clkgroup_2     3    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 26 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Found inferred clock top|level_inferred_clock which controls 3 sequential elements including up[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":110:0:110:5|Found inferred clock top|level2_inferred_clock which controls 3 sequential elements including down[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:44:43 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 13:44:43 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 
@W: MO129 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Sequential instance BIT[7] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[1] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[2] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.21ns		  41 /        37



@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":110:0:110:5|Boundary register down[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Boundary register up[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 12 clock pin(s) of sequential element(s)
0 instances converted, 12 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               25         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                12         down_e[0]           No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 13:44:43 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.068

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             197.0 MHz     167.5 MHz     5.075         5.971         -0.896     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.075       -0.896  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.068  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
delay[6]     top|CLK       SB_DFF     Q       delay[6]     0.540       -0.024
delay[7]     top|CLK       SB_DFF     Q       delay[7]     0.540       0.116 
delay[8]     top|CLK       SB_DFF     Q       delay[8]     0.540       0.256 
delay[9]     top|CLK       SB_DFF     Q       delay[9]     0.540       0.397 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF     D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF     D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF     D       delay_s[9]      4.798        -0.164
delay[8]      top|CLK       SB_DFF     D       delay_s[8]      4.798        -0.024
delay[7]      top|CLK       SB_DFF     D       delay_s[7]      4.798        0.116 
delay[6]      top|CLK       SB_DFF     D       delay_s[6]      4.798        0.256 
delay[5]      top|CLK       SB_DFF     D       delay_s[5]      4.798        0.397 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.865

    Number of logic level(s):                15
    Starting point:                          delay[0] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.840       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.156       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.663       -         
==================================================================================
Total path delay (propagation time + setup) of 5.768 is 2.859(49.6%) logic and 2.909(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[1] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[1]            SB_DFF       Q        Out     0.540     0.540       -         
delay[1]            Net          -        -       0.834     -           3         
delay_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[0] / Q
    Ending point:                            delay[13] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.386     -           2         
delay_RNO[13]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[13]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[13]         Net          -        -       1.507     -           1         
delay[13]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[2] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[2]            SB_DFF       Q        Out     0.540     0.540       -         
delay[2]            Net          -        -       0.834     -           3         
delay_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[0] / Q
    Ending point:                            delay[12] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.386     -           2         
delay_RNO[12]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[12]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[12]         Net          -        -       1.507     -           1         
delay[12]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                          Arrival           
Instance         Reference     Type        Pin     Net             Time        Slack 
                 Clock                                                               
-------------------------------------------------------------------------------------
down_e[0]        System        SB_DFFE     Q       down[0]         0.540       -1.068
down[1]          System        SB_DFF      Q       down[1]         0.540       -1.019
up_e[0]          System        SB_DFFE     Q       up[0]           0.540       -0.998
up[1]            System        SB_DFF      Q       up[1]           0.540       -0.935
shift2_ret_1     System        SB_DFF      Q       level2_0        0.540       -0.896
shift_ret_1      System        SB_DFF      Q       level_0         0.540       -0.896
shift2_0[1]      System        SB_DFF      Q       shift2_0[1]     0.540       -0.875
shift_0[1]       System        SB_DFF      Q       shift_0[1]      0.540       -0.875
shift_0[2]       System        SB_DFF      Q       shift_0[2]      0.540       -0.826
shift2_0[2]      System        SB_DFF      Q       shift2_0[2]     0.540       -0.812
=====================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                  Required           
Instance         Reference     Type        Pin     Net                     Time         Slack 
                 Clock                                                                        
----------------------------------------------------------------------------------------------
how[2]           System        SB_DFF      D       how_1[2]                4.798        -1.068
down[2]          System        SB_DFF      D       down_1                  4.970        -0.896
up[2]            System        SB_DFF      D       up_1                    4.970        -0.896
up[1]            System        SB_DFF      D       up_0                    4.970        -0.847
down[1]          System        SB_DFF      D       down_0                  4.970        -0.762
how[0]           System        SB_DFF      D       how_1_axb0_i            4.798        0.703 
how[1]           System        SB_DFF      D       how_1[1]                4.798        0.703 
down_e[0]        System        SB_DFFE     D       down_e_RNO[0]           4.970        0.924 
shift2_ret_1     System        SB_DFF      D       shift2_0_RNIJLUP[1]     4.970        0.924 
shift_ret_1      System        SB_DFF      D       shift_0_RNIETMJ[1]      4.970        0.924 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.068

    Number of logic level(s):                2
    Starting point:                          down_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down_e[0]          SB_DFFE     Q        Out     0.540     0.540       -         
down[0]            Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.449     2.588       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.959       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.359       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.019

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[1]            SB_DFF      Q        Out     0.540     0.540       -         
down[1]            Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I1       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.400     2.539       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.910       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.309       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.816       -         
================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                2
    Starting point:                          up_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up_e[0]            SB_DFFE     Q        Out     0.540     0.540       -         
up[0]              Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I2       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.379     2.518       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.889       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.288       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.795       -         
================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.935

    Number of logic level(s):                2
    Starting point:                          up[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up[1]              SB_DFF      Q        Out     0.540     0.540       -         
up[1]              Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I3       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.316     2.455       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.826       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.225       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.732       -         
================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.970

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.896

    Number of logic level(s):                2
    Starting point:                          shift2_ret_1 / Q
    Ending point:                            down[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
shift2_ret_1       SB_DFF      Q        Out     0.540     0.540       -         
level2_0           Net         -        -       1.599     -           3         
down_RNO_0[2]      SB_LUT4     I1       In      -         2.139       -         
down_RNO_0[2]      SB_LUT4     O        Out     0.400     2.539       -         
down_RNO_0[2]      Net         -        -       1.371     -           1         
down_RNO[2]        SB_LUT4     I0       In      -         3.910       -         
down_RNO[2]        SB_LUT4     O        Out     0.449     4.359       -         
down_1             Net         -        -       1.507     -           1         
down[2]            SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          35 uses
SB_DFFE         2 uses
SB_LUT4         41 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   37 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 41 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 41 = 41 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:44:43 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	47
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	47/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.0 (sec)

Final Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	47/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 47
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 47
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 13:51:41 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":33:16:33:19|Object flag is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_9_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_9_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_9_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_9_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_9_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_9_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_9_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_9_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:51:41 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:51:41 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:51:41 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:51:42 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 13:51:42 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     27   
top|level2_inferred_clock         465.5 MHz      2.148         inferred     Autoconstr_clkgroup_3     4    
top|level_inferred_clock          450.5 MHz      2.220         inferred     Autoconstr_clkgroup_2     4    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 27 sequential elements including how[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":108:0:108:5|Found inferred clock top|level_inferred_clock which controls 4 sequential elements including up[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":112:0:112:5|Found inferred clock top|level2_inferred_clock which controls 4 sequential elements including down[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:51:43 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 13:51:43 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF237 :"d:\projects\fpga\blinker\reg_project.v":87:12:87:24|Generating a type rem remainder 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell41(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell41(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift_ret[1] (in view: ScratchLib.cell47(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift_ret[2] (in view: ScratchLib.cell47(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   -26.19ns		 195 /        41
   2		0h:00m:01s		   -26.19ns		 194 /        41
   3		0h:00m:01s		   -26.19ns		 193 /        41
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":108:0:108:5|Replicating instance up[0] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":112:0:112:5|Replicating instance down[0] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:01s		   -26.19ns		 198 /        43


   5		0h:00m:01s		   -24.14ns		 196 /        43
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
0 instances converted, 16 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               27         how[0]         
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                16         shift_0[1]          No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 13:51:45 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -96.034

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             195.4 MHz     166.1 MHz     5.117         6.020         -0.903     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
System    System   |  5.117       -0.903   |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -96.034  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865   |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
delay[6]     top|CLK       SB_DFF     Q       delay[6]     0.540       -0.024
delay[7]     top|CLK       SB_DFF     Q       delay[7]     0.540       0.116 
delay[8]     top|CLK       SB_DFF     Q       delay[8]     0.540       0.256 
delay[9]     top|CLK       SB_DFF     Q       delay[9]     0.540       0.397 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF     D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF     D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF     D       delay_s[9]      4.798        -0.164
delay[8]      top|CLK       SB_DFF     D       delay_s[8]      4.798        -0.024
delay[7]      top|CLK       SB_DFF     D       delay_s[7]      4.798        0.116 
delay[6]      top|CLK       SB_DFF     D       delay_s[6]      4.798        0.256 
delay[5]      top|CLK       SB_DFF     D       delay_s[5]      4.798        0.397 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.865

    Number of logic level(s):                15
    Starting point:                          delay[0] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.840       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.156       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.663       -         
==================================================================================
Total path delay (propagation time + setup) of 5.768 is 2.859(49.6%) logic and 2.909(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[1] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[1]            SB_DFF       Q        Out     0.540     0.540       -         
delay[1]            Net          -        -       0.834     -           3         
delay_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[0] / Q
    Ending point:                            delay[13] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.386     -           2         
delay_RNO[13]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[13]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[13]         Net          -        -       1.507     -           1         
delay[13]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[2] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[2]            SB_DFF       Q        Out     0.540     0.540       -         
delay[2]            Net          -        -       0.834     -           3         
delay_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[0] / Q
    Ending point:                            delay[12] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.386     -           2         
delay_RNO[12]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[12]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[12]         Net          -        -       1.507     -           1         
delay[12]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                          Arrival            
Instance         Reference     Type       Pin     Net              Time        Slack  
                 Clock                                                                
--------------------------------------------------------------------------------------
down[1]          System        SB_DFF     Q       down[1]          0.540       -96.034
down_fast[0]     System        SB_DFF     Q       down_fast[0]     0.540       -96.006
up[1]            System        SB_DFF     Q       up[1]            0.540       -95.978
up_fast[0]       System        SB_DFF     Q       up_fast[0]       0.540       -95.914
down[2]          System        SB_DFF     Q       down[2]          0.540       -94.431
down[3]          System        SB_DFF     Q       down[3]          0.540       -94.403
up[2]            System        SB_DFF     Q       up[2]            0.540       -94.375
up[3]            System        SB_DFF     Q       up[3]            0.540       -94.312
down[0]          System        SB_DFF     Q       down[0]          0.540       -14.858
up[0]            System        SB_DFF     Q       up[0]            0.540       -14.788
======================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                                            Required            
Instance     Reference     Type         Pin     Net                                              Time         Slack  
             Clock                                                                                                   
---------------------------------------------------------------------------------------------------------------------
how[3]       System        SB_DFFSS     D       if_generate_plus\.mult1_un1_sum_axbxc3_ns        4.798        -96.034
how[0]       System        SB_DFFSR     D       un7_how.if_generate_plus\.mult1_un1_sum_axb0     4.798        -94.648
how[1]       System        SB_DFFSR     D       if_generate_plus\.mult1_un1_sum_axbxc1           4.798        -94.627
how[2]       System        SB_DFFSR     D       if_generate_plus\.mult1_un1_sum_axbxc2           4.798        -94.564
how[0]       System        SB_DFFSR     R       how14                                            4.798        -4.588 
how[1]       System        SB_DFFSR     R       how14                                            4.798        -4.588 
how[2]       System        SB_DFFSR     R       how14                                            4.798        -4.588 
how[3]       System        SB_DFFSS     S       how14                                            4.798        -4.588 
down[2]      System        SB_DFF       D       down_1                                           5.012        -0.903 
down[3]      System        SB_DFF       D       down_2                                           5.012        -0.903 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      100.831
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -96.034

    Number of logic level(s):                134
    Starting point:                          down[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
down[1]                                                   SB_DFF       Q        Out     0.540     0.540       -         
down[1]                                                   Net          -        -       1.599     -           6         
down_fast_RNIM0781[0]                                     SB_LUT4      I0       In      -         2.139       -         
down_fast_RNIM0781[0]                                     SB_LUT4      O        Out     0.449     2.588       -         
how\.how_c2_0_1                                           Net          -        -       1.371     -           1         
down_RNI71NN1[2]                                          SB_LUT4      I1       In      -         3.959       -         
down_RNI71NN1[2]                                          SB_LUT4      O        Out     0.379     4.338       -         
how\.how_ac0_3                                            Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           SB_LUT4      I1       In      -         5.708       -         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           SB_LUT4      O        Out     0.379     6.087       -         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_s          SB_LUT4      I1       In      -         7.458       -         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_s          SB_LUT4      O        Out     0.400     7.858       -         
if_generate_plus\.mult1_un75_sum_cry_1_s                  Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     I1       In      -         8.763       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     CO       Out     0.229     8.992       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CI       In      -         9.006       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.126     9.132       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         9.146       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.126     9.272       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      I3       In      -         9.658       -         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      O        Out     0.316     9.974       -         
if_generate_plus\.mult1_un82_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      I0       In      -         11.345      -         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     11.794      -         
un7_how.if_generate_plus\.mult1_un82_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     I0       In      -         12.699      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     CO       Out     0.258     12.956      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CI       In      -         12.970      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CO       Out     0.126     13.096      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CI       In      -         13.110      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.126     13.236      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         13.251      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.126     13.377      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      I3       In      -         13.763      -         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      O        Out     0.316     14.078      -         
if_generate_plus\.mult1_un89_sum_s_5                      Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      I0       In      -         15.449      -         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     15.898      -         
un7_how.if_generate_plus\.mult1_un89_sum_i[5]             Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     I0       In      -         16.803      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     CO       Out     0.258     17.061      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CI       In      -         17.075      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CO       Out     0.126     17.201      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CI       In      -         17.215      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.126     17.341      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         17.355      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.126     17.481      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      I3       In      -         17.867      -         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      O        Out     0.316     18.183      -         
if_generate_plus\.mult1_un96_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      I0       In      -         19.554      -         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     20.003      -         
un7_how.if_generate_plus\.mult1_un96_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     I0       In      -         20.908      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     CO       Out     0.258     21.165      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CI       In      -         21.179      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CO       Out     0.126     21.305      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CI       In      -         21.319      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.445      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         21.459      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.586      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      I3       In      -         21.972      -         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      O        Out     0.316     22.287      -         
if_generate_plus\.mult1_un103_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      I0       In      -         23.658      -         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     24.107      -         
un7_how.if_generate_plus\.mult1_un103_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     I0       In      -         25.012      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     CO       Out     0.258     25.270      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CI       In      -         25.284      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CO       Out     0.126     25.410      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CI       In      -         25.424      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.550      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         25.564      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.690      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      I3       In      -         26.076      -         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      O        Out     0.316     26.392      -         
if_generate_plus\.mult1_un110_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      I0       In      -         27.763      -         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     28.212      -         
un7_how.if_generate_plus\.mult1_un110_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     I0       In      -         29.117      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     CO       Out     0.258     29.374      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CI       In      -         29.388      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CO       Out     0.126     29.514      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CI       In      -         29.528      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.126     29.654      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         29.669      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.126     29.795      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      I3       In      -         30.181      -         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      O        Out     0.316     30.496      -         
if_generate_plus\.mult1_un117_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      I0       In      -         31.867      -         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     32.316      -         
un7_how.if_generate_plus\.mult1_un117_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     I0       In      -         33.221      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     CO       Out     0.258     33.479      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CI       In      -         33.493      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CO       Out     0.126     33.619      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CI       In      -         33.633      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.126     33.759      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         33.773      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.126     33.899      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      I3       In      -         34.285      -         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      O        Out     0.316     34.601      -         
if_generate_plus\.mult1_un124_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      I0       In      -         35.972      -         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     36.421      -         
un7_how.if_generate_plus\.mult1_un124_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     I0       In      -         37.326      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     CO       Out     0.258     37.583      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CI       In      -         37.597      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CO       Out     0.126     37.723      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CI       In      -         37.737      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.126     37.864      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         37.877      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.126     38.004      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      I3       In      -         38.390      -         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      O        Out     0.316     38.705      -         
if_generate_plus\.mult1_un131_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      I0       In      -         40.076      -         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     40.525      -         
un7_how.if_generate_plus\.mult1_un131_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     I0       In      -         41.430      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     CO       Out     0.258     41.688      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CI       In      -         41.702      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CO       Out     0.126     41.828      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CI       In      -         41.842      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.126     41.968      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         41.982      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.126     42.108      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      I3       In      -         42.494      -         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      O        Out     0.316     42.810      -         
if_generate_plus\.mult1_un138_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      I0       In      -         44.181      -         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     44.630      -         
un7_how.if_generate_plus\.mult1_un138_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     I0       In      -         45.535      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     CO       Out     0.258     45.792      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CI       In      -         45.806      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CO       Out     0.126     45.932      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CI       In      -         45.946      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CO       Out     0.126     46.072      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CI       In      -         46.087      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CO       Out     0.126     46.213      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      I3       In      -         46.599      -         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      O        Out     0.316     46.914      -         
if_generate_plus\.mult1_un145_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      I0       In      -         48.285      -         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     48.734      -         
un7_how.if_generate_plus\.mult1_un145_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     I0       In      -         49.639      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     CO       Out     0.258     49.897      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CI       In      -         49.911      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CO       Out     0.126     50.037      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CI       In      -         50.051      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CO       Out     0.126     50.177      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CI       In      -         50.191      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CO       Out     0.126     50.317      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      I3       In      -         50.703      -         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      O        Out     0.316     51.019      -         
if_generate_plus\.mult1_un152_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      I0       In      -         52.390      -         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     52.839      -         
un7_how.if_generate_plus\.mult1_un152_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     I0       In      -         53.744      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     CO       Out     0.258     54.001      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CI       In      -         54.015      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CO       Out     0.126     54.141      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CI       In      -         54.155      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CO       Out     0.126     54.282      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CI       In      -         54.295      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CO       Out     0.126     54.422      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      I3       In      -         54.808      -         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      O        Out     0.316     55.123      -         
if_generate_plus\.mult1_un159_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      I0       In      -         56.494      -         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     56.943      -         
un7_how.if_generate_plus\.mult1_un159_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     I0       In      -         57.848      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     CO       Out     0.258     58.106      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CI       In      -         58.120      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CO       Out     0.126     58.246      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CI       In      -         58.260      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CO       Out     0.126     58.386      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CI       In      -         58.400      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CO       Out     0.126     58.526      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      I3       In      -         58.912      -         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      O        Out     0.316     59.228      -         
if_generate_plus\.mult1_un166_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      I0       In      -         60.599      -         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     61.048      -         
un7_how.if_generate_plus\.mult1_un166_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     I0       In      -         61.953      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     CO       Out     0.258     62.210      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CI       In      -         62.224      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CO       Out     0.126     62.350      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CI       In      -         62.364      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CO       Out     0.126     62.490      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CI       In      -         62.505      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CO       Out     0.126     62.631      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      I3       In      -         63.017      -         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      O        Out     0.316     63.332      -         
if_generate_plus\.mult1_un173_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      I0       In      -         64.703      -         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     65.152      -         
un7_how.if_generate_plus\.mult1_un173_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     I0       In      -         66.057      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     CO       Out     0.258     66.315      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CI       In      -         66.329      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CO       Out     0.126     66.455      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CI       In      -         66.469      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CO       Out     0.126     66.595      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CI       In      -         66.609      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CO       Out     0.126     66.735      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      I3       In      -         67.121      -         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      O        Out     0.316     67.437      -         
if_generate_plus\.mult1_un180_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      I0       In      -         68.808      -         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     69.257      -         
un7_how.if_generate_plus\.mult1_un180_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     I0       In      -         70.162      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     CO       Out     0.258     70.419      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CI       In      -         70.433      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CO       Out     0.126     70.559      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CI       In      -         70.573      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CO       Out     0.126     70.700      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CI       In      -         70.713      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CO       Out     0.126     70.840      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      I3       In      -         71.226      -         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      O        Out     0.316     71.541      -         
if_generate_plus\.mult1_un187_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      I0       In      -         72.912      -         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     73.361      -         
un7_how.if_generate_plus\.mult1_un187_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     I0       In      -         74.266      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     CO       Out     0.258     74.524      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CI       In      -         74.538      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CO       Out     0.126     74.664      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CI       In      -         74.678      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CO       Out     0.126     74.804      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CI       In      -         74.818      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CO       Out     0.126     74.944      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      I3       In      -         75.330      -         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      O        Out     0.316     75.646      -         
if_generate_plus\.mult1_un194_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      I0       In      -         77.017      -         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     77.466      -         
un7_how.if_generate_plus\.mult1_un194_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     I0       In      -         78.371      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     CO       Out     0.258     78.628      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CI       In      -         78.642      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CO       Out     0.126     78.768      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CI       In      -         78.782      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CO       Out     0.126     78.909      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CI       In      -         78.922      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CO       Out     0.126     79.049      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      I3       In      -         79.435      -         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      O        Out     0.316     79.750      -         
if_generate_plus\.mult1_un201_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      I0       In      -         81.121      -         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     81.570      -         
un7_how.if_generate_plus\.mult1_un201_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     I0       In      -         82.475      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     CO       Out     0.258     82.733      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CI       In      -         82.747      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CO       Out     0.126     82.873      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CI       In      -         82.887      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CO       Out     0.126     83.013      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CI       In      -         83.027      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CO       Out     0.126     83.153      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      I3       In      -         83.539      -         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      O        Out     0.316     83.855      -         
if_generate_plus\.mult1_un208_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      I0       In      -         85.226      -         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     85.675      -         
un7_how.if_generate_plus\.mult1_un208_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     I0       In      -         86.580      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     CO       Out     0.258     86.837      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CI       In      -         86.851      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CO       Out     0.126     86.977      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CI       In      -         86.991      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CO       Out     0.126     87.118      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CI       In      -         87.132      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CO       Out     0.126     87.258      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      I3       In      -         87.644      -         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      O        Out     0.316     87.959      -         
if_generate_plus\.mult1_un215_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      I0       In      -         89.330      -         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     89.779      -         
un7_how.if_generate_plus\.mult1_un215_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     I0       In      -         90.684      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     CO       Out     0.258     90.942      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CI       In      -         90.956      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CO       Out     0.126     91.082      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CI       In      -         91.096      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CO       Out     0.126     91.222      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CI       In      -         91.236      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CO       Out     0.126     91.362      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      I3       In      -         91.748      -         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      O        Out     0.316     92.064      -         
if_generate_plus\.mult1_un222_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      I0       In      -         93.435      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      O        Out     0.449     93.884      -         
G_121                                                     Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     I0       In      -         94.789      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     CO       Out     0.258     95.046      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CI       In      -         95.060      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CO       Out     0.126     95.186      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2           Net          -        -       0.386     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      I3       In      -         95.572      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      O        Out     0.316     95.888      -         
if_generate_plus\.mult1_un229_sum_cry_3_s                 Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      I3       In      -         97.259      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      O        Out     0.316     97.575      -         
if_generate_plus\.mult1_un1_sum_axbxc3_x1                 Net          -        -       1.371     -           1         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      I2       In      -         98.945      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      O        Out     0.379     99.324      -         
if_generate_plus\.mult1_un1_sum_axbxc3_ns                 Net          -        -       1.507     -           1         
how[3]                                                    SB_DFFSS     D        In      -         100.831     -         
========================================================================================================================
Total path delay (propagation time + setup) of 100.936 is 32.900(32.6%) logic and 68.036(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      100.813
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -96.016

    Number of logic level(s):                134
    Starting point:                          down[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
down[1]                                                   SB_DFF       Q        Out     0.540     0.540       -         
down[1]                                                   Net          -        -       1.599     -           6         
down_fast_RNIM0781[0]                                     SB_LUT4      I0       In      -         2.139       -         
down_fast_RNIM0781[0]                                     SB_LUT4      O        Out     0.449     2.588       -         
how\.how_c2_0_1                                           Net          -        -       1.371     -           1         
down_RNI71NN1[2]                                          SB_LUT4      I1       In      -         3.959       -         
down_RNI71NN1[2]                                          SB_LUT4      O        Out     0.379     4.338       -         
how\.how_ac0_3                                            Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           SB_LUT4      I1       In      -         5.708       -         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           SB_LUT4      O        Out     0.379     6.087       -         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_c          SB_CARRY     I0       In      -         6.992       -         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_c          SB_CARRY     CO       Out     0.258     7.250       -         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1            Net          -        -       0.386     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_axb_3_l_fx       SB_LUT4      I3       In      -         7.636       -         
un7_how.if_generate_plus\.mult1_un82_sum_axb_3_l_fx       SB_LUT4      O        Out     0.316     7.951       -         
if_generate_plus\.mult1_un82_sum_axb_3_l_fx               Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     I0       In      -         8.856       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.258     9.114       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         9.128       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.126     9.254       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      I3       In      -         9.640       -         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      O        Out     0.316     9.956       -         
if_generate_plus\.mult1_un82_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      I0       In      -         11.327      -         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     11.775      -         
un7_how.if_generate_plus\.mult1_un82_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     I0       In      -         12.680      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     CO       Out     0.258     12.938      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CI       In      -         12.952      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CO       Out     0.126     13.078      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CI       In      -         13.092      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.126     13.218      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         13.232      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.126     13.358      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      I3       In      -         13.745      -         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      O        Out     0.316     14.060      -         
if_generate_plus\.mult1_un89_sum_s_5                      Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      I0       In      -         15.431      -         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     15.880      -         
un7_how.if_generate_plus\.mult1_un89_sum_i[5]             Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     I0       In      -         16.785      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     CO       Out     0.258     17.042      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CI       In      -         17.056      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CO       Out     0.126     17.183      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CI       In      -         17.197      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.126     17.323      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         17.337      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.126     17.463      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      I3       In      -         17.849      -         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      O        Out     0.316     18.165      -         
if_generate_plus\.mult1_un96_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      I0       In      -         19.536      -         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     19.984      -         
un7_how.if_generate_plus\.mult1_un96_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     I0       In      -         20.889      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     CO       Out     0.258     21.147      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CI       In      -         21.161      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CO       Out     0.126     21.287      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CI       In      -         21.301      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.427      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         21.441      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.567      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      I3       In      -         21.953      -         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      O        Out     0.316     22.269      -         
if_generate_plus\.mult1_un103_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      I0       In      -         23.640      -         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     24.089      -         
un7_how.if_generate_plus\.mult1_un103_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     I0       In      -         24.994      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     CO       Out     0.258     25.251      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CI       In      -         25.265      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CO       Out     0.126     25.392      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CI       In      -         25.406      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.532      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         25.546      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.672      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      I3       In      -         26.058      -         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      O        Out     0.316     26.374      -         
if_generate_plus\.mult1_un110_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      I0       In      -         27.745      -         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     28.193      -         
un7_how.if_generate_plus\.mult1_un110_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     I0       In      -         29.098      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     CO       Out     0.258     29.356      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CI       In      -         29.370      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CO       Out     0.126     29.496      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CI       In      -         29.510      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.126     29.636      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         29.650      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.126     29.776      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      I3       In      -         30.163      -         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      O        Out     0.316     30.478      -         
if_generate_plus\.mult1_un117_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      I0       In      -         31.849      -         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     32.298      -         
un7_how.if_generate_plus\.mult1_un117_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     I0       In      -         33.203      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     CO       Out     0.258     33.460      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CI       In      -         33.474      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CO       Out     0.126     33.601      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CI       In      -         33.615      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.126     33.741      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         33.755      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.126     33.881      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      I3       In      -         34.267      -         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      O        Out     0.316     34.583      -         
if_generate_plus\.mult1_un124_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      I0       In      -         35.954      -         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     36.402      -         
un7_how.if_generate_plus\.mult1_un124_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     I0       In      -         37.307      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     CO       Out     0.258     37.565      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CI       In      -         37.579      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CO       Out     0.126     37.705      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CI       In      -         37.719      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.126     37.845      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         37.859      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.126     37.986      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      I3       In      -         38.371      -         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      O        Out     0.316     38.687      -         
if_generate_plus\.mult1_un131_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      I0       In      -         40.058      -         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     40.507      -         
un7_how.if_generate_plus\.mult1_un131_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     I0       In      -         41.412      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     CO       Out     0.258     41.669      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CI       In      -         41.683      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CO       Out     0.126     41.810      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CI       In      -         41.824      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.126     41.950      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         41.964      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.126     42.090      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      I3       In      -         42.476      -         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      O        Out     0.316     42.792      -         
if_generate_plus\.mult1_un138_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      I0       In      -         44.163      -         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     44.611      -         
un7_how.if_generate_plus\.mult1_un138_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     I0       In      -         45.516      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     CO       Out     0.258     45.774      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CI       In      -         45.788      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CO       Out     0.126     45.914      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CI       In      -         45.928      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CO       Out     0.126     46.054      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CI       In      -         46.068      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CO       Out     0.126     46.194      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      I3       In      -         46.581      -         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      O        Out     0.316     46.896      -         
if_generate_plus\.mult1_un145_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      I0       In      -         48.267      -         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     48.716      -         
un7_how.if_generate_plus\.mult1_un145_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     I0       In      -         49.621      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     CO       Out     0.258     49.878      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CI       In      -         49.892      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CO       Out     0.126     50.019      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CI       In      -         50.033      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CO       Out     0.126     50.159      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CI       In      -         50.173      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CO       Out     0.126     50.299      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      I3       In      -         50.685      -         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      O        Out     0.316     51.001      -         
if_generate_plus\.mult1_un152_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      I0       In      -         52.372      -         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     52.820      -         
un7_how.if_generate_plus\.mult1_un152_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     I0       In      -         53.725      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     CO       Out     0.258     53.983      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CI       In      -         53.997      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CO       Out     0.126     54.123      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CI       In      -         54.137      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CO       Out     0.126     54.263      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CI       In      -         54.277      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CO       Out     0.126     54.404      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      I3       In      -         54.789      -         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      O        Out     0.316     55.105      -         
if_generate_plus\.mult1_un159_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      I0       In      -         56.476      -         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     56.925      -         
un7_how.if_generate_plus\.mult1_un159_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     I0       In      -         57.830      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     CO       Out     0.258     58.087      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CI       In      -         58.101      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CO       Out     0.126     58.228      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CI       In      -         58.242      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CO       Out     0.126     58.368      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CI       In      -         58.382      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CO       Out     0.126     58.508      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      I3       In      -         58.894      -         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      O        Out     0.316     59.210      -         
if_generate_plus\.mult1_un166_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      I0       In      -         60.581      -         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     61.029      -         
un7_how.if_generate_plus\.mult1_un166_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     I0       In      -         61.934      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     CO       Out     0.258     62.192      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CI       In      -         62.206      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CO       Out     0.126     62.332      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CI       In      -         62.346      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CO       Out     0.126     62.472      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CI       In      -         62.486      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CO       Out     0.126     62.612      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      I3       In      -         62.999      -         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      O        Out     0.316     63.314      -         
if_generate_plus\.mult1_un173_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      I0       In      -         64.685      -         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     65.134      -         
un7_how.if_generate_plus\.mult1_un173_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     I0       In      -         66.039      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     CO       Out     0.258     66.296      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CI       In      -         66.310      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CO       Out     0.126     66.437      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CI       In      -         66.451      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CO       Out     0.126     66.577      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CI       In      -         66.591      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CO       Out     0.126     66.717      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      I3       In      -         67.103      -         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      O        Out     0.316     67.419      -         
if_generate_plus\.mult1_un180_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      I0       In      -         68.790      -         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     69.238      -         
un7_how.if_generate_plus\.mult1_un180_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     I0       In      -         70.143      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     CO       Out     0.258     70.401      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CI       In      -         70.415      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CO       Out     0.126     70.541      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CI       In      -         70.555      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CO       Out     0.126     70.681      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CI       In      -         70.695      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CO       Out     0.126     70.822      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      I3       In      -         71.207      -         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      O        Out     0.316     71.523      -         
if_generate_plus\.mult1_un187_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      I0       In      -         72.894      -         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     73.343      -         
un7_how.if_generate_plus\.mult1_un187_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     I0       In      -         74.248      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     CO       Out     0.258     74.505      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CI       In      -         74.519      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CO       Out     0.126     74.646      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CI       In      -         74.660      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CO       Out     0.126     74.786      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CI       In      -         74.800      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CO       Out     0.126     74.926      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      I3       In      -         75.312      -         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      O        Out     0.316     75.628      -         
if_generate_plus\.mult1_un194_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      I0       In      -         76.999      -         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     77.447      -         
un7_how.if_generate_plus\.mult1_un194_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     I0       In      -         78.352      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     CO       Out     0.258     78.610      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CI       In      -         78.624      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CO       Out     0.126     78.750      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CI       In      -         78.764      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CO       Out     0.126     78.890      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CI       In      -         78.904      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CO       Out     0.126     79.031      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      I3       In      -         79.416      -         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      O        Out     0.316     79.732      -         
if_generate_plus\.mult1_un201_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      I0       In      -         81.103      -         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     81.552      -         
un7_how.if_generate_plus\.mult1_un201_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     I0       In      -         82.457      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     CO       Out     0.258     82.714      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CI       In      -         82.728      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CO       Out     0.126     82.855      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CI       In      -         82.869      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CO       Out     0.126     82.995      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CI       In      -         83.009      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CO       Out     0.126     83.135      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      I3       In      -         83.521      -         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      O        Out     0.316     83.837      -         
if_generate_plus\.mult1_un208_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      I0       In      -         85.208      -         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     85.656      -         
un7_how.if_generate_plus\.mult1_un208_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     I0       In      -         86.561      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     CO       Out     0.258     86.819      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CI       In      -         86.833      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CO       Out     0.126     86.959      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CI       In      -         86.973      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CO       Out     0.126     87.099      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CI       In      -         87.113      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CO       Out     0.126     87.240      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      I3       In      -         87.626      -         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      O        Out     0.316     87.941      -         
if_generate_plus\.mult1_un215_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      I0       In      -         89.312      -         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     89.761      -         
un7_how.if_generate_plus\.mult1_un215_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     I0       In      -         90.666      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     CO       Out     0.258     90.923      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CI       In      -         90.937      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CO       Out     0.126     91.064      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CI       In      -         91.078      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CO       Out     0.126     91.204      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CI       In      -         91.218      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CO       Out     0.126     91.344      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      I3       In      -         91.730      -         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      O        Out     0.316     92.046      -         
if_generate_plus\.mult1_un222_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      I0       In      -         93.417      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      O        Out     0.449     93.865      -         
G_121                                                     Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     I0       In      -         94.770      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     CO       Out     0.258     95.028      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CI       In      -         95.042      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CO       Out     0.126     95.168      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2           Net          -        -       0.386     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      I3       In      -         95.554      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      O        Out     0.316     95.870      -         
if_generate_plus\.mult1_un229_sum_cry_3_s                 Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      I3       In      -         97.241      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      O        Out     0.316     97.556      -         
if_generate_plus\.mult1_un1_sum_axbxc3_x1                 Net          -        -       1.371     -           1         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      I2       In      -         98.927      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      O        Out     0.379     99.306      -         
if_generate_plus\.mult1_un1_sum_axbxc3_ns                 Net          -        -       1.507     -           1         
how[3]                                                    SB_DFFSS     D        In      -         100.813     -         
========================================================================================================================
Total path delay (propagation time + setup) of 100.918 is 32.976(32.7%) logic and 67.942(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      100.803
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -96.006

    Number of logic level(s):                134
    Starting point:                          down_fast[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
down_fast[0]                                              SB_DFF       Q        Out     0.540     0.540       -         
down_fast[0]                                              Net          -        -       1.599     -           3         
down_fast_RNIM0781[0]                                     SB_LUT4      I1       In      -         2.139       -         
down_fast_RNIM0781[0]                                     SB_LUT4      O        Out     0.379     2.518       -         
how\.how_c2_0_1                                           Net          -        -       1.371     -           1         
down_RNI71NN1[2]                                          SB_LUT4      I1       In      -         3.889       -         
down_RNI71NN1[2]                                          SB_LUT4      O        Out     0.400     4.288       -         
how\.how_ac0_3                                            Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           SB_LUT4      I1       In      -         5.659       -         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           SB_LUT4      O        Out     0.400     6.059       -         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_s          SB_LUT4      I1       In      -         7.430       -         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_s          SB_LUT4      O        Out     0.400     7.830       -         
if_generate_plus\.mult1_un75_sum_cry_1_s                  Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     I1       In      -         8.735       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     CO       Out     0.229     8.964       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CI       In      -         8.978       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.126     9.104       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         9.118       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.126     9.244       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      I3       In      -         9.630       -         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      O        Out     0.316     9.946       -         
if_generate_plus\.mult1_un82_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      I0       In      -         11.317      -         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     11.765      -         
un7_how.if_generate_plus\.mult1_un82_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     I0       In      -         12.671      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     CO       Out     0.258     12.928      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CI       In      -         12.942      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CO       Out     0.126     13.068      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CI       In      -         13.082      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.126     13.208      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         13.222      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.126     13.349      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      I3       In      -         13.735      -         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      O        Out     0.316     14.050      -         
if_generate_plus\.mult1_un89_sum_s_5                      Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      I0       In      -         15.421      -         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     15.870      -         
un7_how.if_generate_plus\.mult1_un89_sum_i[5]             Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     I0       In      -         16.775      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     CO       Out     0.258     17.032      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CI       In      -         17.047      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CO       Out     0.126     17.173      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CI       In      -         17.187      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.126     17.313      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         17.327      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.126     17.453      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      I3       In      -         17.839      -         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      O        Out     0.316     18.155      -         
if_generate_plus\.mult1_un96_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      I0       In      -         19.526      -         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     19.974      -         
un7_how.if_generate_plus\.mult1_un96_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     I0       In      -         20.880      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     CO       Out     0.258     21.137      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CI       In      -         21.151      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CO       Out     0.126     21.277      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CI       In      -         21.291      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.417      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         21.431      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.558      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      I3       In      -         21.944      -         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      O        Out     0.316     22.259      -         
if_generate_plus\.mult1_un103_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      I0       In      -         23.630      -         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     24.079      -         
un7_how.if_generate_plus\.mult1_un103_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     I0       In      -         24.984      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     CO       Out     0.258     25.241      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CI       In      -         25.256      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CO       Out     0.126     25.382      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CI       In      -         25.396      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.522      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         25.536      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.662      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      I3       In      -         26.048      -         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      O        Out     0.316     26.364      -         
if_generate_plus\.mult1_un110_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      I0       In      -         27.735      -         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     28.183      -         
un7_how.if_generate_plus\.mult1_un110_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     I0       In      -         29.089      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     CO       Out     0.258     29.346      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CI       In      -         29.360      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CO       Out     0.126     29.486      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CI       In      -         29.500      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.126     29.626      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         29.640      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.126     29.767      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      I3       In      -         30.153      -         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      O        Out     0.316     30.468      -         
if_generate_plus\.mult1_un117_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      I0       In      -         31.839      -         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     32.288      -         
un7_how.if_generate_plus\.mult1_un117_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     I0       In      -         33.193      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     CO       Out     0.258     33.450      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CI       In      -         33.465      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CO       Out     0.126     33.591      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CI       In      -         33.605      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.126     33.731      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         33.745      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.126     33.871      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      I3       In      -         34.257      -         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      O        Out     0.316     34.573      -         
if_generate_plus\.mult1_un124_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      I0       In      -         35.944      -         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     36.392      -         
un7_how.if_generate_plus\.mult1_un124_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     I0       In      -         37.297      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     CO       Out     0.258     37.555      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CI       In      -         37.569      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CO       Out     0.126     37.695      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CI       In      -         37.709      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.126     37.835      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         37.849      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.126     37.976      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      I3       In      -         38.362      -         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      O        Out     0.316     38.677      -         
if_generate_plus\.mult1_un131_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      I0       In      -         40.048      -         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     40.497      -         
un7_how.if_generate_plus\.mult1_un131_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     I0       In      -         41.402      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     CO       Out     0.258     41.660      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CI       In      -         41.673      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CO       Out     0.126     41.800      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CI       In      -         41.814      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.126     41.940      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         41.954      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.126     42.080      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      I3       In      -         42.466      -         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      O        Out     0.316     42.782      -         
if_generate_plus\.mult1_un138_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      I0       In      -         44.153      -         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     44.602      -         
un7_how.if_generate_plus\.mult1_un138_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     I0       In      -         45.507      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     CO       Out     0.258     45.764      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CI       In      -         45.778      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CO       Out     0.126     45.904      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CI       In      -         45.918      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CO       Out     0.126     46.044      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CI       In      -         46.058      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CO       Out     0.126     46.185      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      I3       In      -         46.571      -         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      O        Out     0.316     46.886      -         
if_generate_plus\.mult1_un145_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      I0       In      -         48.257      -         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     48.706      -         
un7_how.if_generate_plus\.mult1_un145_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     I0       In      -         49.611      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     CO       Out     0.258     49.868      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CI       In      -         49.883      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CO       Out     0.126     50.009      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CI       In      -         50.023      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CO       Out     0.126     50.149      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CI       In      -         50.163      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CO       Out     0.126     50.289      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      I3       In      -         50.675      -         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      O        Out     0.316     50.991      -         
if_generate_plus\.mult1_un152_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      I0       In      -         52.362      -         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     52.810      -         
un7_how.if_generate_plus\.mult1_un152_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     I0       In      -         53.715      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     CO       Out     0.258     53.973      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CI       In      -         53.987      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CO       Out     0.126     54.113      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CI       In      -         54.127      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CO       Out     0.126     54.253      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CI       In      -         54.267      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CO       Out     0.126     54.394      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      I3       In      -         54.780      -         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      O        Out     0.316     55.095      -         
if_generate_plus\.mult1_un159_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      I0       In      -         56.466      -         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     56.915      -         
un7_how.if_generate_plus\.mult1_un159_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     I0       In      -         57.820      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     CO       Out     0.258     58.078      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CI       In      -         58.092      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CO       Out     0.126     58.218      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CI       In      -         58.232      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CO       Out     0.126     58.358      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CI       In      -         58.372      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CO       Out     0.126     58.498      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      I3       In      -         58.884      -         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      O        Out     0.316     59.200      -         
if_generate_plus\.mult1_un166_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      I0       In      -         60.571      -         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     61.020      -         
un7_how.if_generate_plus\.mult1_un166_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     I0       In      -         61.925      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     CO       Out     0.258     62.182      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CI       In      -         62.196      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CO       Out     0.126     62.322      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CI       In      -         62.336      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CO       Out     0.126     62.462      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CI       In      -         62.476      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CO       Out     0.126     62.603      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      I3       In      -         62.989      -         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      O        Out     0.316     63.304      -         
if_generate_plus\.mult1_un173_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      I0       In      -         64.675      -         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     65.124      -         
un7_how.if_generate_plus\.mult1_un173_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     I0       In      -         66.029      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     CO       Out     0.258     66.287      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CI       In      -         66.301      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CO       Out     0.126     66.427      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CI       In      -         66.441      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CO       Out     0.126     66.567      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CI       In      -         66.581      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CO       Out     0.126     66.707      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      I3       In      -         67.093      -         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      O        Out     0.316     67.409      -         
if_generate_plus\.mult1_un180_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      I0       In      -         68.780      -         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     69.228      -         
un7_how.if_generate_plus\.mult1_un180_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     I0       In      -         70.133      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     CO       Out     0.258     70.391      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CI       In      -         70.405      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CO       Out     0.126     70.531      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CI       In      -         70.545      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CO       Out     0.126     70.671      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CI       In      -         70.685      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CO       Out     0.126     70.812      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      I3       In      -         71.198      -         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      O        Out     0.316     71.513      -         
if_generate_plus\.mult1_un187_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      I0       In      -         72.884      -         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     73.333      -         
un7_how.if_generate_plus\.mult1_un187_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     I0       In      -         74.238      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     CO       Out     0.258     74.496      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CI       In      -         74.510      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CO       Out     0.126     74.636      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CI       In      -         74.650      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CO       Out     0.126     74.776      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CI       In      -         74.790      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CO       Out     0.126     74.916      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      I3       In      -         75.302      -         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      O        Out     0.316     75.618      -         
if_generate_plus\.mult1_un194_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      I0       In      -         76.989      -         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     77.438      -         
un7_how.if_generate_plus\.mult1_un194_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     I0       In      -         78.343      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     CO       Out     0.258     78.600      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CI       In      -         78.614      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CO       Out     0.126     78.740      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CI       In      -         78.754      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CO       Out     0.126     78.880      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CI       In      -         78.894      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CO       Out     0.126     79.021      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      I3       In      -         79.407      -         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      O        Out     0.316     79.722      -         
if_generate_plus\.mult1_un201_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      I0       In      -         81.093      -         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     81.542      -         
un7_how.if_generate_plus\.mult1_un201_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     I0       In      -         82.447      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     CO       Out     0.258     82.704      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CI       In      -         82.719      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CO       Out     0.126     82.845      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CI       In      -         82.859      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CO       Out     0.126     82.985      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CI       In      -         82.999      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CO       Out     0.126     83.125      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      I3       In      -         83.511      -         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      O        Out     0.316     83.827      -         
if_generate_plus\.mult1_un208_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      I0       In      -         85.198      -         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     85.647      -         
un7_how.if_generate_plus\.mult1_un208_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     I0       In      -         86.552      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     CO       Out     0.258     86.809      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CI       In      -         86.823      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CO       Out     0.126     86.949      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CI       In      -         86.963      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CO       Out     0.126     87.089      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CI       In      -         87.103      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CO       Out     0.126     87.230      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      I3       In      -         87.616      -         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      O        Out     0.316     87.931      -         
if_generate_plus\.mult1_un215_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      I0       In      -         89.302      -         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     89.751      -         
un7_how.if_generate_plus\.mult1_un215_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     I0       In      -         90.656      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     CO       Out     0.258     90.913      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CI       In      -         90.927      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CO       Out     0.126     91.054      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CI       In      -         91.068      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CO       Out     0.126     91.194      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CI       In      -         91.208      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CO       Out     0.126     91.334      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      I3       In      -         91.720      -         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      O        Out     0.316     92.036      -         
if_generate_plus\.mult1_un222_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      I0       In      -         93.407      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      O        Out     0.449     93.856      -         
G_121                                                     Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     I0       In      -         94.760      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     CO       Out     0.258     95.018      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CI       In      -         95.032      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CO       Out     0.126     95.158      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2           Net          -        -       0.386     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      I3       In      -         95.544      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      O        Out     0.316     95.860      -         
if_generate_plus\.mult1_un229_sum_cry_3_s                 Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      I3       In      -         97.231      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      O        Out     0.316     97.546      -         
if_generate_plus\.mult1_un1_sum_axbxc3_x1                 Net          -        -       1.371     -           1         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      I2       In      -         98.917      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      O        Out     0.379     99.296      -         
if_generate_plus\.mult1_un1_sum_axbxc3_ns                 Net          -        -       1.507     -           1         
how[3]                                                    SB_DFFSS     D        In      -         100.803     -         
========================================================================================================================
Total path delay (propagation time + setup) of 100.908 is 32.872(32.6%) logic and 68.036(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      100.785
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -95.987

    Number of logic level(s):                134
    Starting point:                          down_fast[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
down_fast[0]                                              SB_DFF       Q        Out     0.540     0.540       -         
down_fast[0]                                              Net          -        -       1.599     -           3         
down_fast_RNIM0781[0]                                     SB_LUT4      I1       In      -         2.139       -         
down_fast_RNIM0781[0]                                     SB_LUT4      O        Out     0.379     2.518       -         
how\.how_c2_0_1                                           Net          -        -       1.371     -           1         
down_RNI71NN1[2]                                          SB_LUT4      I1       In      -         3.889       -         
down_RNI71NN1[2]                                          SB_LUT4      O        Out     0.400     4.288       -         
how\.how_ac0_3                                            Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           SB_LUT4      I1       In      -         5.659       -         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           SB_LUT4      O        Out     0.400     6.059       -         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_c          SB_CARRY     I0       In      -         6.964       -         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_c          SB_CARRY     CO       Out     0.258     7.222       -         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1            Net          -        -       0.386     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_axb_3_l_fx       SB_LUT4      I3       In      -         7.608       -         
un7_how.if_generate_plus\.mult1_un82_sum_axb_3_l_fx       SB_LUT4      O        Out     0.316     7.923       -         
if_generate_plus\.mult1_un82_sum_axb_3_l_fx               Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     I0       In      -         8.828       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.258     9.086       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         9.100       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.126     9.226       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      I3       In      -         9.612       -         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      O        Out     0.316     9.928       -         
if_generate_plus\.mult1_un82_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      I0       In      -         11.299      -         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     11.747      -         
un7_how.if_generate_plus\.mult1_un82_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     I0       In      -         12.652      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     CO       Out     0.258     12.910      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CI       In      -         12.924      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CO       Out     0.126     13.050      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CI       In      -         13.064      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.126     13.190      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         13.204      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.126     13.330      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      I3       In      -         13.716      -         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      O        Out     0.316     14.032      -         
if_generate_plus\.mult1_un89_sum_s_5                      Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      I0       In      -         15.403      -         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     15.852      -         
un7_how.if_generate_plus\.mult1_un89_sum_i[5]             Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     I0       In      -         16.757      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     CO       Out     0.258     17.014      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CI       In      -         17.028      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CO       Out     0.126     17.154      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CI       In      -         17.169      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.126     17.295      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         17.309      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.126     17.435      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      I3       In      -         17.821      -         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      O        Out     0.316     18.137      -         
if_generate_plus\.mult1_un96_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      I0       In      -         19.508      -         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     19.956      -         
un7_how.if_generate_plus\.mult1_un96_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     I0       In      -         20.861      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     CO       Out     0.258     21.119      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CI       In      -         21.133      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CO       Out     0.126     21.259      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CI       In      -         21.273      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.399      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         21.413      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.539      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      I3       In      -         21.925      -         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      O        Out     0.316     22.241      -         
if_generate_plus\.mult1_un103_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      I0       In      -         23.612      -         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     24.061      -         
un7_how.if_generate_plus\.mult1_un103_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     I0       In      -         24.966      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     CO       Out     0.258     25.223      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CI       In      -         25.237      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CO       Out     0.126     25.363      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CI       In      -         25.378      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.504      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         25.518      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.644      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      I3       In      -         26.030      -         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      O        Out     0.316     26.346      -         
if_generate_plus\.mult1_un110_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      I0       In      -         27.717      -         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     28.165      -         
un7_how.if_generate_plus\.mult1_un110_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     I0       In      -         29.070      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     CO       Out     0.258     29.328      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CI       In      -         29.342      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CO       Out     0.126     29.468      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CI       In      -         29.482      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.126     29.608      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         29.622      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.126     29.748      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      I3       In      -         30.134      -         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      O        Out     0.316     30.450      -         
if_generate_plus\.mult1_un117_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      I0       In      -         31.821      -         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     32.270      -         
un7_how.if_generate_plus\.mult1_un117_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     I0       In      -         33.175      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     CO       Out     0.258     33.432      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CI       In      -         33.446      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CO       Out     0.126     33.572      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CI       In      -         33.587      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.126     33.713      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         33.727      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.126     33.853      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      I3       In      -         34.239      -         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      O        Out     0.316     34.554      -         
if_generate_plus\.mult1_un124_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      I0       In      -         35.926      -         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     36.374      -         
un7_how.if_generate_plus\.mult1_un124_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     I0       In      -         37.279      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     CO       Out     0.258     37.537      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CI       In      -         37.551      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CO       Out     0.126     37.677      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CI       In      -         37.691      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.126     37.817      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         37.831      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.126     37.957      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      I3       In      -         38.343      -         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      O        Out     0.316     38.659      -         
if_generate_plus\.mult1_un131_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      I0       In      -         40.030      -         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     40.479      -         
un7_how.if_generate_plus\.mult1_un131_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     I0       In      -         41.384      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     CO       Out     0.258     41.641      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CI       In      -         41.655      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CO       Out     0.126     41.782      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CI       In      -         41.795      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.126     41.922      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         41.936      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.126     42.062      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      I3       In      -         42.448      -         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      O        Out     0.316     42.764      -         
if_generate_plus\.mult1_un138_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      I0       In      -         44.135      -         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     44.583      -         
un7_how.if_generate_plus\.mult1_un138_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     I0       In      -         45.488      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     CO       Out     0.258     45.746      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CI       In      -         45.760      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CO       Out     0.126     45.886      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CI       In      -         45.900      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CO       Out     0.126     46.026      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CI       In      -         46.040      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CO       Out     0.126     46.166      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      I3       In      -         46.552      -         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      O        Out     0.316     46.868      -         
if_generate_plus\.mult1_un145_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      I0       In      -         48.239      -         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     48.688      -         
un7_how.if_generate_plus\.mult1_un145_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     I0       In      -         49.593      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     CO       Out     0.258     49.850      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CI       In      -         49.864      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CO       Out     0.126     49.990      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CI       In      -         50.005      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CO       Out     0.126     50.131      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CI       In      -         50.145      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CO       Out     0.126     50.271      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      I3       In      -         50.657      -         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      O        Out     0.316     50.972      -         
if_generate_plus\.mult1_un152_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      I0       In      -         52.343      -         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     52.792      -         
un7_how.if_generate_plus\.mult1_un152_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     I0       In      -         53.697      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     CO       Out     0.258     53.955      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CI       In      -         53.969      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CO       Out     0.126     54.095      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CI       In      -         54.109      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CO       Out     0.126     54.235      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CI       In      -         54.249      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CO       Out     0.126     54.375      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      I3       In      -         54.761      -         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      O        Out     0.316     55.077      -         
if_generate_plus\.mult1_un159_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      I0       In      -         56.448      -         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     56.897      -         
un7_how.if_generate_plus\.mult1_un159_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     I0       In      -         57.802      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     CO       Out     0.258     58.059      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CI       In      -         58.073      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CO       Out     0.126     58.200      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CI       In      -         58.214      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CO       Out     0.126     58.340      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CI       In      -         58.354      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CO       Out     0.126     58.480      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      I3       In      -         58.866      -         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      O        Out     0.316     59.182      -         
if_generate_plus\.mult1_un166_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      I0       In      -         60.553      -         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     61.001      -         
un7_how.if_generate_plus\.mult1_un166_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     I0       In      -         61.906      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     CO       Out     0.258     62.164      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CI       In      -         62.178      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CO       Out     0.126     62.304      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CI       In      -         62.318      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CO       Out     0.126     62.444      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CI       In      -         62.458      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CO       Out     0.126     62.584      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      I3       In      -         62.970      -         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      O        Out     0.316     63.286      -         
if_generate_plus\.mult1_un173_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      I0       In      -         64.657      -         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     65.106      -         
un7_how.if_generate_plus\.mult1_un173_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     I0       In      -         66.011      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     CO       Out     0.258     66.268      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CI       In      -         66.282      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CO       Out     0.126     66.409      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CI       In      -         66.422      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CO       Out     0.126     66.549      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CI       In      -         66.563      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CO       Out     0.126     66.689      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      I3       In      -         67.075      -         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      O        Out     0.316     67.391      -         
if_generate_plus\.mult1_un180_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      I0       In      -         68.761      -         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     69.210      -         
un7_how.if_generate_plus\.mult1_un180_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     I0       In      -         70.115      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     CO       Out     0.258     70.373      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CI       In      -         70.387      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CO       Out     0.126     70.513      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CI       In      -         70.527      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CO       Out     0.126     70.653      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CI       In      -         70.667      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CO       Out     0.126     70.793      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      I3       In      -         71.179      -         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      O        Out     0.316     71.495      -         
if_generate_plus\.mult1_un187_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      I0       In      -         72.866      -         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     73.315      -         
un7_how.if_generate_plus\.mult1_un187_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     I0       In      -         74.220      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     CO       Out     0.258     74.477      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CI       In      -         74.491      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CO       Out     0.126     74.618      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CI       In      -         74.632      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CO       Out     0.126     74.758      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CI       In      -         74.772      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CO       Out     0.126     74.898      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      I3       In      -         75.284      -         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      O        Out     0.316     75.600      -         
if_generate_plus\.mult1_un194_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      I0       In      -         76.971      -         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     77.419      -         
un7_how.if_generate_plus\.mult1_un194_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     I0       In      -         78.324      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     CO       Out     0.258     78.582      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CI       In      -         78.596      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CO       Out     0.126     78.722      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CI       In      -         78.736      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CO       Out     0.126     78.862      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CI       In      -         78.876      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CO       Out     0.126     79.002      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      I3       In      -         79.388      -         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      O        Out     0.316     79.704      -         
if_generate_plus\.mult1_un201_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      I0       In      -         81.075      -         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     81.524      -         
un7_how.if_generate_plus\.mult1_un201_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     I0       In      -         82.429      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     CO       Out     0.258     82.686      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CI       In      -         82.700      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CO       Out     0.126     82.826      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CI       In      -         82.841      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CO       Out     0.126     82.967      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CI       In      -         82.981      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CO       Out     0.126     83.107      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      I3       In      -         83.493      -         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      O        Out     0.316     83.808      -         
if_generate_plus\.mult1_un208_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      I0       In      -         85.180      -         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     85.628      -         
un7_how.if_generate_plus\.mult1_un208_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     I0       In      -         86.533      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     CO       Out     0.258     86.791      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CI       In      -         86.805      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CO       Out     0.126     86.931      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CI       In      -         86.945      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CO       Out     0.126     87.071      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CI       In      -         87.085      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CO       Out     0.126     87.211      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      I3       In      -         87.597      -         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      O        Out     0.316     87.913      -         
if_generate_plus\.mult1_un215_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      I0       In      -         89.284      -         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     89.733      -         
un7_how.if_generate_plus\.mult1_un215_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     I0       In      -         90.638      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     CO       Out     0.258     90.895      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CI       In      -         90.909      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CO       Out     0.126     91.035      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CI       In      -         91.049      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CO       Out     0.126     91.176      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CI       In      -         91.190      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CO       Out     0.126     91.316      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      I3       In      -         91.702      -         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      O        Out     0.316     92.017      -         
if_generate_plus\.mult1_un222_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      I0       In      -         93.388      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      O        Out     0.449     93.837      -         
G_121                                                     Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     I0       In      -         94.742      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     CO       Out     0.258     95.000      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CI       In      -         95.014      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CO       Out     0.126     95.140      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2           Net          -        -       0.386     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      I3       In      -         95.526      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      O        Out     0.316     95.842      -         
if_generate_plus\.mult1_un229_sum_cry_3_s                 Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      I3       In      -         97.213      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      O        Out     0.316     97.528      -         
if_generate_plus\.mult1_un1_sum_axbxc3_x1                 Net          -        -       1.371     -           1         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      I2       In      -         98.899      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      O        Out     0.379     99.278      -         
if_generate_plus\.mult1_un1_sum_axbxc3_ns                 Net          -        -       1.507     -           1         
how[3]                                                    SB_DFFSS     D        In      -         100.785     -         
========================================================================================================================
Total path delay (propagation time + setup) of 100.890 is 32.948(32.7%) logic and 67.942(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      100.775
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -95.978

    Number of logic level(s):                134
    Starting point:                          up[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
up[1]                                                     SB_DFF       Q        Out     0.540     0.540       -         
up[1]                                                     Net          -        -       1.599     -           6         
down_fast_RNIM0781[0]                                     SB_LUT4      I2       In      -         2.139       -         
down_fast_RNIM0781[0]                                     SB_LUT4      O        Out     0.351     2.490       -         
how\.how_c2_0_1                                           Net          -        -       1.371     -           1         
down_RNI71NN1[2]                                          SB_LUT4      I1       In      -         3.861       -         
down_RNI71NN1[2]                                          SB_LUT4      O        Out     0.400     4.260       -         
how\.how_ac0_3                                            Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           SB_LUT4      I1       In      -         5.631       -         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           SB_LUT4      O        Out     0.400     6.031       -         
un7_how.if_generate_plus\.mult1_un75_sum_s_1_sf           Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_s          SB_LUT4      I1       In      -         7.402       -         
un7_how.if_generate_plus\.mult1_un75_sum_cry_1_s          SB_LUT4      O        Out     0.400     7.802       -         
if_generate_plus\.mult1_un75_sum_cry_1_s                  Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     I1       In      -         8.707       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2_c          SB_CARRY     CO       Out     0.229     8.936       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CI       In      -         8.950       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3_c          SB_CARRY     CO       Out     0.126     9.076       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CI       In      -         9.090       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4_c          SB_CARRY     CO       Out     0.126     9.216       -         
un7_how.if_generate_plus\.mult1_un82_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      I3       In      -         9.602       -         
un7_how.if_generate_plus\.mult1_un82_sum_s_5              SB_LUT4      O        Out     0.316     9.918       -         
if_generate_plus\.mult1_un82_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      I0       In      -         11.289      -         
un7_how.if_generate_plus\.mult1_un82_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     11.737      -         
un7_how.if_generate_plus\.mult1_un82_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     I0       In      -         12.642      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1_c          SB_CARRY     CO       Out     0.258     12.900      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CI       In      -         12.914      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2_c          SB_CARRY     CO       Out     0.126     13.040      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CI       In      -         13.054      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3_c          SB_CARRY     CO       Out     0.126     13.180      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CI       In      -         13.194      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4_c          SB_CARRY     CO       Out     0.126     13.320      -         
un7_how.if_generate_plus\.mult1_un89_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      I3       In      -         13.707      -         
un7_how.if_generate_plus\.mult1_un89_sum_s_5              SB_LUT4      O        Out     0.316     14.022      -         
if_generate_plus\.mult1_un89_sum_s_5                      Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      I0       In      -         15.393      -         
un7_how.if_generate_plus\.mult1_un89_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     15.842      -         
un7_how.if_generate_plus\.mult1_un89_sum_i[5]             Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     I0       In      -         16.747      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1_c          SB_CARRY     CO       Out     0.258     17.004      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_1            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CI       In      -         17.018      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2_c          SB_CARRY     CO       Out     0.126     17.145      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_2            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CI       In      -         17.159      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3_c          SB_CARRY     CO       Out     0.126     17.285      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_3            Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CI       In      -         17.299      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4_c          SB_CARRY     CO       Out     0.126     17.425      -         
un7_how.if_generate_plus\.mult1_un96_sum_cry_4            Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      I3       In      -         17.811      -         
un7_how.if_generate_plus\.mult1_un96_sum_s_5              SB_LUT4      O        Out     0.316     18.127      -         
if_generate_plus\.mult1_un96_sum_s_5                      Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      I0       In      -         19.498      -         
un7_how.if_generate_plus\.mult1_un96_sum_sbtinv[5]        SB_LUT4      O        Out     0.449     19.946      -         
un7_how.if_generate_plus\.mult1_un96_sum_i[5]             Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     I0       In      -         20.851      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1_c         SB_CARRY     CO       Out     0.258     21.109      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CI       In      -         21.123      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2_c         SB_CARRY     CO       Out     0.126     21.249      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CI       In      -         21.263      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3_c         SB_CARRY     CO       Out     0.126     21.389      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CI       In      -         21.403      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4_c         SB_CARRY     CO       Out     0.126     21.529      -         
un7_how.if_generate_plus\.mult1_un103_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      I3       In      -         21.916      -         
un7_how.if_generate_plus\.mult1_un103_sum_s_5             SB_LUT4      O        Out     0.316     22.231      -         
if_generate_plus\.mult1_un103_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      I0       In      -         23.602      -         
un7_how.if_generate_plus\.mult1_un103_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     24.051      -         
un7_how.if_generate_plus\.mult1_un103_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     I0       In      -         24.956      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1_c         SB_CARRY     CO       Out     0.258     25.213      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CI       In      -         25.227      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2_c         SB_CARRY     CO       Out     0.126     25.354      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CI       In      -         25.368      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3_c         SB_CARRY     CO       Out     0.126     25.494      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CI       In      -         25.508      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4_c         SB_CARRY     CO       Out     0.126     25.634      -         
un7_how.if_generate_plus\.mult1_un110_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      I3       In      -         26.020      -         
un7_how.if_generate_plus\.mult1_un110_sum_s_5             SB_LUT4      O        Out     0.316     26.336      -         
if_generate_plus\.mult1_un110_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      I0       In      -         27.707      -         
un7_how.if_generate_plus\.mult1_un110_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     28.155      -         
un7_how.if_generate_plus\.mult1_un110_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     I0       In      -         29.060      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1_c         SB_CARRY     CO       Out     0.258     29.318      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CI       In      -         29.332      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2_c         SB_CARRY     CO       Out     0.126     29.458      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CI       In      -         29.472      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3_c         SB_CARRY     CO       Out     0.126     29.598      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CI       In      -         29.612      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4_c         SB_CARRY     CO       Out     0.126     29.738      -         
un7_how.if_generate_plus\.mult1_un117_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      I3       In      -         30.125      -         
un7_how.if_generate_plus\.mult1_un117_sum_s_5             SB_LUT4      O        Out     0.316     30.440      -         
if_generate_plus\.mult1_un117_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      I0       In      -         31.811      -         
un7_how.if_generate_plus\.mult1_un117_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     32.260      -         
un7_how.if_generate_plus\.mult1_un117_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     I0       In      -         33.165      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1_c         SB_CARRY     CO       Out     0.258     33.422      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CI       In      -         33.436      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2_c         SB_CARRY     CO       Out     0.126     33.563      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CI       In      -         33.577      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3_c         SB_CARRY     CO       Out     0.126     33.703      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CI       In      -         33.717      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4_c         SB_CARRY     CO       Out     0.126     33.843      -         
un7_how.if_generate_plus\.mult1_un124_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      I3       In      -         34.229      -         
un7_how.if_generate_plus\.mult1_un124_sum_s_5             SB_LUT4      O        Out     0.316     34.545      -         
if_generate_plus\.mult1_un124_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      I0       In      -         35.916      -         
un7_how.if_generate_plus\.mult1_un124_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     36.364      -         
un7_how.if_generate_plus\.mult1_un124_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     I0       In      -         37.269      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1_c         SB_CARRY     CO       Out     0.258     37.527      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CI       In      -         37.541      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2_c         SB_CARRY     CO       Out     0.126     37.667      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CI       In      -         37.681      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3_c         SB_CARRY     CO       Out     0.126     37.807      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CI       In      -         37.821      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4_c         SB_CARRY     CO       Out     0.126     37.947      -         
un7_how.if_generate_plus\.mult1_un131_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      I3       In      -         38.334      -         
un7_how.if_generate_plus\.mult1_un131_sum_s_5             SB_LUT4      O        Out     0.316     38.649      -         
if_generate_plus\.mult1_un131_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      I0       In      -         40.020      -         
un7_how.if_generate_plus\.mult1_un131_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     40.469      -         
un7_how.if_generate_plus\.mult1_un131_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     I0       In      -         41.374      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1_c         SB_CARRY     CO       Out     0.258     41.631      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CI       In      -         41.645      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2_c         SB_CARRY     CO       Out     0.126     41.772      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CI       In      -         41.786      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3_c         SB_CARRY     CO       Out     0.126     41.912      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CI       In      -         41.926      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4_c         SB_CARRY     CO       Out     0.126     42.052      -         
un7_how.if_generate_plus\.mult1_un138_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      I3       In      -         42.438      -         
un7_how.if_generate_plus\.mult1_un138_sum_s_5             SB_LUT4      O        Out     0.316     42.754      -         
if_generate_plus\.mult1_un138_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      I0       In      -         44.125      -         
un7_how.if_generate_plus\.mult1_un138_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     44.573      -         
un7_how.if_generate_plus\.mult1_un138_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     I0       In      -         45.478      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1_c         SB_CARRY     CO       Out     0.258     45.736      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CI       In      -         45.750      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2_c         SB_CARRY     CO       Out     0.126     45.876      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CI       In      -         45.890      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3_c         SB_CARRY     CO       Out     0.126     46.016      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CI       In      -         46.030      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4_c         SB_CARRY     CO       Out     0.126     46.157      -         
un7_how.if_generate_plus\.mult1_un145_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      I3       In      -         46.542      -         
un7_how.if_generate_plus\.mult1_un145_sum_s_5             SB_LUT4      O        Out     0.316     46.858      -         
if_generate_plus\.mult1_un145_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      I0       In      -         48.229      -         
un7_how.if_generate_plus\.mult1_un145_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     48.678      -         
un7_how.if_generate_plus\.mult1_un145_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     I0       In      -         49.583      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1_c         SB_CARRY     CO       Out     0.258     49.840      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CI       In      -         49.854      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2_c         SB_CARRY     CO       Out     0.126     49.981      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CI       In      -         49.995      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3_c         SB_CARRY     CO       Out     0.126     50.121      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CI       In      -         50.135      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4_c         SB_CARRY     CO       Out     0.126     50.261      -         
un7_how.if_generate_plus\.mult1_un152_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      I3       In      -         50.647      -         
un7_how.if_generate_plus\.mult1_un152_sum_s_5             SB_LUT4      O        Out     0.316     50.963      -         
if_generate_plus\.mult1_un152_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      I0       In      -         52.334      -         
un7_how.if_generate_plus\.mult1_un152_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     52.782      -         
un7_how.if_generate_plus\.mult1_un152_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     I0       In      -         53.687      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1_c         SB_CARRY     CO       Out     0.258     53.945      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CI       In      -         53.959      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2_c         SB_CARRY     CO       Out     0.126     54.085      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CI       In      -         54.099      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3_c         SB_CARRY     CO       Out     0.126     54.225      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CI       In      -         54.239      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4_c         SB_CARRY     CO       Out     0.126     54.365      -         
un7_how.if_generate_plus\.mult1_un159_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      I3       In      -         54.752      -         
un7_how.if_generate_plus\.mult1_un159_sum_s_5             SB_LUT4      O        Out     0.316     55.067      -         
if_generate_plus\.mult1_un159_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      I0       In      -         56.438      -         
un7_how.if_generate_plus\.mult1_un159_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     56.887      -         
un7_how.if_generate_plus\.mult1_un159_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     I0       In      -         57.792      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1_c         SB_CARRY     CO       Out     0.258     58.049      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CI       In      -         58.063      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2_c         SB_CARRY     CO       Out     0.126     58.190      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CI       In      -         58.204      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3_c         SB_CARRY     CO       Out     0.126     58.330      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CI       In      -         58.344      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4_c         SB_CARRY     CO       Out     0.126     58.470      -         
un7_how.if_generate_plus\.mult1_un166_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      I3       In      -         58.856      -         
un7_how.if_generate_plus\.mult1_un166_sum_s_5             SB_LUT4      O        Out     0.316     59.172      -         
if_generate_plus\.mult1_un166_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      I0       In      -         60.543      -         
un7_how.if_generate_plus\.mult1_un166_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     60.991      -         
un7_how.if_generate_plus\.mult1_un166_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     I0       In      -         61.896      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1_c         SB_CARRY     CO       Out     0.258     62.154      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CI       In      -         62.168      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2_c         SB_CARRY     CO       Out     0.126     62.294      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CI       In      -         62.308      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3_c         SB_CARRY     CO       Out     0.126     62.434      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CI       In      -         62.448      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4_c         SB_CARRY     CO       Out     0.126     62.575      -         
un7_how.if_generate_plus\.mult1_un173_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      I3       In      -         62.961      -         
un7_how.if_generate_plus\.mult1_un173_sum_s_5             SB_LUT4      O        Out     0.316     63.276      -         
if_generate_plus\.mult1_un173_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      I0       In      -         64.647      -         
un7_how.if_generate_plus\.mult1_un173_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     65.096      -         
un7_how.if_generate_plus\.mult1_un173_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     I0       In      -         66.001      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1_c         SB_CARRY     CO       Out     0.258     66.258      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CI       In      -         66.272      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2_c         SB_CARRY     CO       Out     0.126     66.399      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CI       In      -         66.413      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3_c         SB_CARRY     CO       Out     0.126     66.539      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CI       In      -         66.553      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4_c         SB_CARRY     CO       Out     0.126     66.679      -         
un7_how.if_generate_plus\.mult1_un180_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      I3       In      -         67.065      -         
un7_how.if_generate_plus\.mult1_un180_sum_s_5             SB_LUT4      O        Out     0.316     67.381      -         
if_generate_plus\.mult1_un180_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      I0       In      -         68.752      -         
un7_how.if_generate_plus\.mult1_un180_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     69.200      -         
un7_how.if_generate_plus\.mult1_un180_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     I0       In      -         70.105      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1_c         SB_CARRY     CO       Out     0.258     70.363      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CI       In      -         70.377      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2_c         SB_CARRY     CO       Out     0.126     70.503      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CI       In      -         70.517      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3_c         SB_CARRY     CO       Out     0.126     70.643      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CI       In      -         70.657      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4_c         SB_CARRY     CO       Out     0.126     70.784      -         
un7_how.if_generate_plus\.mult1_un187_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      I3       In      -         71.169      -         
un7_how.if_generate_plus\.mult1_un187_sum_s_5             SB_LUT4      O        Out     0.316     71.485      -         
if_generate_plus\.mult1_un187_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      I0       In      -         72.856      -         
un7_how.if_generate_plus\.mult1_un187_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     73.305      -         
un7_how.if_generate_plus\.mult1_un187_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     I0       In      -         74.210      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1_c         SB_CARRY     CO       Out     0.258     74.467      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CI       In      -         74.481      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2_c         SB_CARRY     CO       Out     0.126     74.608      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CI       In      -         74.622      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3_c         SB_CARRY     CO       Out     0.126     74.748      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CI       In      -         74.762      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4_c         SB_CARRY     CO       Out     0.126     74.888      -         
un7_how.if_generate_plus\.mult1_un194_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      I3       In      -         75.274      -         
un7_how.if_generate_plus\.mult1_un194_sum_s_5             SB_LUT4      O        Out     0.316     75.590      -         
if_generate_plus\.mult1_un194_sum_s_5                     Net          -        -       1.371     -           6         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      I0       In      -         76.961      -         
un7_how.if_generate_plus\.mult1_un194_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     77.409      -         
un7_how.if_generate_plus\.mult1_un194_sum_i[5]            Net          -        -       0.905     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     I0       In      -         78.314      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1_c         SB_CARRY     CO       Out     0.258     78.572      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CI       In      -         78.586      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2_c         SB_CARRY     CO       Out     0.126     78.712      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CI       In      -         78.726      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3_c         SB_CARRY     CO       Out     0.126     78.852      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CI       In      -         78.866      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4_c         SB_CARRY     CO       Out     0.126     78.993      -         
un7_how.if_generate_plus\.mult1_un201_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      I3       In      -         79.379      -         
un7_how.if_generate_plus\.mult1_un201_sum_s_5             SB_LUT4      O        Out     0.316     79.694      -         
if_generate_plus\.mult1_un201_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      I0       In      -         81.065      -         
un7_how.if_generate_plus\.mult1_un201_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     81.514      -         
un7_how.if_generate_plus\.mult1_un201_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     I0       In      -         82.419      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1_c         SB_CARRY     CO       Out     0.258     82.676      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CI       In      -         82.690      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2_c         SB_CARRY     CO       Out     0.126     82.817      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CI       In      -         82.831      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3_c         SB_CARRY     CO       Out     0.126     82.957      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CI       In      -         82.971      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4_c         SB_CARRY     CO       Out     0.126     83.097      -         
un7_how.if_generate_plus\.mult1_un208_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      I3       In      -         83.483      -         
un7_how.if_generate_plus\.mult1_un208_sum_s_5             SB_LUT4      O        Out     0.316     83.799      -         
if_generate_plus\.mult1_un208_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      I0       In      -         85.170      -         
un7_how.if_generate_plus\.mult1_un208_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     85.618      -         
un7_how.if_generate_plus\.mult1_un208_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     I0       In      -         86.523      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1_c         SB_CARRY     CO       Out     0.258     86.781      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CI       In      -         86.795      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2_c         SB_CARRY     CO       Out     0.126     86.921      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CI       In      -         86.935      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3_c         SB_CARRY     CO       Out     0.126     87.061      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CI       In      -         87.075      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4_c         SB_CARRY     CO       Out     0.126     87.201      -         
un7_how.if_generate_plus\.mult1_un215_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      I3       In      -         87.588      -         
un7_how.if_generate_plus\.mult1_un215_sum_s_5             SB_LUT4      O        Out     0.316     87.903      -         
if_generate_plus\.mult1_un215_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      I0       In      -         89.274      -         
un7_how.if_generate_plus\.mult1_un215_sum_sbtinv[5]       SB_LUT4      O        Out     0.449     89.723      -         
un7_how.if_generate_plus\.mult1_un215_sum_i[5]            Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     I0       In      -         90.628      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1_c         SB_CARRY     CO       Out     0.258     90.885      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CI       In      -         90.899      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2_c         SB_CARRY     CO       Out     0.126     91.026      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_2           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CI       In      -         91.040      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3_c         SB_CARRY     CO       Out     0.126     91.166      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_3           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CI       In      -         91.180      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4_c         SB_CARRY     CO       Out     0.126     91.306      -         
un7_how.if_generate_plus\.mult1_un222_sum_cry_4           Net          -        -       0.386     -           1         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      I3       In      -         91.692      -         
un7_how.if_generate_plus\.mult1_un222_sum_s_5             SB_LUT4      O        Out     0.316     92.008      -         
if_generate_plus\.mult1_un222_sum_s_5                     Net          -        -       1.371     -           4         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      I0       In      -         93.379      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_4_c_inv     SB_LUT4      O        Out     0.449     93.827      -         
G_121                                                     Net          -        -       0.905     -           6         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     I0       In      -         94.732      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1_c         SB_CARRY     CO       Out     0.258     94.990      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_1           Net          -        -       0.014     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CI       In      -         95.004      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2_c         SB_CARRY     CO       Out     0.126     95.130      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_2           Net          -        -       0.386     -           2         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      I3       In      -         95.516      -         
un7_how.if_generate_plus\.mult1_un229_sum_cry_3_s         SB_LUT4      O        Out     0.316     95.832      -         
if_generate_plus\.mult1_un229_sum_cry_3_s                 Net          -        -       1.371     -           2         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      I3       In      -         97.203      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_x1         SB_LUT4      O        Out     0.316     97.518      -         
if_generate_plus\.mult1_un1_sum_axbxc3_x1                 Net          -        -       1.371     -           1         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      I2       In      -         98.889      -         
un7_how.if_generate_plus\.mult1_un1_sum_axbxc3_ns         SB_LUT4      O        Out     0.379     99.268      -         
if_generate_plus\.mult1_un1_sum_axbxc3_ns                 Net          -        -       1.507     -           1         
how[3]                                                    SB_DFFSS     D        In      -         100.775     -         
========================================================================================================================
Total path delay (propagation time + setup) of 100.880 is 32.844(32.6%) logic and 68.036(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        126 uses
SB_DFF          39 uses
SB_DFFSR        3 uses
SB_DFFSS        1 use
SB_LUT4         226 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   43 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 226 (17%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 226 = 226 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Jul 07 13:51:45 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	226
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	126
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	234
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	126

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	102
        CARRY Only       	:	23
        LUT with CARRY   	:	89
    LogicCells                  :	257/1280
    PLBs                        :	34/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.7 (sec)

Final Design Statistics
    Number of LUTs      	:	234
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	126
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	257/1280
    PLBs                        :	37/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 324
used logic cells: 257
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 324
used logic cells: 257
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 367 
I1212: Iteration  1 :   190 unrouted : 0 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 13:55:21 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":33:16:33:19|Object flag is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:55:21 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:55:21 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:55:21 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:55:22 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 13:55:22 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     27   
top|level2_inferred_clock         465.5 MHz      2.148         inferred     Autoconstr_clkgroup_3     4    
top|level_inferred_clock          457.9 MHz      2.184         inferred     Autoconstr_clkgroup_2     4    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 27 sequential elements including how[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":111:0:111:5|Found inferred clock top|level_inferred_clock which controls 4 sequential elements including up[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":115:0:115:5|Found inferred clock top|level2_inferred_clock which controls 4 sequential elements including down[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:55:22 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 13:55:23 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell31(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell31(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Boundary register shift_ret[1] (in view: ScratchLib.cell37(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Boundary register shift_ret[2] (in view: ScratchLib.cell37(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":100:0:100:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.61ns		  49 /        41



@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":115:0:115:5|Boundary register down[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":111:0:111:5|Boundary register up[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":111:0:111:5|Boundary register up[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":111:0:111:5|Boundary register up[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":115:0:115:5|Boundary register down[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 14 clock pin(s) of sequential element(s)
0 instances converted, 14 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               27         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[13]     SB_LUT4                14         down_e[0]           No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 13:55:23 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.068

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             195.4 MHz     166.1 MHz     5.117         6.020         -0.903     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.117       -0.903  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.068  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
delay[6]     top|CLK       SB_DFF     Q       delay[6]     0.540       -0.024
delay[7]     top|CLK       SB_DFF     Q       delay[7]     0.540       0.116 
delay[8]     top|CLK       SB_DFF     Q       delay[8]     0.540       0.256 
delay[9]     top|CLK       SB_DFF     Q       delay[9]     0.540       0.397 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF     D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF     D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF     D       delay_s[9]      4.798        -0.164
delay[8]      top|CLK       SB_DFF     D       delay_s[8]      4.798        -0.024
delay[7]      top|CLK       SB_DFF     D       delay_s[7]      4.798        0.116 
delay[6]      top|CLK       SB_DFF     D       delay_s[6]      4.798        0.256 
delay[5]      top|CLK       SB_DFF     D       delay_s[5]      4.798        0.397 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.865

    Number of logic level(s):                15
    Starting point:                          delay[0] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.840       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.156       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.663       -         
==================================================================================
Total path delay (propagation time + setup) of 5.768 is 2.859(49.6%) logic and 2.909(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[1] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[1]            SB_DFF       Q        Out     0.540     0.540       -         
delay[1]            Net          -        -       0.834     -           3         
delay_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[0] / Q
    Ending point:                            delay[13] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.386     -           2         
delay_RNO[13]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[13]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[13]         Net          -        -       1.507     -           1         
delay[13]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[2] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[2]            SB_DFF       Q        Out     0.540     0.540       -         
delay[2]            Net          -        -       0.834     -           3         
delay_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[0] / Q
    Ending point:                            delay[12] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.386     -           2         
delay_RNO[12]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[12]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[12]         Net          -        -       1.507     -           1         
delay[12]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                Starting                                          Arrival           
Instance        Reference     Type        Pin     Net             Time        Slack 
                Clock                                                               
------------------------------------------------------------------------------------
down[1]         System        SB_DFF      Q       down[1]         0.540       -1.068
down_e[0]       System        SB_DFFE     Q       down[0]         0.540       -1.068
down[3]         System        SB_DFF      Q       down[3]         0.540       -1.019
up[1]           System        SB_DFF      Q       up[1]           0.540       -0.998
up_e[0]         System        SB_DFFE     Q       up[0]           0.540       -0.998
up_e[3]         System        SB_DFFE     Q       up[3]           0.540       -0.935
down_e[2]       System        SB_DFFE     Q       down[2]         0.540       -0.833
shift_0[1]      System        SB_DFF      Q       shift_0[1]      0.540       -0.805
shift_0[2]      System        SB_DFF      Q       shift_0[2]      0.540       -0.784
shift2_0[1]     System        SB_DFF      Q       shift2_0[1]     0.540       -0.721
====================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                Required           
Instance      Reference     Type        Pin     Net                   Time         Slack 
              Clock                                                                      
-----------------------------------------------------------------------------------------
how[2]        System        SB_DFF      D       how_RNO[2]            4.798        -1.068
how[3]        System        SB_DFF      D       how15                 4.798        -1.068
down[3]       System        SB_DFF      D       down_0                5.012        -0.903
up[1]         System        SB_DFF      D       up_0                  5.012        -0.805
down[1]       System        SB_DFF      D       down_2                5.012        -0.721
how[0]        System        SB_DFF      D       un1_down_1_axb0_i     4.798        0.703 
how[1]        System        SB_DFF      D       how_RNO[1]            4.798        0.703 
down_e[2]     System        SB_DFFE     D       down_e_RNO[2]         5.012        0.917 
up_e[2]       System        SB_DFFE     D       up_e_RNO[2]           5.012        0.917 
up_e[3]       System        SB_DFFE     D       up_e_RNO[3]           5.012        0.917 
=========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.068

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[1]            SB_DFF      Q        Out     0.540     0.540       -         
down[1]            Net         -        -       1.599     -           7         
how_RNO_0[3]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4     O        Out     0.449     2.588       -         
how15_2_0          Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I1       In      -         3.959       -         
how_RNO[3]         SB_LUT4     O        Out     0.400     4.359       -         
how15              Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.068

    Number of logic level(s):                2
    Starting point:                          down_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
down_e[0]               SB_DFFE     Q        Out     0.540     0.540       -         
down[0]                 Net         -        -       1.599     -           8         
how_RNO_0[2]            SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[2]            SB_LUT4     O        Out     0.449     2.588       -         
un1_down_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]              SB_LUT4     I1       In      -         3.959       -         
how_RNO[2]              SB_LUT4     O        Out     0.400     4.359       -         
how_RNO[2]              Net         -        -       1.507     -           1         
how[2]                  SB_DFF      D        In      -         5.865       -         
=====================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.047

    Number of logic level(s):                2
    Starting point:                          down_e[0] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down_e[0]          SB_DFFE     Q        Out     0.540     0.540       -         
down[0]            Net         -        -       1.599     -           8         
how_RNO_1[3]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_1[3]       SB_LUT4     O        Out     0.449     2.588       -         
how15_2_1          Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I2       In      -         3.959       -         
how_RNO[3]         SB_LUT4     O        Out     0.379     4.338       -         
how15              Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.845       -         
================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.019

    Number of logic level(s):                2
    Starting point:                          down[3] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[3]            SB_DFF      Q        Out     0.540     0.540       -         
down[3]            Net         -        -       1.599     -           2         
how_RNO_0[3]       SB_LUT4     I1       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4     O        Out     0.400     2.539       -         
how15_2_0          Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I1       In      -         3.910       -         
how_RNO[3]         SB_LUT4     O        Out     0.400     4.309       -         
how15              Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.816       -         
================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                2
    Starting point:                          up[1] / Q
    Ending point:                            how[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up[1]              SB_DFF      Q        Out     0.540     0.540       -         
up[1]              Net         -        -       1.599     -           7         
how_RNO_0[3]       SB_LUT4     I2       In      -         2.139       -         
how_RNO_0[3]       SB_LUT4     O        Out     0.379     2.518       -         
how15_2_0          Net         -        -       1.371     -           1         
how_RNO[3]         SB_LUT4     I1       In      -         3.889       -         
how_RNO[3]         SB_LUT4     O        Out     0.400     4.288       -         
how15              Net         -        -       1.507     -           1         
how[3]             SB_DFF      D        In      -         5.795       -         
================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          36 uses
SB_DFFE         5 uses
SB_LUT4         46 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   41 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 46 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 46 = 46 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:55:23 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	12
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	53/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.3 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	53/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 137
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 137
used logic cells: 53
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 72 
I1212: Iteration  1 :    22 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 13:58:43 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":33:16:33:19|Object flag is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit how[3] is always 0.
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Pruning register bit 3 of how[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:58:43 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:58:43 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:58:43 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 13:58:44 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 13:58:45 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     26   
top|level2_inferred_clock         619.1 MHz      1.615         inferred     Autoconstr_clkgroup_3     3    
top|level_inferred_clock          605.6 MHz      1.651         inferred     Autoconstr_clkgroup_2     3    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 26 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Found inferred clock top|level_inferred_clock which controls 3 sequential elements including up[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":110:0:110:5|Found inferred clock top|level2_inferred_clock which controls 3 sequential elements including down[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:58:45 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 13:58:45 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 
@W: MO129 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Sequential instance BIT[7] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[1] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[2] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.21ns		  41 /        37



@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":110:0:110:5|Boundary register down[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Boundary register up[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 12 clock pin(s) of sequential element(s)
0 instances converted, 12 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               25         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                12         down_e[0]           No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 13:58:45 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.068

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             197.0 MHz     167.5 MHz     5.075         5.971         -0.896     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.075       -0.896  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.068  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
delay[6]     top|CLK       SB_DFF     Q       delay[6]     0.540       -0.024
delay[7]     top|CLK       SB_DFF     Q       delay[7]     0.540       0.116 
delay[8]     top|CLK       SB_DFF     Q       delay[8]     0.540       0.256 
delay[9]     top|CLK       SB_DFF     Q       delay[9]     0.540       0.397 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF     D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF     D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF     D       delay_s[9]      4.798        -0.164
delay[8]      top|CLK       SB_DFF     D       delay_s[8]      4.798        -0.024
delay[7]      top|CLK       SB_DFF     D       delay_s[7]      4.798        0.116 
delay[6]      top|CLK       SB_DFF     D       delay_s[6]      4.798        0.256 
delay[5]      top|CLK       SB_DFF     D       delay_s[5]      4.798        0.397 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.865

    Number of logic level(s):                15
    Starting point:                          delay[0] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.840       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.156       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.663       -         
==================================================================================
Total path delay (propagation time + setup) of 5.768 is 2.859(49.6%) logic and 2.909(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[1] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[1]            SB_DFF       Q        Out     0.540     0.540       -         
delay[1]            Net          -        -       0.834     -           3         
delay_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[0] / Q
    Ending point:                            delay[13] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.386     -           2         
delay_RNO[13]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[13]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[13]         Net          -        -       1.507     -           1         
delay[13]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[2] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[2]            SB_DFF       Q        Out     0.540     0.540       -         
delay[2]            Net          -        -       0.834     -           3         
delay_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[0] / Q
    Ending point:                            delay[12] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.386     -           2         
delay_RNO[12]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[12]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[12]         Net          -        -       1.507     -           1         
delay[12]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                          Arrival           
Instance         Reference     Type        Pin     Net             Time        Slack 
                 Clock                                                               
-------------------------------------------------------------------------------------
down_e[0]        System        SB_DFFE     Q       down[0]         0.540       -1.068
down[1]          System        SB_DFF      Q       down[1]         0.540       -1.019
up_e[0]          System        SB_DFFE     Q       up[0]           0.540       -0.998
up[1]            System        SB_DFF      Q       up[1]           0.540       -0.935
shift2_ret_1     System        SB_DFF      Q       level2_0        0.540       -0.896
shift_ret_1      System        SB_DFF      Q       level_0         0.540       -0.896
shift2_0[1]      System        SB_DFF      Q       shift2_0[1]     0.540       -0.875
shift_0[1]       System        SB_DFF      Q       shift_0[1]      0.540       -0.875
shift_0[2]       System        SB_DFF      Q       shift_0[2]      0.540       -0.826
shift2_0[2]      System        SB_DFF      Q       shift2_0[2]     0.540       -0.812
=====================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                  Required           
Instance         Reference     Type        Pin     Net                     Time         Slack 
                 Clock                                                                        
----------------------------------------------------------------------------------------------
how[2]           System        SB_DFF      D       how_1[2]                4.798        -1.068
down[2]          System        SB_DFF      D       down_1                  4.970        -0.896
up[2]            System        SB_DFF      D       up_1                    4.970        -0.896
up[1]            System        SB_DFF      D       up_0                    4.970        -0.847
down[1]          System        SB_DFF      D       down_0                  4.970        -0.762
how[0]           System        SB_DFF      D       how_1_axb0_i            4.798        0.703 
how[1]           System        SB_DFF      D       how_1[1]                4.798        0.703 
down_e[0]        System        SB_DFFE     D       down_e_RNO[0]           4.970        0.924 
shift2_ret_1     System        SB_DFF      D       shift2_0_RNIJLUP[1]     4.970        0.924 
shift_ret_1      System        SB_DFF      D       shift_0_RNIETMJ[1]      4.970        0.924 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.068

    Number of logic level(s):                2
    Starting point:                          down_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down_e[0]          SB_DFFE     Q        Out     0.540     0.540       -         
down[0]            Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.449     2.588       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.959       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.359       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.019

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[1]            SB_DFF      Q        Out     0.540     0.540       -         
down[1]            Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I1       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.400     2.539       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.910       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.309       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.816       -         
================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                2
    Starting point:                          up_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up_e[0]            SB_DFFE     Q        Out     0.540     0.540       -         
up[0]              Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I2       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.379     2.518       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.889       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.288       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.795       -         
================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.935

    Number of logic level(s):                2
    Starting point:                          up[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up[1]              SB_DFF      Q        Out     0.540     0.540       -         
up[1]              Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I3       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.316     2.455       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.826       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.225       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.732       -         
================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.970

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.896

    Number of logic level(s):                2
    Starting point:                          shift2_ret_1 / Q
    Ending point:                            down[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
shift2_ret_1       SB_DFF      Q        Out     0.540     0.540       -         
level2_0           Net         -        -       1.599     -           3         
down_RNO_0[2]      SB_LUT4     I1       In      -         2.139       -         
down_RNO_0[2]      SB_LUT4     O        Out     0.400     2.539       -         
down_RNO_0[2]      Net         -        -       1.371     -           1         
down_RNO[2]        SB_LUT4     I0       In      -         3.910       -         
down_RNO[2]        SB_LUT4     O        Out     0.449     4.359       -         
down_1             Net         -        -       1.507     -           1         
down[2]            SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          35 uses
SB_DFFE         2 uses
SB_LUT4         41 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   37 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 41 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 41 = 41 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 13:58:46 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	47
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	47/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.0 (sec)

Final Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	47/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 47
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 47
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 65 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Wed Jul 07 14:01:39 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG289 :"D:\projects\FPGA\Blinker\reg_project.v":84:18:84:23|Specified digits overflow the number's size
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":57:0:57:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":33:16:33:19|Object flag is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit how[3] is always 0.
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Pruning register bit 3 of how[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 14:01:39 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 14:01:39 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 14:01:39 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jul 07 14:01:41 2021

###########################################################]
Pre-mapping Report

# Wed Jul 07 14:01:41 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     26   
top|level2_inferred_clock         619.1 MHz      1.615         inferred     Autoconstr_clkgroup_3     3    
top|level_inferred_clock          605.6 MHz      1.651         inferred     Autoconstr_clkgroup_2     3    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 26 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Found inferred clock top|level_inferred_clock which controls 3 sequential elements including up[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":110:0:110:5|Found inferred clock top|level2_inferred_clock which controls 3 sequential elements including down[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 14:01:41 2021

###########################################################]
Map & Optimize Report

# Wed Jul 07 14:01:41 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell28(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[1] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift_ret[2] (in view: ScratchLib.cell34(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":95:0:95:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.21ns		  42 /        38



@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":110:0:110:5|Boundary register down[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":106:0:106:5|Boundary register up[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 12 clock pin(s) of sequential element(s)
0 instances converted, 12 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               26         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                12         down_e[0]           No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jul 07 14:01:42 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.068

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             197.0 MHz     167.5 MHz     5.075         5.971         -0.896     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.075       -0.896  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.903       -1.068  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
delay[6]     top|CLK       SB_DFF     Q       delay[6]     0.540       -0.024
delay[7]     top|CLK       SB_DFF     Q       delay[7]     0.540       0.116 
delay[8]     top|CLK       SB_DFF     Q       delay[8]     0.540       0.256 
delay[9]     top|CLK       SB_DFF     Q       delay[9]     0.540       0.397 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF     D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF     D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF     D       delay_s[9]      4.798        -0.164
delay[8]      top|CLK       SB_DFF     D       delay_s[8]      4.798        -0.024
delay[7]      top|CLK       SB_DFF     D       delay_s[7]      4.798        0.116 
delay[6]      top|CLK       SB_DFF     D       delay_s[6]      4.798        0.256 
delay[5]      top|CLK       SB_DFF     D       delay_s[5]      4.798        0.397 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.865

    Number of logic level(s):                15
    Starting point:                          delay[0] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.840       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.156       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.663       -         
==================================================================================
Total path delay (propagation time + setup) of 5.768 is 2.859(49.6%) logic and 2.909(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[1] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[1]            SB_DFF       Q        Out     0.540     0.540       -         
delay[1]            Net          -        -       0.834     -           3         
delay_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[0] / Q
    Ending point:                            delay[13] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.386     -           2         
delay_RNO[13]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[13]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[13]         Net          -        -       1.507     -           1         
delay[13]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[2] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[2]            SB_DFF       Q        Out     0.540     0.540       -         
delay[2]            Net          -        -       0.834     -           3         
delay_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[0] / Q
    Ending point:                            delay[12] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.386     -           2         
delay_RNO[12]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[12]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[12]         Net          -        -       1.507     -           1         
delay[12]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                 Starting                                          Arrival           
Instance         Reference     Type        Pin     Net             Time        Slack 
                 Clock                                                               
-------------------------------------------------------------------------------------
down_e[0]        System        SB_DFFE     Q       down[0]         0.540       -1.068
down[1]          System        SB_DFF      Q       down[1]         0.540       -1.019
up_e[0]          System        SB_DFFE     Q       up[0]           0.540       -0.998
up[1]            System        SB_DFF      Q       up[1]           0.540       -0.935
shift2_ret_1     System        SB_DFF      Q       level2_0        0.540       -0.896
shift_ret_1      System        SB_DFF      Q       level_0         0.540       -0.896
shift2_0[1]      System        SB_DFF      Q       shift2_0[1]     0.540       -0.875
shift_0[1]       System        SB_DFF      Q       shift_0[1]      0.540       -0.875
shift_0[2]       System        SB_DFF      Q       shift_0[2]      0.540       -0.826
shift2_0[2]      System        SB_DFF      Q       shift2_0[2]     0.540       -0.812
=====================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                  Required           
Instance         Reference     Type        Pin     Net                     Time         Slack 
                 Clock                                                                        
----------------------------------------------------------------------------------------------
how[2]           System        SB_DFF      D       how_1[2]                4.798        -1.068
down[2]          System        SB_DFF      D       down_1                  4.970        -0.896
up[2]            System        SB_DFF      D       up_1                    4.970        -0.896
up[1]            System        SB_DFF      D       up_0                    4.970        -0.847
down[1]          System        SB_DFF      D       down_0                  4.970        -0.762
how[0]           System        SB_DFF      D       how_1_axb0_i            4.798        0.703 
how[1]           System        SB_DFF      D       how_1[1]                4.798        0.703 
down_e[0]        System        SB_DFFE     D       down_e_RNO[0]           4.970        0.924 
shift2_ret_1     System        SB_DFF      D       shift2_0_RNIJLUP[1]     4.970        0.924 
shift_ret_1      System        SB_DFF      D       shift_0_RNIETMJ[1]      4.970        0.924 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.068

    Number of logic level(s):                2
    Starting point:                          down_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down_e[0]          SB_DFFE     Q        Out     0.540     0.540       -         
down[0]            Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I0       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.449     2.588       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.959       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.359       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.019

    Number of logic level(s):                2
    Starting point:                          down[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
down[1]            SB_DFF      Q        Out     0.540     0.540       -         
down[1]            Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I1       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.400     2.539       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.910       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.309       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.816       -         
================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                2
    Starting point:                          up_e[0] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up_e[0]            SB_DFFE     Q        Out     0.540     0.540       -         
up[0]              Net         -        -       1.599     -           6         
how_RNO_0[2]       SB_LUT4     I2       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.379     2.518       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.889       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.288       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.795       -         
================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.935

    Number of logic level(s):                2
    Starting point:                          up[1] / Q
    Ending point:                            how[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
up[1]              SB_DFF      Q        Out     0.540     0.540       -         
up[1]              Net         -        -       1.599     -           4         
how_RNO_0[2]       SB_LUT4     I3       In      -         2.139       -         
how_RNO_0[2]       SB_LUT4     O        Out     0.316     2.455       -         
how_1_axbxc2_1     Net         -        -       1.371     -           1         
how_RNO[2]         SB_LUT4     I1       In      -         3.826       -         
how_RNO[2]         SB_LUT4     O        Out     0.400     4.225       -         
how_1[2]           Net         -        -       1.507     -           1         
how[2]             SB_DFF      D        In      -         5.732       -         
================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.970

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.896

    Number of logic level(s):                2
    Starting point:                          shift2_ret_1 / Q
    Ending point:                            down[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
shift2_ret_1       SB_DFF      Q        Out     0.540     0.540       -         
level2_0           Net         -        -       1.599     -           3         
down_RNO_0[2]      SB_LUT4     I1       In      -         2.139       -         
down_RNO_0[2]      SB_LUT4     O        Out     0.400     2.539       -         
down_RNO_0[2]      Net         -        -       1.371     -           1         
down_RNO[2]        SB_LUT4     I0       In      -         3.910       -         
down_RNO[2]        SB_LUT4     O        Out     0.449     4.359       -         
down_1             Net         -        -       1.507     -           1         
down[2]            SB_DFF      D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          36 uses
SB_DFFE         2 uses
SB_LUT4         42 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   38 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 42 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 42 = 42 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jul 07 14:01:42 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	48
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	48/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.8 (sec)

Final Design Statistics
    Number of LUTs      	:	48
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	48/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 48
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 48
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 66 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
14:14:19
