
USB_BULK_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002a32  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000b2  00802000  00002a32  00002ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000b9a  008020b2  008020b2  00002b7a  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002b7a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002bac  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000004a8  00000000  00000000  00002bf0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a434  00000000  00000000  00003098  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b68  00000000  00000000  0000d4cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00008998  00000000  00000000  0000f034  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000009f0  00000000  00000000  000179cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002f629  00000000  00000000  000183bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000021d5  00000000  00000000  000479e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003d8  00000000  00000000  00049bc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000b8d9  00000000  00000000  00049f98  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	2c c1       	rjmp	.+600    	; 0x25a <__ctors_end>
       2:	00 00       	nop
       4:	46 c1       	rjmp	.+652    	; 0x292 <__bad_interrupt>
       6:	00 00       	nop
       8:	44 c1       	rjmp	.+648    	; 0x292 <__bad_interrupt>
       a:	00 00       	nop
       c:	42 c1       	rjmp	.+644    	; 0x292 <__bad_interrupt>
       e:	00 00       	nop
      10:	40 c1       	rjmp	.+640    	; 0x292 <__bad_interrupt>
      12:	00 00       	nop
      14:	3e c1       	rjmp	.+636    	; 0x292 <__bad_interrupt>
      16:	00 00       	nop
      18:	3c c1       	rjmp	.+632    	; 0x292 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	3a c1       	rjmp	.+628    	; 0x292 <__bad_interrupt>
      1e:	00 00       	nop
      20:	38 c1       	rjmp	.+624    	; 0x292 <__bad_interrupt>
      22:	00 00       	nop
      24:	36 c1       	rjmp	.+620    	; 0x292 <__bad_interrupt>
      26:	00 00       	nop
      28:	34 c1       	rjmp	.+616    	; 0x292 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	32 c1       	rjmp	.+612    	; 0x292 <__bad_interrupt>
      2e:	00 00       	nop
      30:	30 c1       	rjmp	.+608    	; 0x292 <__bad_interrupt>
      32:	00 00       	nop
      34:	2e c1       	rjmp	.+604    	; 0x292 <__bad_interrupt>
      36:	00 00       	nop
      38:	2c c1       	rjmp	.+600    	; 0x292 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	2a c1       	rjmp	.+596    	; 0x292 <__bad_interrupt>
      3e:	00 00       	nop
      40:	28 c1       	rjmp	.+592    	; 0x292 <__bad_interrupt>
      42:	00 00       	nop
      44:	26 c1       	rjmp	.+588    	; 0x292 <__bad_interrupt>
      46:	00 00       	nop
      48:	24 c1       	rjmp	.+584    	; 0x292 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	22 c1       	rjmp	.+580    	; 0x292 <__bad_interrupt>
      4e:	00 00       	nop
      50:	20 c1       	rjmp	.+576    	; 0x292 <__bad_interrupt>
      52:	00 00       	nop
      54:	1e c1       	rjmp	.+572    	; 0x292 <__bad_interrupt>
      56:	00 00       	nop
      58:	1c c1       	rjmp	.+568    	; 0x292 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	1a c1       	rjmp	.+564    	; 0x292 <__bad_interrupt>
      5e:	00 00       	nop
      60:	7f c7       	rjmp	.+3838   	; 0xf60 <__vector_24>
      62:	00 00       	nop
      64:	16 c1       	rjmp	.+556    	; 0x292 <__bad_interrupt>
      66:	00 00       	nop
      68:	14 c1       	rjmp	.+552    	; 0x292 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	12 c1       	rjmp	.+548    	; 0x292 <__bad_interrupt>
      6e:	00 00       	nop
      70:	10 c1       	rjmp	.+544    	; 0x292 <__bad_interrupt>
      72:	00 00       	nop
      74:	0e c1       	rjmp	.+540    	; 0x292 <__bad_interrupt>
      76:	00 00       	nop
      78:	0c c1       	rjmp	.+536    	; 0x292 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	0a c1       	rjmp	.+532    	; 0x292 <__bad_interrupt>
      7e:	00 00       	nop
      80:	08 c1       	rjmp	.+528    	; 0x292 <__bad_interrupt>
      82:	00 00       	nop
      84:	06 c1       	rjmp	.+524    	; 0x292 <__bad_interrupt>
      86:	00 00       	nop
      88:	04 c1       	rjmp	.+520    	; 0x292 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	02 c1       	rjmp	.+516    	; 0x292 <__bad_interrupt>
      8e:	00 00       	nop
      90:	00 c1       	rjmp	.+512    	; 0x292 <__bad_interrupt>
      92:	00 00       	nop
      94:	fe c0       	rjmp	.+508    	; 0x292 <__bad_interrupt>
      96:	00 00       	nop
      98:	fc c0       	rjmp	.+504    	; 0x292 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	fa c0       	rjmp	.+500    	; 0x292 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	f8 c0       	rjmp	.+496    	; 0x292 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	f6 c0       	rjmp	.+492    	; 0x292 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	f4 c0       	rjmp	.+488    	; 0x292 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	f2 c0       	rjmp	.+484    	; 0x292 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	f0 c0       	rjmp	.+480    	; 0x292 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	ee c0       	rjmp	.+476    	; 0x292 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	ec c0       	rjmp	.+472    	; 0x292 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	ea c0       	rjmp	.+468    	; 0x292 <__bad_interrupt>
      be:	00 00       	nop
      c0:	e8 c0       	rjmp	.+464    	; 0x292 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	e6 c0       	rjmp	.+460    	; 0x292 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	e4 c0       	rjmp	.+456    	; 0x292 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	e2 c0       	rjmp	.+452    	; 0x292 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	e0 c0       	rjmp	.+448    	; 0x292 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	de c0       	rjmp	.+444    	; 0x292 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	dc c0       	rjmp	.+440    	; 0x292 <__bad_interrupt>
      da:	00 00       	nop
      dc:	da c0       	rjmp	.+436    	; 0x292 <__bad_interrupt>
      de:	00 00       	nop
      e0:	d8 c0       	rjmp	.+432    	; 0x292 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	d6 c0       	rjmp	.+428    	; 0x292 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	d4 c0       	rjmp	.+424    	; 0x292 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	d2 c0       	rjmp	.+420    	; 0x292 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	d0 c0       	rjmp	.+416    	; 0x292 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ce c0       	rjmp	.+412    	; 0x292 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	cc c0       	rjmp	.+408    	; 0x292 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	ca c0       	rjmp	.+404    	; 0x292 <__bad_interrupt>
      fe:	00 00       	nop
     100:	c8 c0       	rjmp	.+400    	; 0x292 <__bad_interrupt>
     102:	00 00       	nop
     104:	c6 c0       	rjmp	.+396    	; 0x292 <__bad_interrupt>
     106:	00 00       	nop
     108:	c4 c0       	rjmp	.+392    	; 0x292 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	c2 c0       	rjmp	.+388    	; 0x292 <__bad_interrupt>
     10e:	00 00       	nop
     110:	c0 c0       	rjmp	.+384    	; 0x292 <__bad_interrupt>
     112:	00 00       	nop
     114:	be c0       	rjmp	.+380    	; 0x292 <__bad_interrupt>
     116:	00 00       	nop
     118:	bc c0       	rjmp	.+376    	; 0x292 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	ba c0       	rjmp	.+372    	; 0x292 <__bad_interrupt>
     11e:	00 00       	nop
     120:	b8 c0       	rjmp	.+368    	; 0x292 <__bad_interrupt>
     122:	00 00       	nop
     124:	b6 c0       	rjmp	.+364    	; 0x292 <__bad_interrupt>
     126:	00 00       	nop
     128:	b4 c0       	rjmp	.+360    	; 0x292 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	b2 c0       	rjmp	.+356    	; 0x292 <__bad_interrupt>
     12e:	00 00       	nop
     130:	b0 c0       	rjmp	.+352    	; 0x292 <__bad_interrupt>
     132:	00 00       	nop
     134:	ae c0       	rjmp	.+348    	; 0x292 <__bad_interrupt>
     136:	00 00       	nop
     138:	ac c0       	rjmp	.+344    	; 0x292 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	aa c0       	rjmp	.+340    	; 0x292 <__bad_interrupt>
     13e:	00 00       	nop
     140:	a8 c0       	rjmp	.+336    	; 0x292 <__bad_interrupt>
     142:	00 00       	nop
     144:	a6 c0       	rjmp	.+332    	; 0x292 <__bad_interrupt>
     146:	00 00       	nop
     148:	a4 c0       	rjmp	.+328    	; 0x292 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	69 c6       	rjmp	.+3282   	; 0xe20 <__vector_83>
     14e:	00 00       	nop
     150:	a0 c0       	rjmp	.+320    	; 0x292 <__bad_interrupt>
     152:	00 00       	nop
     154:	9e c0       	rjmp	.+316    	; 0x292 <__bad_interrupt>
     156:	00 00       	nop
     158:	9c c0       	rjmp	.+312    	; 0x292 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	9a c0       	rjmp	.+308    	; 0x292 <__bad_interrupt>
     15e:	00 00       	nop
     160:	98 c0       	rjmp	.+304    	; 0x292 <__bad_interrupt>
     162:	00 00       	nop
     164:	96 c0       	rjmp	.+300    	; 0x292 <__bad_interrupt>
     166:	00 00       	nop
     168:	94 c0       	rjmp	.+296    	; 0x292 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	92 c0       	rjmp	.+292    	; 0x292 <__bad_interrupt>
     16e:	00 00       	nop
     170:	90 c0       	rjmp	.+288    	; 0x292 <__bad_interrupt>
     172:	00 00       	nop
     174:	8e c0       	rjmp	.+284    	; 0x292 <__bad_interrupt>
     176:	00 00       	nop
     178:	8c c0       	rjmp	.+280    	; 0x292 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	8a c0       	rjmp	.+276    	; 0x292 <__bad_interrupt>
     17e:	00 00       	nop
     180:	88 c0       	rjmp	.+272    	; 0x292 <__bad_interrupt>
     182:	00 00       	nop
     184:	86 c0       	rjmp	.+268    	; 0x292 <__bad_interrupt>
     186:	00 00       	nop
     188:	84 c0       	rjmp	.+264    	; 0x292 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	82 c0       	rjmp	.+260    	; 0x292 <__bad_interrupt>
     18e:	00 00       	nop
     190:	80 c0       	rjmp	.+256    	; 0x292 <__bad_interrupt>
     192:	00 00       	nop
     194:	7e c0       	rjmp	.+252    	; 0x292 <__bad_interrupt>
     196:	00 00       	nop
     198:	7c c0       	rjmp	.+248    	; 0x292 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	7a c0       	rjmp	.+244    	; 0x292 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	78 c0       	rjmp	.+240    	; 0x292 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	76 c0       	rjmp	.+236    	; 0x292 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	74 c0       	rjmp	.+232    	; 0x292 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	72 c0       	rjmp	.+228    	; 0x292 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	70 c0       	rjmp	.+224    	; 0x292 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	6e c0       	rjmp	.+220    	; 0x292 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	6c c0       	rjmp	.+216    	; 0x292 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	6a c0       	rjmp	.+212    	; 0x292 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	68 c0       	rjmp	.+208    	; 0x292 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	66 c0       	rjmp	.+204    	; 0x292 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	64 c0       	rjmp	.+200    	; 0x292 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	62 c0       	rjmp	.+196    	; 0x292 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	60 c0       	rjmp	.+192    	; 0x292 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	5e c0       	rjmp	.+188    	; 0x292 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	5c c0       	rjmp	.+184    	; 0x292 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	5a c0       	rjmp	.+180    	; 0x292 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	58 c0       	rjmp	.+176    	; 0x292 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	56 c0       	rjmp	.+172    	; 0x292 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	54 c0       	rjmp	.+168    	; 0x292 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	52 c0       	rjmp	.+164    	; 0x292 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	50 c0       	rjmp	.+160    	; 0x292 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 50 13 	jmp	0x26a0	; 0x26a0 <__vector_125>
     1f8:	0c 94 0a 14 	jmp	0x2814	; 0x2814 <__vector_126>
     1fc:	c3 01       	movw	r24, r6
     1fe:	c5 01       	movw	r24, r10
     200:	c7 01       	movw	r24, r14
     202:	c9 01       	movw	r24, r18
     204:	cb 01       	movw	r24, r22
     206:	d0 01       	movw	r26, r0
     208:	cd 01       	movw	r24, r26
     20a:	cf 01       	movw	r24, r30
     20c:	37 0a       	sbc	r3, r23
     20e:	39 0a       	sbc	r3, r25
     210:	75 0a       	sbc	r7, r21
     212:	b1 0a       	sbc	r11, r17
     214:	ba 0a       	sbc	r11, r26
     216:	bf 0a       	sbc	r11, r31
     218:	11 0b       	sbc	r17, r17
     21a:	16 0b       	sbc	r17, r22
     21c:	65 0a       	sbc	r6, r21
     21e:	67 0a       	sbc	r6, r23
     220:	69 0a       	sbc	r6, r25
     222:	6b 0a       	sbc	r6, r27
     224:	6d 0a       	sbc	r6, r29
     226:	6f 0a       	sbc	r6, r31
     228:	71 0a       	sbc	r7, r17
     22a:	73 0a       	sbc	r7, r19
     22c:	a1 0a       	sbc	r10, r17
     22e:	a3 0a       	sbc	r10, r19
     230:	a5 0a       	sbc	r10, r21
     232:	a7 0a       	sbc	r10, r23
     234:	a9 0a       	sbc	r10, r25
     236:	ab 0a       	sbc	r10, r27
     238:	ad 0a       	sbc	r10, r29
     23a:	af 0a       	sbc	r10, r31
     23c:	cb 0a       	sbc	r12, r27
     23e:	d6 0a       	sbc	r13, r22
     240:	e0 0a       	sbc	r14, r16
     242:	ee 0a       	sbc	r14, r30
     244:	f0 0a       	sbc	r15, r16
     246:	f2 0a       	sbc	r15, r18
     248:	fc 0a       	sbc	r15, r28
     24a:	06 0b       	sbc	r16, r22
     24c:	8e 0e       	add	r8, r30
     24e:	91 0e       	add	r9, r17
     250:	94 0e       	add	r9, r20
     252:	97 0e       	add	r9, r23
     254:	9a 0e       	add	r9, r26
     256:	9d 0e       	add	r9, r29
     258:	a0 0e       	add	r10, r16

0000025a <__ctors_end>:
     25a:	11 24       	eor	r1, r1
     25c:	1f be       	out	0x3f, r1	; 63
     25e:	cf ef       	ldi	r28, 0xFF	; 255
     260:	cd bf       	out	0x3d, r28	; 61
     262:	df e2       	ldi	r29, 0x2F	; 47
     264:	de bf       	out	0x3e, r29	; 62

00000266 <__do_copy_data>:
     266:	10 e2       	ldi	r17, 0x20	; 32
     268:	a0 e0       	ldi	r26, 0x00	; 0
     26a:	b0 e2       	ldi	r27, 0x20	; 32
     26c:	e2 e3       	ldi	r30, 0x32	; 50
     26e:	fa e2       	ldi	r31, 0x2A	; 42
     270:	02 c0       	rjmp	.+4      	; 0x276 <__do_copy_data+0x10>
     272:	05 90       	lpm	r0, Z+
     274:	0d 92       	st	X+, r0
     276:	a2 3b       	cpi	r26, 0xB2	; 178
     278:	b1 07       	cpc	r27, r17
     27a:	d9 f7       	brne	.-10     	; 0x272 <__do_copy_data+0xc>

0000027c <__do_clear_bss>:
     27c:	2c e2       	ldi	r18, 0x2C	; 44
     27e:	a2 eb       	ldi	r26, 0xB2	; 178
     280:	b0 e2       	ldi	r27, 0x20	; 32
     282:	01 c0       	rjmp	.+2      	; 0x286 <.do_clear_bss_start>

00000284 <.do_clear_bss_loop>:
     284:	1d 92       	st	X+, r1

00000286 <.do_clear_bss_start>:
     286:	ac 34       	cpi	r26, 0x4C	; 76
     288:	b2 07       	cpc	r27, r18
     28a:	e1 f7       	brne	.-8      	; 0x284 <.do_clear_bss_loop>
     28c:	3e d0       	rcall	.+124    	; 0x30a <main>
     28e:	0c 94 17 15 	jmp	0x2a2e	; 0x2a2e <_exit>

00000292 <__bad_interrupt>:
     292:	b6 ce       	rjmp	.-660    	; 0x0 <__vectors>

00000294 <tiny_dig_setup>:
#include "tiny_dig.h"
#include "globals.h"


void tiny_dig_setup(void){
	PORTE.DIR = 0x0f;
     294:	e0 e8       	ldi	r30, 0x80	; 128
     296:	f6 e0       	ldi	r31, 0x06	; 6
     298:	8f e0       	ldi	r24, 0x0F	; 15
     29a:	80 83       	st	Z, r24
	PORTE.OUT = 0x05;
     29c:	85 e0       	ldi	r24, 0x05	; 5
     29e:	84 83       	std	Z+4, r24	; 0x04
     2a0:	08 95       	ret

000002a2 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     2a2:	08 95       	ret

000002a4 <iso_callback>:
{
	return true;
}

void iso_callback(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[!b1_state * PACKET_SIZE], 250, iso_callback);
     2a4:	80 91 b4 20 	lds	r24, 0x20B4	; 0x8020b4 <b1_state>
     2a8:	88 23       	and	r24, r24
     2aa:	19 f0       	breq	.+6      	; 0x2b2 <iso_callback+0xe>
     2ac:	80 e0       	ldi	r24, 0x00	; 0
     2ae:	90 e0       	ldi	r25, 0x00	; 0
     2b0:	02 c0       	rjmp	.+4      	; 0x2b6 <iso_callback+0x12>
     2b2:	8e ee       	ldi	r24, 0xEE	; 238
     2b4:	92 e0       	ldi	r25, 0x02	; 2
     2b6:	42 e5       	ldi	r20, 0x52	; 82
     2b8:	51 e0       	ldi	r21, 0x01	; 1
     2ba:	6a ef       	ldi	r22, 0xFA	; 250
     2bc:	70 e0       	ldi	r23, 0x00	; 0
     2be:	86 59       	subi	r24, 0x96	; 150
     2c0:	99 4d       	sbci	r25, 0xD9	; 217
     2c2:	46 c7       	rjmp	.+3724   	; 0x1150 <udi_vendor_iso_in_run>
     2c4:	08 95       	ret

000002c6 <iso_callback2>:
	//if((int8_t) USB.FIFORP > -16) udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
	return;
}

void iso_callback2(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run2((uint8_t *)&isoBuf[!b1_state * PACKET_SIZE + 250], 250, iso_callback2);
     2c6:	80 91 b4 20 	lds	r24, 0x20B4	; 0x8020b4 <b1_state>
     2ca:	88 23       	and	r24, r24
     2cc:	19 f0       	breq	.+6      	; 0x2d4 <iso_callback2+0xe>
     2ce:	8a ef       	ldi	r24, 0xFA	; 250
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	02 c0       	rjmp	.+4      	; 0x2d8 <iso_callback2+0x12>
     2d4:	88 ee       	ldi	r24, 0xE8	; 232
     2d6:	93 e0       	ldi	r25, 0x03	; 3
     2d8:	43 e6       	ldi	r20, 0x63	; 99
     2da:	51 e0       	ldi	r21, 0x01	; 1
     2dc:	6a ef       	ldi	r22, 0xFA	; 250
     2de:	70 e0       	ldi	r23, 0x00	; 0
     2e0:	86 59       	subi	r24, 0x96	; 150
     2e2:	99 4d       	sbci	r25, 0xD9	; 217
     2e4:	41 c7       	rjmp	.+3714   	; 0x1168 <udi_vendor_iso_in_run2>
     2e6:	08 95       	ret

000002e8 <iso_callback3>:
	//if((int8_t) USB.FIFORP > -16) udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
	return;
}

void iso_callback3(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run3((uint8_t *)&isoBuf[!b1_state * PACKET_SIZE + 500], 250, iso_callback3);
     2e8:	80 91 b4 20 	lds	r24, 0x20B4	; 0x8020b4 <b1_state>
     2ec:	88 23       	and	r24, r24
     2ee:	19 f0       	breq	.+6      	; 0x2f6 <iso_callback3+0xe>
     2f0:	84 ef       	ldi	r24, 0xF4	; 244
     2f2:	91 e0       	ldi	r25, 0x01	; 1
     2f4:	02 c0       	rjmp	.+4      	; 0x2fa <iso_callback3+0x12>
     2f6:	82 ee       	ldi	r24, 0xE2	; 226
     2f8:	94 e0       	ldi	r25, 0x04	; 4
     2fa:	44 e7       	ldi	r20, 0x74	; 116
     2fc:	51 e0       	ldi	r21, 0x01	; 1
     2fe:	6a ef       	ldi	r22, 0xFA	; 250
     300:	70 e0       	ldi	r23, 0x00	; 0
     302:	86 59       	subi	r24, 0x96	; 150
     304:	99 4d       	sbci	r25, 0xD9	; 217
     306:	3c c7       	rjmp	.+3704   	; 0x1180 <udi_vendor_iso_in_run3>
     308:	08 95       	ret

0000030a <main>:
uint32_t debug_counter;

unsigned char tripleUsbSuccess = 0;

int main(void){
	irq_initialize_vectors();
     30a:	87 e0       	ldi	r24, 0x07	; 7
     30c:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
     310:	78 94       	sei
	sysclk_init();
     312:	31 d6       	rcall	.+3170   	; 0xf76 <sysclk_init>
	board_init();
     314:	c6 df       	rcall	.-116    	; 0x2a2 <board_init>
	udc_start();
     316:	0e 94 b7 09 	call	0x136e	; 0x136e <udc_start>
	tiny_dac_setup();
     31a:	da d0       	rcall	.+436    	; 0x4d0 <tiny_dac_setup>
	tiny_dma_setup();
     31c:	fd d0       	rcall	.+506    	; 0x518 <tiny_dma_setup>
	tiny_adc_setup(0, 0);
     31e:	60 e0       	ldi	r22, 0x00	; 0
     320:	80 e0       	ldi	r24, 0x00	; 0
     322:	99 d0       	rcall	.+306    	; 0x456 <tiny_adc_setup>
	tiny_adc_pid_setup();
     324:	85 d0       	rcall	.+266    	; 0x430 <tiny_adc_pid_setup>
	tiny_adc_ch1setup(12);
     326:	8c e0       	ldi	r24, 0x0C	; 12
     328:	79 d0       	rcall	.+242    	; 0x41c <tiny_adc_ch1setup>
	tiny_timer_setup();
     32a:	3f d5       	rcall	.+2686   	; 0xdaa <tiny_timer_setup>
	tiny_uart_setup();
     32c:	f0 d5       	rcall	.+3040   	; 0xf0e <tiny_uart_setup>
	tiny_spi_setup();
     32e:	09 d6       	rcall	.+3090   	; 0xf42 <tiny_spi_setup>
	tiny_dig_setup();
     330:	b1 df       	rcall	.-158    	; 0x294 <tiny_dig_setup>
     332:	50 91 56 22 	lds	r21, 0x2256	; 0x802256 <debug_counter>
     336:	40 91 57 22 	lds	r20, 0x2257	; 0x802257 <debug_counter+0x1>
     33a:	30 91 58 22 	lds	r19, 0x2258	; 0x802258 <debug_counter+0x2>
     33e:	20 91 59 22 	lds	r18, 0x2259	; 0x802259 <debug_counter+0x3>

uint32_t debug_counter;

unsigned char tripleUsbSuccess = 0;

int main(void){
     342:	85 2f       	mov	r24, r21
     344:	94 2f       	mov	r25, r20
     346:	a3 2f       	mov	r26, r19
     348:	b2 2f       	mov	r27, r18
     34a:	01 96       	adiw	r24, 0x01	; 1
     34c:	a1 1d       	adc	r26, r1
     34e:	b1 1d       	adc	r27, r1
	//asm("nop");
	
	while (true) {
		debug_counter++;
		if(debug_counter > 100000000){
			debug_counter = 0;
     350:	50 e0       	ldi	r21, 0x00	; 0
     352:	40 e0       	ldi	r20, 0x00	; 0
     354:	30 e0       	ldi	r19, 0x00	; 0
     356:	20 e0       	ldi	r18, 0x00	; 0
	//USARTC0.DATA = 0x55;
	//asm("nop");
	
	while (true) {
		debug_counter++;
		if(debug_counter > 100000000){
     358:	81 30       	cpi	r24, 0x01	; 1
     35a:	61 ee       	ldi	r22, 0xE1	; 225
     35c:	96 07       	cpc	r25, r22
     35e:	65 ef       	ldi	r22, 0xF5	; 245
     360:	a6 07       	cpc	r26, r22
     362:	65 e0       	ldi	r22, 0x05	; 5
     364:	b6 07       	cpc	r27, r22
     366:	88 f3       	brcs	.-30     	; 0x34a <main+0x40>
     368:	ec cf       	rjmp	.-40     	; 0x342 <main+0x38>

0000036a <main_suspend_action>:
//! Global variable to give and record information about setup request management
udd_ctrl_request_t udd_g_ctrlreq;

//CALLBACKS:
void main_suspend_action(void)
{
     36a:	08 95       	ret

0000036c <main_resume_action>:
	return;
}

void main_resume_action(void)
{
     36c:	08 95       	ret

0000036e <main_sof_action>:
	return;
}

void main_sof_action(void)
{
	switch(global_mode){
     36e:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
     372:	8e 2f       	mov	r24, r30
     374:	90 e0       	ldi	r25, 0x00	; 0
     376:	88 30       	cpi	r24, 0x08	; 8
     378:	91 05       	cpc	r25, r1
     37a:	90 f4       	brcc	.+36     	; 0x3a0 <main_sof_action+0x32>
     37c:	fc 01       	movw	r30, r24
     37e:	e2 50       	subi	r30, 0x02	; 2
     380:	ff 4f       	sbci	r31, 0xFF	; 255
     382:	0c 94 08 15 	jmp	0x2a10	; 0x2a10 <__tablejump2__>
		case 0:
			tiny_dma_loop_mode_0();
     386:	2b d1       	rcall	.+598    	; 0x5de <tiny_dma_loop_mode_0>
			break;
     388:	0b c0       	rjmp	.+22     	; 0x3a0 <main_sof_action+0x32>
		case 1:
			tiny_dma_loop_mode_1();
     38a:	a7 d1       	rcall	.+846    	; 0x6da <tiny_dma_loop_mode_1>
			break;
     38c:	09 c0       	rjmp	.+18     	; 0x3a0 <main_sof_action+0x32>
		case 2:
			tiny_dma_loop_mode_2();
     38e:	46 d2       	rcall	.+1164   	; 0x81c <tiny_dma_loop_mode_2>
			break;
     390:	07 c0       	rjmp	.+14     	; 0x3a0 <main_sof_action+0x32>
		case 3:
			tiny_dma_loop_mode_3();
     392:	02 d3       	rcall	.+1540   	; 0x998 <tiny_dma_loop_mode_3>
			break;
     394:	05 c0       	rjmp	.+10     	; 0x3a0 <main_sof_action+0x32>
		case 4:
			tiny_dma_loop_mode_4();
     396:	6e d3       	rcall	.+1756   	; 0xa74 <tiny_dma_loop_mode_4>
			break;
     398:	03 c0       	rjmp	.+6      	; 0x3a0 <main_sof_action+0x32>
		case 6:
			tiny_dma_loop_mode_6();
     39a:	62 d4       	rcall	.+2244   	; 0xc60 <tiny_dma_loop_mode_6>
			break;
     39c:	01 c0       	rjmp	.+2      	; 0x3a0 <main_sof_action+0x32>
		case 7:
			tiny_dma_loop_mode_7();
     39e:	d7 d4       	rcall	.+2478   	; 0xd4e <tiny_dma_loop_mode_7>
		break;
		default:
			break;
	}
		b1_state = !b1_state;
     3a0:	90 91 b4 20 	lds	r25, 0x20B4	; 0x8020b4 <b1_state>
     3a4:	81 e0       	ldi	r24, 0x01	; 1
     3a6:	91 11       	cpse	r25, r1
     3a8:	80 e0       	ldi	r24, 0x00	; 0
     3aa:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <b1_state>
     3ae:	08 95       	ret

000003b0 <main_vendor_enable>:
	return;
}

bool main_vendor_enable(void)
{
	main_b_vendor_enable = true;
     3b0:	81 e0       	ldi	r24, 0x01	; 1
     3b2:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <main_b_vendor_enable>
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
     3b6:	42 e5       	ldi	r20, 0x52	; 82
     3b8:	51 e0       	ldi	r21, 0x01	; 1
     3ba:	6e ee       	ldi	r22, 0xEE	; 238
     3bc:	72 e0       	ldi	r23, 0x02	; 2
     3be:	8a e6       	ldi	r24, 0x6A	; 106
     3c0:	96 e2       	ldi	r25, 0x26	; 38
     3c2:	c6 d6       	rcall	.+3468   	; 0x1150 <udi_vendor_iso_in_run>
	udi_vendor_iso_in_run2((uint8_t *)&isoBuf[250], PACKET_SIZE, iso_callback2);
     3c4:	43 e6       	ldi	r20, 0x63	; 99
     3c6:	51 e0       	ldi	r21, 0x01	; 1
     3c8:	6e ee       	ldi	r22, 0xEE	; 238
     3ca:	72 e0       	ldi	r23, 0x02	; 2
     3cc:	84 e6       	ldi	r24, 0x64	; 100
     3ce:	97 e2       	ldi	r25, 0x27	; 39
     3d0:	cb d6       	rcall	.+3478   	; 0x1168 <udi_vendor_iso_in_run2>
	udi_vendor_iso_in_run3((uint8_t *)&isoBuf[500], PACKET_SIZE, iso_callback3);
     3d2:	44 e7       	ldi	r20, 0x74	; 116
     3d4:	51 e0       	ldi	r21, 0x01	; 1
     3d6:	6e ee       	ldi	r22, 0xEE	; 238
     3d8:	72 e0       	ldi	r23, 0x02	; 2
     3da:	8e e5       	ldi	r24, 0x5E	; 94
     3dc:	98 e2       	ldi	r25, 0x28	; 40
     3de:	d0 d6       	rcall	.+3488   	; 0x1180 <udi_vendor_iso_in_run3>
	return true;
}
     3e0:	81 e0       	ldi	r24, 0x01	; 1
     3e2:	08 95       	ret

000003e4 <main_vendor_disable>:

void main_vendor_disable(void)
{
	main_b_vendor_enable = false;
     3e4:	10 92 b5 20 	sts	0x20B5, r1	; 0x8020b5 <main_b_vendor_enable>
     3e8:	08 95       	ret

000003ea <main_setup_out_received>:
}

bool main_setup_out_received(void)
{
	return 1;
}
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	08 95       	ret

000003ee <main_setup_in_received>:

bool main_setup_in_received(void)
{
	return true;
}
     3ee:	81 e0       	ldi	r24, 0x01	; 1
     3f0:	08 95       	ret

000003f2 <tiny_adc_ch0setup>:
		
	return;
}

void tiny_adc_ch0setup(unsigned char gain_mask){
	ADCA.CH0.CTRL = 0x00; //Reset
     3f2:	e0 e0       	ldi	r30, 0x00	; 0
     3f4:	f2 e0       	ldi	r31, 0x02	; 2
     3f6:	10 a2       	std	Z+32, r1	; 0x20
	ADCA.CH0.CTRL = ADC_CH_START_bm | (gain_mask&0x1c) | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     3f8:	98 2f       	mov	r25, r24
     3fa:	9c 71       	andi	r25, 0x1C	; 28
     3fc:	93 68       	ori	r25, 0x83	; 131
     3fe:	90 a3       	std	Z+32, r25	; 0x20
	#ifdef VERO
			ADCA.CH0.MUXCTRL = ADC_CH_MUXPOS_PIN0_gc | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
	#else
			ADCA.CH0.MUXCTRL = ((gain_mask&0x80) ? ADC_CH_MUXPOS_PIN2_gc :  ADC_CH_MUXPOS_PIN0_gc) | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
     400:	88 23       	and	r24, r24
     402:	1c f4       	brge	.+6      	; 0x40a <__FUSE_REGION_LENGTH__+0xa>
     404:	90 e1       	ldi	r25, 0x10	; 16
     406:	82 e0       	ldi	r24, 0x02	; 2
     408:	02 c0       	rjmp	.+4      	; 0x40e <__FUSE_REGION_LENGTH__+0xe>
     40a:	90 e0       	ldi	r25, 0x00	; 0
     40c:	80 e0       	ldi	r24, 0x00	; 0
     40e:	89 2b       	or	r24, r25
     410:	e0 e0       	ldi	r30, 0x00	; 0
     412:	f2 e0       	ldi	r31, 0x02	; 2
     414:	81 a3       	std	Z+33, r24	; 0x21
	#endif
	ADCA.CH0.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     416:	12 a2       	std	Z+34, r1	; 0x22
	ADCA.CH0.SCAN = 0x00;  //Disable scanning
     418:	16 a2       	std	Z+38, r1	; 0x26
     41a:	08 95       	ret

0000041c <tiny_adc_ch1setup>:
}

void tiny_adc_ch1setup(unsigned char gain_mask){
	ADCA.CH2.CTRL = 0x00; //Reset
     41c:	e0 e0       	ldi	r30, 0x00	; 0
     41e:	f2 e0       	ldi	r31, 0x02	; 2
     420:	10 aa       	std	Z+48, r1	; 0x30
	ADCA.CH2.CTRL = ADC_CH_START_bm | gain_mask | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     422:	83 68       	ori	r24, 0x83	; 131
     424:	80 ab       	std	Z+48, r24	; 0x30
	ADCA.CH2.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc | ADC_CH_MUXNEG_PIN4_gc;
     426:	80 e1       	ldi	r24, 0x10	; 16
     428:	81 ab       	std	Z+49, r24	; 0x31
	ADCA.CH2.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     42a:	12 aa       	std	Z+50, r1	; 0x32
	ADCA.CH2.SCAN = 0x00;  //Disable scanning
     42c:	16 aa       	std	Z+54, r1	; 0x36
     42e:	08 95       	ret

00000430 <tiny_adc_pid_setup>:
}

void tiny_adc_pid_setup(void){
	ADCA.CH1.CTRL = 0x00; //Reset
     430:	e0 e0       	ldi	r30, 0x00	; 0
     432:	f2 e0       	ldi	r31, 0x02	; 2
     434:	10 a6       	std	Z+40, r1	; 0x28
	ADCA.CH1.CTRL = ADC_CH_START_bm | ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     436:	83 e8       	ldi	r24, 0x83	; 131
     438:	80 a7       	std	Z+40, r24	; 0x28
	ADCA.CH1.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc | 0b00000111;
     43a:	8f e2       	ldi	r24, 0x2F	; 47
     43c:	81 a7       	std	Z+41, r24	; 0x29
	ADCA.CH1.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     43e:	12 a6       	std	Z+42, r1	; 0x2a
	ADCA.CH1.SCAN = 0x00;  //Disable scanning
     440:	16 a6       	std	Z+46, r1	; 0x2e
     442:	08 95       	ret

00000444 <ReadCalibrationByte>:
//FROM: http://www.avrfreaks.net/forum/xmega-production-signature-row
uint8_t ReadCalibrationByte(uint8_t index){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     444:	aa ec       	ldi	r26, 0xCA	; 202
     446:	b1 e0       	ldi	r27, 0x01	; 1
     448:	92 e0       	ldi	r25, 0x02	; 2
     44a:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     44c:	e8 2f       	mov	r30, r24
     44e:	f0 e0       	ldi	r31, 0x00	; 0
     450:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     452:	1c 92       	st	X, r1

	return( result );
     454:	08 95       	ret

00000456 <tiny_adc_setup>:
// These 2 files need to be included in order to read
// the production calibration values from EEPROM
#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
     456:	cf 93       	push	r28
     458:	df 93       	push	r29
	PR.PRPA &=0b11111101;
     45a:	e0 e7       	ldi	r30, 0x70	; 112
     45c:	f0 e0       	ldi	r31, 0x00	; 0
     45e:	91 81       	ldd	r25, Z+1	; 0x01
     460:	9d 7f       	andi	r25, 0xFD	; 253
     462:	91 83       	std	Z+1, r25	; 0x01
	
	ADCA.CTRLA = 0x00; //Turn off
     464:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__TEXT_REGION_LENGTH__+0x700200>
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     468:	62 30       	cpi	r22, 0x02	; 2
     46a:	31 f1       	breq	.+76     	; 0x4b8 <tiny_adc_setup+0x62>
     46c:	e0 e0       	ldi	r30, 0x00	; 0
     46e:	f2 e0       	ldi	r31, 0x02	; 2
     470:	9c e1       	ldi	r25, 0x1C	; 28
     472:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     474:	90 e4       	ldi	r25, 0x40	; 64
     476:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     478:	81 11       	cpse	r24, r1
     47a:	02 c0       	rjmp	.+4      	; 0x480 <tiny_adc_setup+0x2a>
     47c:	80 e4       	ldi	r24, 0x40	; 64
     47e:	01 c0       	rjmp	.+2      	; 0x482 <tiny_adc_setup+0x2c>
     480:	80 ec       	ldi	r24, 0xC0	; 192
     482:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     486:	61 30       	cpi	r22, 0x01	; 1
     488:	11 f0       	breq	.+4      	; 0x48e <tiny_adc_setup+0x38>
     48a:	83 e0       	ldi	r24, 0x03	; 3
     48c:	01 c0       	rjmp	.+2      	; 0x490 <tiny_adc_setup+0x3a>
     48e:	82 e0       	ldi	r24, 0x02	; 2
     490:	c0 e0       	ldi	r28, 0x00	; 0
     492:	d2 e0       	ldi	r29, 0x02	; 2
     494:	8c 83       	std	Y+4, r24	; 0x04
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));	//Load calibration bytes from production row.
     496:	80 e2       	ldi	r24, 0x20	; 32
     498:	d5 df       	rcall	.-86     	; 0x444 <ReadCalibrationByte>
     49a:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));	//Load calibration bytes from production row.
     49c:	81 e2       	ldi	r24, 0x21	; 33
     49e:	d2 df       	rcall	.-92     	; 0x444 <ReadCalibrationByte>
     4a0:	8d 87       	std	Y+13, r24	; 0x0d
	ADCA.CMP = 0x0000;		//No compare used
     4a2:	18 8e       	std	Y+24, r1	; 0x18
     4a4:	19 8e       	std	Y+25, r1	; 0x19

	ADCA.CTRLA = ADC_ENABLE_bm;
     4a6:	81 e0       	ldi	r24, 0x01	; 1
     4a8:	88 83       	st	Y, r24
	
	tiny_adc_pid_setup();
     4aa:	c2 df       	rcall	.-124    	; 0x430 <tiny_adc_pid_setup>
     4ac:	0e c0       	rjmp	.+28     	; 0x4ca <tiny_adc_setup+0x74>
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     4ae:	80 ec       	ldi	r24, 0xC0	; 192
     4b0:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     4b4:	83 e0       	ldi	r24, 0x03	; 3
     4b6:	ec cf       	rjmp	.-40     	; 0x490 <tiny_adc_setup+0x3a>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     4b8:	e0 e0       	ldi	r30, 0x00	; 0
     4ba:	f2 e0       	ldi	r31, 0x02	; 2
     4bc:	9e e1       	ldi	r25, 0x1E	; 30
     4be:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     4c0:	90 e4       	ldi	r25, 0x40	; 64
     4c2:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     4c4:	81 11       	cpse	r24, r1
     4c6:	f3 cf       	rjmp	.-26     	; 0x4ae <tiny_adc_setup+0x58>
     4c8:	d9 cf       	rjmp	.-78     	; 0x47c <tiny_adc_setup+0x26>
	ADCA.CTRLA = ADC_ENABLE_bm;
	
	tiny_adc_pid_setup();
		
	return;
}
     4ca:	df 91       	pop	r29
     4cc:	cf 91       	pop	r28
     4ce:	08 95       	ret

000004d0 <tiny_dac_setup>:
#include "tiny_adc.h"

#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_dac_setup(void){
     4d0:	cf 93       	push	r28
     4d2:	df 93       	push	r29
	
	//Turn on in PR
	PR.PRPB &=0b11111011;
     4d4:	e0 e7       	ldi	r30, 0x70	; 112
     4d6:	f0 e0       	ldi	r31, 0x00	; 0
     4d8:	82 81       	ldd	r24, Z+2	; 0x02
     4da:	8b 7f       	andi	r24, 0xFB	; 251
     4dc:	82 83       	std	Z+2, r24	; 0x02
	
	DACB.CTRLA = DAC_CH1EN_bm | DAC_CH0EN_bm | DAC_ENABLE_bm;
     4de:	c0 e2       	ldi	r28, 0x20	; 32
     4e0:	d3 e0       	ldi	r29, 0x03	; 3
     4e2:	8d e0       	ldi	r24, 0x0D	; 13
     4e4:	88 83       	st	Y, r24
	DACB.CTRLB = DAC_CHSEL_DUAL_gc;
     4e6:	80 e4       	ldi	r24, 0x40	; 64
     4e8:	89 83       	std	Y+1, r24	; 0x01
	DACB.CTRLC = DAC_REFSEL_AVCC_gc | DAC_LEFTADJ_bm;
     4ea:	89 e0       	ldi	r24, 0x09	; 9
     4ec:	8a 83       	std	Y+2, r24	; 0x02
	//EVCTRL unset
	//DACB.CH0DATAH = 127;//contains (8-bit) sample, assuming left adjust!
	
	//TODO: Calibrate
	DACB.CH0GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0GAINCAL));	//Load calibration bytes from production row.
     4ee:	83 e3       	ldi	r24, 0x33	; 51
     4f0:	a9 df       	rcall	.-174    	; 0x444 <ReadCalibrationByte>
     4f2:	88 87       	std	Y+8, r24	; 0x08
	DACB.CH0OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0OFFCAL));	//Load calibration bytes from production row.
     4f4:	82 e3       	ldi	r24, 0x32	; 50
     4f6:	a6 df       	rcall	.-180    	; 0x444 <ReadCalibrationByte>
     4f8:	89 87       	std	Y+9, r24	; 0x09

	DACB.CH1GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1GAINCAL));	//Load calibration bytes from production row.
     4fa:	87 e3       	ldi	r24, 0x37	; 55
     4fc:	a3 df       	rcall	.-186    	; 0x444 <ReadCalibrationByte>
     4fe:	8a 87       	std	Y+10, r24	; 0x0a
	DACB.CH1OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1OFFCAL));	//Load calibration bytes from production row.
     500:	86 e3       	ldi	r24, 0x36	; 54
     502:	a0 df       	rcall	.-192    	; 0x444 <ReadCalibrationByte>
     504:	8b 87       	std	Y+11, r24	; 0x0b

	//Set up for triple mode!
	PORTB.DIR |= 0x03;
     506:	e0 e2       	ldi	r30, 0x20	; 32
     508:	f6 e0       	ldi	r31, 0x06	; 6
     50a:	80 81       	ld	r24, Z
     50c:	83 60       	ori	r24, 0x03	; 3
     50e:	80 83       	st	Z, r24
	PORTB.OUT = 0x00;
     510:	14 82       	std	Z+4, r1	; 0x04
	
	

     512:	df 91       	pop	r29
     514:	cf 91       	pop	r28
     516:	08 95       	ret

00000518 <tiny_dma_setup>:
#include "globals.h"


void tiny_dma_setup(void){
	//Turn on DMA
	PR.PRGEN &=0b111111110; //Turn on DMA clk
     518:	e0 e7       	ldi	r30, 0x70	; 112
     51a:	f0 e0       	ldi	r31, 0x00	; 0
     51c:	80 81       	ld	r24, Z
     51e:	8e 7f       	andi	r24, 0xFE	; 254
     520:	80 83       	st	Z, r24
	DMA.CTRL = DMA_ENABLE_bm | DMA_PRIMODE_RR0123_gc;
     522:	80 e8       	ldi	r24, 0x80	; 128
     524:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     528:	08 95       	ret

0000052a <tiny_dma_flush>:
}
void tiny_dma_flush(void){
	DMA.CH0.CTRLA = 0x00;
     52a:	e0 e0       	ldi	r30, 0x00	; 0
     52c:	f1 e0       	ldi	r31, 0x01	; 1
     52e:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     530:	80 e4       	ldi	r24, 0x40	; 64
     532:	80 8b       	std	Z+16, r24	; 0x10

	DMA.CH1.CTRLA = 0x00;
     534:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     536:	80 a3       	std	Z+32, r24	; 0x20
	
	DMA.CH2.CTRLA = 0x00;
     538:	10 aa       	std	Z+48, r1	; 0x30
	DMA.CH2.CTRLA = DMA_CH_RESET_bm;
     53a:	80 ab       	std	Z+48, r24	; 0x30
	
	DMA.CH3.CTRLA = 0x00;
     53c:	e0 e4       	ldi	r30, 0x40	; 64
     53e:	f1 e0       	ldi	r31, 0x01	; 1
     540:	10 82       	st	Z, r1
	DMA.CH3.CTRLA = DMA_CH_RESET_bm;
     542:	80 83       	st	Z, r24
	
	b1_state = 0;
     544:	10 92 b4 20 	sts	0x20B4, r1	; 0x8020b4 <b1_state>
	b2_state = 0;
     548:	10 92 b3 20 	sts	0x20B3, r1	; 0x8020b3 <b2_state>
     54c:	08 95       	ret

0000054e <tiny_dma_set_mode_0>:
}
void tiny_dma_set_mode_0(void){
	
	global_mode = 0;
     54e:	10 92 00 20 	sts	0x2000, r1	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     552:	eb df       	rcall	.-42     	; 0x52a <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     554:	e0 e0       	ldi	r30, 0x00	; 0
     556:	f1 e0       	ldi	r31, 0x01	; 1
     558:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     55a:	34 e2       	ldi	r19, 0x24	; 36
     55c:	30 ab       	std	Z+48, r19	; 0x30
	DMA.CH2.CTRLB = 0x00; //No interrupt for DacBuf!!
     55e:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     560:	29 e5       	ldi	r18, 0x59	; 89
     562:	22 ab       	std	Z+50, r18	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     564:	82 e0       	ldi	r24, 0x02	; 2
     566:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = auxDacBufLen;
     568:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <auxDacBufLen>
     56c:	90 91 03 20 	lds	r25, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     570:	84 ab       	std	Z+52, r24	; 0x34
     572:	95 ab       	std	Z+53, r25	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     574:	8a e6       	ldi	r24, 0x6A	; 106
     576:	94 e2       	ldi	r25, 0x24	; 36
     578:	80 af       	std	Z+56, r24	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     57a:	91 af       	std	Z+57, r25	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     57c:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     57e:	8b e3       	ldi	r24, 0x3B	; 59
     580:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     582:	83 e0       	ldi	r24, 0x03	; 3
     584:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     588:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     58c:	90 a9       	ldd	r25, Z+48	; 0x30
     58e:	90 68       	ori	r25, 0x80	; 128
     590:	90 ab       	std	Z+48, r25	; 0x30
		
	DMA.CH3.REPCNT = 0; //Repeat forever!
     592:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     596:	e0 e4       	ldi	r30, 0x40	; 64
     598:	f1 e0       	ldi	r31, 0x01	; 1
     59a:	30 83       	st	Z, r19
	DMA.CH3.CTRLB = 0x00; //Hi interrupt on block complete
     59c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     5a0:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     5a4:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = dacBuf_len;
     5a8:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <dacBuf_len>
     5ac:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <dacBuf_len+0x1>
     5b0:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     5b4:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     5b8:	2a e5       	ldi	r18, 0x5A	; 90
     5ba:	32 e2       	ldi	r19, 0x22	; 34
     5bc:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     5c0:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     5c4:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     5c8:	99 e3       	ldi	r25, 0x39	; 57
     5ca:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     5ce:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     5d2:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
     5d6:	80 81       	ld	r24, Z
     5d8:	80 68       	ori	r24, 0x80	; 128
     5da:	80 83       	st	Z, r24
     5dc:	08 95       	ret

000005de <tiny_dma_loop_mode_0>:
}

void tiny_dma_loop_mode_0(void){
	DMA.CH0.CTRLA = 0x00;
     5de:	e0 e0       	ldi	r30, 0x00	; 0
     5e0:	f1 e0       	ldi	r31, 0x01	; 1
     5e2:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     5e4:	80 e4       	ldi	r24, 0x40	; 64
     5e6:	80 8b       	std	Z+16, r24	; 0x10
	
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     5e8:	84 e0       	ldi	r24, 0x04	; 4
     5ea:	80 8b       	std	Z+16, r24	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt!
     5ec:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     5ee:	81 e9       	ldi	r24, 0x91	; 145
     5f0:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     5f2:	80 e1       	ldi	r24, 0x10	; 16
     5f4:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     5f6:	87 e7       	ldi	r24, 0x77	; 119
     5f8:	91 e0       	ldi	r25, 0x01	; 1
     5fa:	84 8b       	std	Z+20, r24	; 0x14
     5fc:	95 8b       	std	Z+21, r25	; 0x15
	
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     5fe:	84 e2       	ldi	r24, 0x24	; 36
     600:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     602:	82 e0       	ldi	r24, 0x02	; 2
     604:	81 8f       	std	Z+25, r24	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     606:	12 8e       	std	Z+26, r1	; 0x1a
	
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     608:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     60c:	2e ee       	ldi	r18, 0xEE	; 238
     60e:	32 e0       	ldi	r19, 0x02	; 2
     610:	42 9f       	mul	r20, r18
     612:	c0 01       	movw	r24, r0
     614:	43 9f       	mul	r20, r19
     616:	90 0d       	add	r25, r0
     618:	11 24       	eor	r1, r1
     61a:	86 59       	subi	r24, 0x96	; 150
     61c:	99 4d       	sbci	r25, 0xD9	; 217
     61e:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     620:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     624:	42 9f       	mul	r20, r18
     626:	c0 01       	movw	r24, r0
     628:	43 9f       	mul	r20, r19
     62a:	90 0d       	add	r25, r0
     62c:	11 24       	eor	r1, r1
     62e:	86 59       	subi	r24, 0x96	; 150
     630:	99 4d       	sbci	r25, 0xD9	; 217
     632:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     634:	16 8e       	std	Z+30, r1	; 0x1e
	
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     636:	80 89       	ldd	r24, Z+16	; 0x10
     638:	80 68       	ori	r24, 0x80	; 128
     63a:	80 8b       	std	Z+16, r24	; 0x10
     63c:	08 95       	ret

0000063e <tiny_dma_set_mode_1>:
}

void tiny_dma_set_mode_1(void){
	
	global_mode = 1;
     63e:	81 e0       	ldi	r24, 0x01	; 1
     640:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     644:	72 df       	rcall	.-284    	; 0x52a <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH2.CTRLA = 0x00;
     646:	e0 e0       	ldi	r30, 0x00	; 0
     648:	f1 e0       	ldi	r31, 0x01	; 1
     64a:	10 aa       	std	Z+48, r1	; 0x30
	DMA.CH2.CTRLA = DMA_CH_RESET_bm;
     64c:	80 e4       	ldi	r24, 0x40	; 64
     64e:	80 ab       	std	Z+48, r24	; 0x30
		
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     650:	84 e0       	ldi	r24, 0x04	; 4
     652:	80 ab       	std	Z+48, r24	; 0x30
	DMA.CH2.CTRLB = 0x00;  //No int
     654:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     656:	12 aa       	std	Z+50, r1	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     658:	8b e4       	ldi	r24, 0x4B	; 75
     65a:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = 0;
     65c:	14 aa       	std	Z+52, r1	; 0x34
     65e:	15 aa       	std	Z+53, r1	; 0x35
	DMA.CH2.REPCNT = 0;
     660:	16 aa       	std	Z+54, r1	; 0x36
		
	DMA.CH2.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     662:	81 e0       	ldi	r24, 0x01	; 1
     664:	90 e2       	ldi	r25, 0x20	; 32
     666:	80 af       	std	Z+56, r24	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     668:	91 af       	std	Z+57, r25	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     66a:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     66c:	80 ea       	ldi	r24, 0xA0	; 160
     66e:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     670:	88 e0       	ldi	r24, 0x08	; 8
     672:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     676:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     67a:	80 a9       	ldd	r24, Z+48	; 0x30
     67c:	80 6a       	ori	r24, 0xA0	; 160
     67e:	80 ab       	std	Z+48, r24	; 0x30
		
	USARTC0.DATA = 0x55;
     680:	85 e5       	ldi	r24, 0x55	; 85
     682:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>

	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     686:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     68a:	e0 e4       	ldi	r30, 0x40	; 64
     68c:	f1 e0       	ldi	r31, 0x01	; 1
     68e:	84 e2       	ldi	r24, 0x24	; 36
     690:	80 83       	st	Z, r24
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     692:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     696:	89 e5       	ldi	r24, 0x59	; 89
     698:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     69c:	82 e0       	ldi	r24, 0x02	; 2
     69e:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     6a2:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <auxDacBufLen>
     6a6:	90 91 03 20 	lds	r25, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     6aa:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     6ae:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     6b2:	8a e6       	ldi	r24, 0x6A	; 106
     6b4:	94 e2       	ldi	r25, 0x24	; 36
     6b6:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     6ba:	90 93 49 01 	sts	0x0149, r25	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     6be:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     6c2:	8b e3       	ldi	r24, 0x3B	; 59
     6c4:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     6c8:	83 e0       	ldi	r24, 0x03	; 3
     6ca:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     6ce:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     6d2:	80 81       	ld	r24, Z
     6d4:	80 68       	ori	r24, 0x80	; 128
     6d6:	80 83       	st	Z, r24
     6d8:	08 95       	ret

000006da <tiny_dma_loop_mode_1>:
	
}

void tiny_dma_loop_mode_1(void){
	DMA.CH0.CTRLA = 0x00;
     6da:	e0 e0       	ldi	r30, 0x00	; 0
     6dc:	f1 e0       	ldi	r31, 0x01	; 1
     6de:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     6e0:	a0 e4       	ldi	r26, 0x40	; 64
     6e2:	a0 8b       	std	Z+16, r26	; 0x10
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     6e4:	74 e0       	ldi	r23, 0x04	; 4
     6e6:	70 8b       	std	Z+16, r23	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt!
     6e8:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     6ea:	61 e9       	ldi	r22, 0x91	; 145
     6ec:	62 8b       	std	Z+18, r22	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     6ee:	80 e1       	ldi	r24, 0x10	; 16
     6f0:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     6f2:	47 e7       	ldi	r20, 0x77	; 119
     6f4:	51 e0       	ldi	r21, 0x01	; 1
     6f6:	44 8b       	std	Z+20, r20	; 0x14
     6f8:	55 8b       	std	Z+21, r21	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     6fa:	84 e2       	ldi	r24, 0x24	; 36
     6fc:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     6fe:	82 e0       	ldi	r24, 0x02	; 2
     700:	81 8f       	std	Z+25, r24	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     702:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     704:	b0 91 b4 20 	lds	r27, 0x20B4	; 0x8020b4 <b1_state>
     708:	8e ee       	ldi	r24, 0xEE	; 238
     70a:	92 e0       	ldi	r25, 0x02	; 2
     70c:	b8 9f       	mul	r27, r24
     70e:	90 01       	movw	r18, r0
     710:	b9 9f       	mul	r27, r25
     712:	30 0d       	add	r19, r0
     714:	11 24       	eor	r1, r1
     716:	26 59       	subi	r18, 0x96	; 150
     718:	39 4d       	sbci	r19, 0xD9	; 217
     71a:	24 8f       	std	Z+28, r18	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     71c:	b0 91 b4 20 	lds	r27, 0x20B4	; 0x8020b4 <b1_state>
     720:	b8 9f       	mul	r27, r24
     722:	90 01       	movw	r18, r0
     724:	b9 9f       	mul	r27, r25
     726:	30 0d       	add	r19, r0
     728:	11 24       	eor	r1, r1
     72a:	26 59       	subi	r18, 0x96	; 150
     72c:	39 4d       	sbci	r19, 0xD9	; 217
     72e:	35 8f       	std	Z+29, r19	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     730:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     732:	20 89       	ldd	r18, Z+16	; 0x10
     734:	20 68       	ori	r18, 0x80	; 128
     736:	20 8b       	std	Z+16, r18	; 0x10
	
	DMA.CH1.CTRLA = 0x00;
     738:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     73a:	a0 a3       	std	Z+32, r26	; 0x20
		
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     73c:	70 a3       	std	Z+32, r23	; 0x20
	DMA.CH1.CTRLB = 0x00; //No interrupt
     73e:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     740:	62 a3       	std	Z+34, r22	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     742:	2b e4       	ldi	r18, 0x4B	; 75
     744:	23 a3       	std	Z+35, r18	; 0x23
	DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     746:	44 a3       	std	Z+36, r20	; 0x24
     748:	55 a3       	std	Z+37, r21	; 0x25
		
	DMA.CH1.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF; //Source address is ADC
     74a:	20 ea       	ldi	r18, 0xA0	; 160
     74c:	20 a7       	std	Z+40, r18	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     74e:	28 e0       	ldi	r18, 0x08	; 8
     750:	21 a7       	std	Z+41, r18	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     752:	12 a6       	std	Z+42, r1	; 0x2a
		
	DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     754:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     758:	48 9f       	mul	r20, r24
     75a:	90 01       	movw	r18, r0
     75c:	49 9f       	mul	r20, r25
     75e:	30 0d       	add	r19, r0
     760:	11 24       	eor	r1, r1
     762:	2f 51       	subi	r18, 0x1F	; 31
     764:	38 4d       	sbci	r19, 0xD8	; 216
     766:	24 a7       	std	Z+44, r18	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;
     768:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     76c:	48 9f       	mul	r20, r24
     76e:	90 01       	movw	r18, r0
     770:	49 9f       	mul	r20, r25
     772:	30 0d       	add	r19, r0
     774:	11 24       	eor	r1, r1
     776:	c9 01       	movw	r24, r18
     778:	8f 51       	subi	r24, 0x1F	; 31
     77a:	98 4d       	sbci	r25, 0xD8	; 216
     77c:	95 a7       	std	Z+45, r25	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     77e:	16 a6       	std	Z+46, r1	; 0x2e
		
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     780:	80 a1       	ldd	r24, Z+32	; 0x20
     782:	80 68       	ori	r24, 0x80	; 128
     784:	80 a3       	std	Z+32, r24	; 0x20
     786:	08 95       	ret

00000788 <tiny_dma_set_mode_2>:
}

void tiny_dma_set_mode_2(void){
     788:	cf 93       	push	r28
	
	global_mode = 2;
     78a:	c2 e0       	ldi	r28, 0x02	; 2
     78c:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     790:	cc de       	rcall	.-616    	; 0x52a <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     792:	e0 e0       	ldi	r30, 0x00	; 0
     794:	f1 e0       	ldi	r31, 0x01	; 1
     796:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     798:	34 e2       	ldi	r19, 0x24	; 36
     79a:	30 ab       	std	Z+48, r19	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     79c:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     79e:	29 e5       	ldi	r18, 0x59	; 89
     7a0:	22 ab       	std	Z+50, r18	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     7a2:	83 e0       	ldi	r24, 0x03	; 3
     7a4:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     7a6:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     7aa:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     7ae:	44 ab       	std	Z+52, r20	; 0x34
     7b0:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     7b2:	4a e5       	ldi	r20, 0x5A	; 90
     7b4:	52 e2       	ldi	r21, 0x22	; 34
     7b6:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     7b8:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     7ba:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     7bc:	99 e3       	ldi	r25, 0x39	; 57
     7be:	94 af       	std	Z+60, r25	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     7c0:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     7c4:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     7c8:	90 a9       	ldd	r25, Z+48	; 0x30
     7ca:	90 68       	ori	r25, 0x80	; 128
     7cc:	90 ab       	std	Z+48, r25	; 0x30

	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     7ce:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     7d2:	e0 e4       	ldi	r30, 0x40	; 64
     7d4:	f1 e0       	ldi	r31, 0x01	; 1
     7d6:	30 83       	st	Z, r19
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     7d8:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     7dc:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     7e0:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     7e4:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
     7e8:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     7ec:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     7f0:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     7f4:	2a e6       	ldi	r18, 0x6A	; 106
     7f6:	34 e2       	ldi	r19, 0x24	; 36
     7f8:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     7fc:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     800:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     804:	9b e3       	ldi	r25, 0x3B	; 59
     806:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     80a:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     80e:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     812:	80 81       	ld	r24, Z
     814:	80 68       	ori	r24, 0x80	; 128
     816:	80 83       	st	Z, r24
	
}
     818:	cf 91       	pop	r28
     81a:	08 95       	ret

0000081c <tiny_dma_loop_mode_2>:

void tiny_dma_loop_mode_2(void){
     81c:	cf 93       	push	r28
	DMA.CH0.CTRLA = 0x00;
     81e:	e0 e0       	ldi	r30, 0x00	; 0
     820:	f1 e0       	ldi	r31, 0x01	; 1
     822:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     824:	b0 e4       	ldi	r27, 0x40	; 64
     826:	b0 8b       	std	Z+16, r27	; 0x10
	
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     828:	a4 e0       	ldi	r26, 0x04	; 4
     82a:	a0 8b       	std	Z+16, r26	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt!
     82c:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     82e:	51 e9       	ldi	r21, 0x91	; 145
     830:	52 8b       	std	Z+18, r21	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     832:	80 e1       	ldi	r24, 0x10	; 16
     834:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     836:	67 e7       	ldi	r22, 0x77	; 119
     838:	71 e0       	ldi	r23, 0x01	; 1
     83a:	64 8b       	std	Z+20, r22	; 0x14
     83c:	75 8b       	std	Z+21, r23	; 0x15
	
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     83e:	84 e2       	ldi	r24, 0x24	; 36
     840:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     842:	42 e0       	ldi	r20, 0x02	; 2
     844:	41 8f       	std	Z+25, r20	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     846:	12 8e       	std	Z+26, r1	; 0x1a
	
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     848:	c0 91 b4 20 	lds	r28, 0x20B4	; 0x8020b4 <b1_state>
     84c:	8e ee       	ldi	r24, 0xEE	; 238
     84e:	92 e0       	ldi	r25, 0x02	; 2
     850:	c8 9f       	mul	r28, r24
     852:	90 01       	movw	r18, r0
     854:	c9 9f       	mul	r28, r25
     856:	30 0d       	add	r19, r0
     858:	11 24       	eor	r1, r1
     85a:	26 59       	subi	r18, 0x96	; 150
     85c:	39 4d       	sbci	r19, 0xD9	; 217
     85e:	24 8f       	std	Z+28, r18	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     860:	c0 91 b4 20 	lds	r28, 0x20B4	; 0x8020b4 <b1_state>
     864:	c8 9f       	mul	r28, r24
     866:	90 01       	movw	r18, r0
     868:	c9 9f       	mul	r28, r25
     86a:	30 0d       	add	r19, r0
     86c:	11 24       	eor	r1, r1
     86e:	26 59       	subi	r18, 0x96	; 150
     870:	39 4d       	sbci	r19, 0xD9	; 217
     872:	35 8f       	std	Z+29, r19	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     874:	16 8e       	std	Z+30, r1	; 0x1e
	
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     876:	20 89       	ldd	r18, Z+16	; 0x10
     878:	20 68       	ori	r18, 0x80	; 128
     87a:	20 8b       	std	Z+16, r18	; 0x10
	
	DMA.CH1.CTRLA = 0x00;
     87c:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     87e:	b0 a3       	std	Z+32, r27	; 0x20
		
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     880:	a0 a3       	std	Z+32, r26	; 0x20
	DMA.CH1.CTRLB = 0x00; //No interrupt!
     882:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     884:	52 a3       	std	Z+34, r21	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH2_gc;	//Triggered from ADCA channel 0
     886:	22 e1       	ldi	r18, 0x12	; 18
     888:	23 a3       	std	Z+35, r18	; 0x23
	DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     88a:	64 a3       	std	Z+36, r22	; 0x24
     88c:	75 a3       	std	Z+37, r23	; 0x25
		
	DMA.CH1.SRCADDR0 = (( (uint16_t) &ADCA.CH2.RESL) >> 0) & 0xFF; //Source address is ADC
     88e:	24 e3       	ldi	r18, 0x34	; 52
     890:	20 a7       	std	Z+40, r18	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &ADCA.CH2.RESL) >> 8) & 0xFF;
     892:	41 a7       	std	Z+41, r20	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     894:	12 a6       	std	Z+42, r1	; 0x2a
		
	DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     896:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     89a:	48 9f       	mul	r20, r24
     89c:	90 01       	movw	r18, r0
     89e:	49 9f       	mul	r20, r25
     8a0:	30 0d       	add	r19, r0
     8a2:	11 24       	eor	r1, r1
     8a4:	2f 51       	subi	r18, 0x1F	; 31
     8a6:	38 4d       	sbci	r19, 0xD8	; 216
     8a8:	24 a7       	std	Z+44, r18	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;
     8aa:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     8ae:	48 9f       	mul	r20, r24
     8b0:	90 01       	movw	r18, r0
     8b2:	49 9f       	mul	r20, r25
     8b4:	30 0d       	add	r19, r0
     8b6:	11 24       	eor	r1, r1
     8b8:	c9 01       	movw	r24, r18
     8ba:	8f 51       	subi	r24, 0x1F	; 31
     8bc:	98 4d       	sbci	r25, 0xD8	; 216
     8be:	95 a7       	std	Z+45, r25	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     8c0:	16 a6       	std	Z+46, r1	; 0x2e
		
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     8c2:	80 a1       	ldd	r24, Z+32	; 0x20
     8c4:	80 68       	ori	r24, 0x80	; 128
     8c6:	80 a3       	std	Z+32, r24	; 0x20
}
     8c8:	cf 91       	pop	r28
     8ca:	08 95       	ret

000008cc <tiny_dma_set_mode_3>:



void tiny_dma_set_mode_3(void){
     8cc:	cf 93       	push	r28
	
	global_mode = 3;
     8ce:	c3 e0       	ldi	r28, 0x03	; 3
     8d0:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
		
	tiny_dma_flush();	
     8d4:	2a de       	rcall	.-940    	; 0x52a <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH1.CTRLA = 0x00;
     8d6:	e0 e0       	ldi	r30, 0x00	; 0
     8d8:	f1 e0       	ldi	r31, 0x01	; 1
     8da:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     8dc:	80 e4       	ldi	r24, 0x40	; 64
     8de:	80 a3       	std	Z+32, r24	; 0x20
	
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     8e0:	84 e0       	ldi	r24, 0x04	; 4
     8e2:	80 a3       	std	Z+32, r24	; 0x20
	DMA.CH1.CTRLB = 0x00;  //No int
     8e4:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     8e6:	12 a2       	std	Z+34, r1	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     8e8:	8b e4       	ldi	r24, 0x4B	; 75
     8ea:	83 a3       	std	Z+35, r24	; 0x23
	DMA.CH1.TRFCNT = 0;
     8ec:	14 a2       	std	Z+36, r1	; 0x24
     8ee:	15 a2       	std	Z+37, r1	; 0x25
	DMA.CH1.REPCNT = 0;
     8f0:	16 a2       	std	Z+38, r1	; 0x26
	
	DMA.CH1.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     8f2:	81 e0       	ldi	r24, 0x01	; 1
     8f4:	90 e2       	ldi	r25, 0x20	; 32
     8f6:	80 a7       	std	Z+40, r24	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     8f8:	91 a7       	std	Z+41, r25	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     8fa:	12 a6       	std	Z+42, r1	; 0x2a
	
	DMA.CH1.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     8fc:	80 ea       	ldi	r24, 0xA0	; 160
     8fe:	84 a7       	std	Z+44, r24	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     900:	88 e0       	ldi	r24, 0x08	; 8
     902:	85 a7       	std	Z+45, r24	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     904:	16 a6       	std	Z+46, r1	; 0x2e
	
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     906:	80 a1       	ldd	r24, Z+32	; 0x20
     908:	80 6a       	ori	r24, 0xA0	; 160
     90a:	80 a3       	std	Z+32, r24	; 0x20
	
	USARTC0.DATA = 0x55;
     90c:	85 e5       	ldi	r24, 0x55	; 85
     90e:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     912:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     914:	24 e2       	ldi	r18, 0x24	; 36
     916:	20 ab       	std	Z+48, r18	; 0x30
	DMA.CH2.CTRLB = 0x00; //No interrupt for DacBuf!!
     918:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     91a:	99 e5       	ldi	r25, 0x59	; 89
     91c:	92 ab       	std	Z+50, r25	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     91e:	82 e0       	ldi	r24, 0x02	; 2
     920:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = auxDacBufLen;
     922:	40 91 02 20 	lds	r20, 0x2002	; 0x802002 <auxDacBufLen>
     926:	50 91 03 20 	lds	r21, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     92a:	44 ab       	std	Z+52, r20	; 0x34
     92c:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     92e:	4a e6       	ldi	r20, 0x6A	; 106
     930:	54 e2       	ldi	r21, 0x24	; 36
     932:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     934:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     936:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     938:	8b e3       	ldi	r24, 0x3B	; 59
     93a:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     93c:	c0 93 3d 01 	sts	0x013D, r28	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     940:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     944:	80 a9       	ldd	r24, Z+48	; 0x30
     946:	80 68       	ori	r24, 0x80	; 128
     948:	80 ab       	std	Z+48, r24	; 0x30
	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     94a:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     94e:	e0 e4       	ldi	r30, 0x40	; 64
     950:	f1 e0       	ldi	r31, 0x01	; 1
     952:	20 83       	st	Z, r18
	DMA.CH3.CTRLB = 0x00; //Hi interrupt on block complete
     954:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     958:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     95c:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = dacBuf_len;
     960:	80 91 04 20 	lds	r24, 0x2004	; 0x802004 <dacBuf_len>
     964:	90 91 05 20 	lds	r25, 0x2005	; 0x802005 <dacBuf_len+0x1>
     968:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     96c:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     970:	8a e5       	ldi	r24, 0x5A	; 90
     972:	92 e2       	ldi	r25, 0x22	; 34
     974:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     978:	90 93 49 01 	sts	0x0149, r25	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     97c:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     980:	89 e3       	ldi	r24, 0x39	; 57
     982:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     986:	c0 93 4d 01 	sts	0x014D, r28	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     98a:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     98e:	80 81       	ld	r24, Z
     990:	80 68       	ori	r24, 0x80	; 128
     992:	80 83       	st	Z, r24

}
     994:	cf 91       	pop	r28
     996:	08 95       	ret

00000998 <tiny_dma_loop_mode_3>:

void tiny_dma_loop_mode_3(void){
	//Actual data being transferred
	DMA.CH0.CTRLA = 0x00;
     998:	e0 e0       	ldi	r30, 0x00	; 0
     99a:	f1 e0       	ldi	r31, 0x01	; 1
     99c:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     99e:	80 e4       	ldi	r24, 0x40	; 64
     9a0:	80 8b       	std	Z+16, r24	; 0x10
	
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     9a2:	84 e0       	ldi	r24, 0x04	; 4
     9a4:	80 8b       	std	Z+16, r24	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt
     9a6:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     9a8:	81 e9       	ldi	r24, 0x91	; 145
     9aa:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     9ac:	8b e4       	ldi	r24, 0x4B	; 75
     9ae:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     9b0:	87 e7       	ldi	r24, 0x77	; 119
     9b2:	91 e0       	ldi	r25, 0x01	; 1
     9b4:	84 8b       	std	Z+20, r24	; 0x14
     9b6:	95 8b       	std	Z+21, r25	; 0x15
	
	DMA.CH0.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF; //Source address is ADC
     9b8:	80 ea       	ldi	r24, 0xA0	; 160
     9ba:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     9bc:	88 e0       	ldi	r24, 0x08	; 8
     9be:	81 8f       	std	Z+25, r24	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     9c0:	12 8e       	std	Z+26, r1	; 0x1a
	
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state*PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     9c2:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     9c6:	2e ee       	ldi	r18, 0xEE	; 238
     9c8:	32 e0       	ldi	r19, 0x02	; 2
     9ca:	42 9f       	mul	r20, r18
     9cc:	c0 01       	movw	r24, r0
     9ce:	43 9f       	mul	r20, r19
     9d0:	90 0d       	add	r25, r0
     9d2:	11 24       	eor	r1, r1
     9d4:	86 59       	subi	r24, 0x96	; 150
     9d6:	99 4d       	sbci	r25, 0xD9	; 217
     9d8:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state*PACKET_SIZE]) >> 8) & 0xFF;
     9da:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     9de:	42 9f       	mul	r20, r18
     9e0:	c0 01       	movw	r24, r0
     9e2:	43 9f       	mul	r20, r19
     9e4:	90 0d       	add	r25, r0
     9e6:	11 24       	eor	r1, r1
     9e8:	86 59       	subi	r24, 0x96	; 150
     9ea:	99 4d       	sbci	r25, 0xD9	; 217
     9ec:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     9ee:	16 8e       	std	Z+30, r1	; 0x1e
	
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     9f0:	80 89       	ldd	r24, Z+16	; 0x10
     9f2:	80 68       	ori	r24, 0x80	; 128
     9f4:	80 8b       	std	Z+16, r24	; 0x10
     9f6:	08 95       	ret

000009f8 <tiny_dma_set_mode_4>:
}

void tiny_dma_set_mode_4(void){
     9f8:	cf 93       	push	r28
	
	global_mode = 4;
     9fa:	c4 e0       	ldi	r28, 0x04	; 4
     9fc:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     a00:	94 dd       	rcall	.-1240   	; 0x52a <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH1.CTRLA = 0x00;
     a02:	e0 e0       	ldi	r30, 0x00	; 0
     a04:	f1 e0       	ldi	r31, 0x01	; 1
     a06:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     a08:	80 e4       	ldi	r24, 0x40	; 64
     a0a:	80 a3       	std	Z+32, r24	; 0x20
	
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     a0c:	c0 a3       	std	Z+32, r28	; 0x20
	DMA.CH1.CTRLB = 0x00;  //No int
     a0e:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     a10:	12 a2       	std	Z+34, r1	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     a12:	8b e4       	ldi	r24, 0x4B	; 75
     a14:	83 a3       	std	Z+35, r24	; 0x23
	DMA.CH1.TRFCNT = 0;
     a16:	14 a2       	std	Z+36, r1	; 0x24
     a18:	15 a2       	std	Z+37, r1	; 0x25
	DMA.CH1.REPCNT = 0;
     a1a:	16 a2       	std	Z+38, r1	; 0x26
	
	DMA.CH1.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     a1c:	81 e0       	ldi	r24, 0x01	; 1
     a1e:	90 e2       	ldi	r25, 0x20	; 32
     a20:	80 a7       	std	Z+40, r24	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     a22:	91 a7       	std	Z+41, r25	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     a24:	12 a6       	std	Z+42, r1	; 0x2a
	
	DMA.CH1.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     a26:	80 ea       	ldi	r24, 0xA0	; 160
     a28:	84 a7       	std	Z+44, r24	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     a2a:	88 e0       	ldi	r24, 0x08	; 8
     a2c:	85 a7       	std	Z+45, r24	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     a2e:	16 a6       	std	Z+46, r1	; 0x2e
	
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     a30:	80 a1       	ldd	r24, Z+32	; 0x20
     a32:	80 6a       	ori	r24, 0xA0	; 160
     a34:	80 a3       	std	Z+32, r24	; 0x20
		
	DMA.CH2.REPCNT = 0; //Repeat forever!
     a36:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     a38:	84 e2       	ldi	r24, 0x24	; 36
     a3a:	80 ab       	std	Z+48, r24	; 0x30
	DMA.CH2.CTRLB = 0x00; //No interrupt for DacBuf!!
     a3c:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     a3e:	89 e5       	ldi	r24, 0x59	; 89
     a40:	82 ab       	std	Z+50, r24	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     a42:	82 e0       	ldi	r24, 0x02	; 2
     a44:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = auxDacBufLen;
     a46:	80 91 02 20 	lds	r24, 0x2002	; 0x802002 <auxDacBufLen>
     a4a:	90 91 03 20 	lds	r25, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     a4e:	84 ab       	std	Z+52, r24	; 0x34
     a50:	95 ab       	std	Z+53, r25	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     a52:	8a e6       	ldi	r24, 0x6A	; 106
     a54:	94 e2       	ldi	r25, 0x24	; 36
     a56:	80 af       	std	Z+56, r24	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     a58:	91 af       	std	Z+57, r25	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     a5a:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     a5c:	8b e3       	ldi	r24, 0x3B	; 59
     a5e:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     a60:	83 e0       	ldi	r24, 0x03	; 3
     a62:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     a66:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     a6a:	80 a9       	ldd	r24, Z+48	; 0x30
     a6c:	80 68       	ori	r24, 0x80	; 128
     a6e:	80 ab       	std	Z+48, r24	; 0x30
}
     a70:	cf 91       	pop	r28
     a72:	08 95       	ret

00000a74 <tiny_dma_loop_mode_4>:

void tiny_dma_loop_mode_4(void){
     a74:	cf 93       	push	r28
	//Actual data being transferred
	DMA.CH0.CTRLA = 0x00;
     a76:	e0 e0       	ldi	r30, 0x00	; 0
     a78:	f1 e0       	ldi	r31, 0x01	; 1
     a7a:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     a7c:	b0 e4       	ldi	r27, 0x40	; 64
     a7e:	b0 8b       	std	Z+16, r27	; 0x10
	
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     a80:	a4 e0       	ldi	r26, 0x04	; 4
     a82:	a0 8b       	std	Z+16, r26	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt
     a84:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     a86:	51 e9       	ldi	r21, 0x91	; 145
     a88:	52 8b       	std	Z+18, r21	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     a8a:	8b e4       	ldi	r24, 0x4B	; 75
     a8c:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     a8e:	67 e7       	ldi	r22, 0x77	; 119
     a90:	71 e0       	ldi	r23, 0x01	; 1
     a92:	64 8b       	std	Z+20, r22	; 0x14
     a94:	75 8b       	std	Z+21, r23	; 0x15
	
	DMA.CH0.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF; //Source address is ADC
     a96:	80 ea       	ldi	r24, 0xA0	; 160
     a98:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     a9a:	48 e0       	ldi	r20, 0x08	; 8
     a9c:	41 8f       	std	Z+25, r20	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     a9e:	12 8e       	std	Z+26, r1	; 0x1a
	
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state*PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     aa0:	c0 91 b4 20 	lds	r28, 0x20B4	; 0x8020b4 <b1_state>
     aa4:	8e ee       	ldi	r24, 0xEE	; 238
     aa6:	92 e0       	ldi	r25, 0x02	; 2
     aa8:	c8 9f       	mul	r28, r24
     aaa:	90 01       	movw	r18, r0
     aac:	c9 9f       	mul	r28, r25
     aae:	30 0d       	add	r19, r0
     ab0:	11 24       	eor	r1, r1
     ab2:	26 59       	subi	r18, 0x96	; 150
     ab4:	39 4d       	sbci	r19, 0xD9	; 217
     ab6:	24 8f       	std	Z+28, r18	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state*PACKET_SIZE]) >> 8) & 0xFF;
     ab8:	c0 91 b4 20 	lds	r28, 0x20B4	; 0x8020b4 <b1_state>
     abc:	c8 9f       	mul	r28, r24
     abe:	90 01       	movw	r18, r0
     ac0:	c9 9f       	mul	r28, r25
     ac2:	30 0d       	add	r19, r0
     ac4:	11 24       	eor	r1, r1
     ac6:	26 59       	subi	r18, 0x96	; 150
     ac8:	39 4d       	sbci	r19, 0xD9	; 217
     aca:	35 8f       	std	Z+29, r19	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     acc:	16 8e       	std	Z+30, r1	; 0x1e
	
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     ace:	20 89       	ldd	r18, Z+16	; 0x10
     ad0:	20 68       	ori	r18, 0x80	; 128
     ad2:	20 8b       	std	Z+16, r18	; 0x10
	
	//Actual data being transferred
	DMA.CH3.CTRLA = 0x00;
     ad4:	e0 e4       	ldi	r30, 0x40	; 64
     ad6:	f1 e0       	ldi	r31, 0x01	; 1
     ad8:	10 82       	st	Z, r1
	DMA.CH3.CTRLA = DMA_CH_RESET_bm;
     ada:	b0 83       	st	Z, r27
	
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     adc:	a0 83       	st	Z, r26
	DMA.CH3.CTRLB = 0x00; //No interrupt
     ade:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     ae2:	50 93 42 01 	sts	0x0142, r21	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_SPIC_gc;
     ae6:	2a e4       	ldi	r18, 0x4A	; 74
     ae8:	20 93 43 01 	sts	0x0143, r18	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = HALFPACKET_SIZE;
     aec:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     af0:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
	
	DMA.CH3.SRCADDR0 = (( (uint16_t) &SPIC.DATA) >> 0) & 0xFF; //Source address is ADC
     af4:	23 ec       	ldi	r18, 0xC3	; 195
     af6:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &SPIC.DATA) >> 8) & 0xFF;
     afa:	40 93 49 01 	sts	0x0149, r20	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     afe:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state*PACKET_SIZE+HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     b02:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     b06:	48 9f       	mul	r20, r24
     b08:	90 01       	movw	r18, r0
     b0a:	49 9f       	mul	r20, r25
     b0c:	30 0d       	add	r19, r0
     b0e:	11 24       	eor	r1, r1
     b10:	2f 51       	subi	r18, 0x1F	; 31
     b12:	38 4d       	sbci	r19, 0xD8	; 216
     b14:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state*PACKET_SIZE+HALFPACKET_SIZE]) >> 8) & 0xFF;
     b18:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     b1c:	48 9f       	mul	r20, r24
     b1e:	90 01       	movw	r18, r0
     b20:	49 9f       	mul	r20, r25
     b22:	30 0d       	add	r19, r0
     b24:	11 24       	eor	r1, r1
     b26:	c9 01       	movw	r24, r18
     b28:	8f 51       	subi	r24, 0x1F	; 31
     b2a:	98 4d       	sbci	r25, 0xD8	; 216
     b2c:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     b30:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     b34:	80 81       	ld	r24, Z
     b36:	80 68       	ori	r24, 0x80	; 128
     b38:	80 83       	st	Z, r24
}	
     b3a:	cf 91       	pop	r28
     b3c:	08 95       	ret

00000b3e <tiny_dma_set_mode_5>:
	
void tiny_dma_set_mode_5(void){
	global_mode = 5;
     b3e:	85 e0       	ldi	r24, 0x05	; 5
     b40:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
		
	tiny_dma_flush();
     b44:	f2 dc       	rcall	.-1564   	; 0x52a <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     b46:	e0 e0       	ldi	r30, 0x00	; 0
     b48:	f1 e0       	ldi	r31, 0x01	; 1
     b4a:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     b4c:	34 e2       	ldi	r19, 0x24	; 36
     b4e:	30 ab       	std	Z+48, r19	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     b50:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     b52:	29 e5       	ldi	r18, 0x59	; 89
     b54:	22 ab       	std	Z+50, r18	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     b56:	83 e0       	ldi	r24, 0x03	; 3
     b58:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     b5a:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     b5e:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     b62:	44 ab       	std	Z+52, r20	; 0x34
     b64:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     b66:	4a e5       	ldi	r20, 0x5A	; 90
     b68:	52 e2       	ldi	r21, 0x22	; 34
     b6a:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     b6c:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     b6e:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     b70:	99 e3       	ldi	r25, 0x39	; 57
     b72:	94 af       	std	Z+60, r25	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     b74:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     b78:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     b7c:	90 a9       	ldd	r25, Z+48	; 0x30
     b7e:	90 68       	ori	r25, 0x80	; 128
     b80:	90 ab       	std	Z+48, r25	; 0x30
		
	DMA.CH3.REPCNT = 0; //Repeat forever!
     b82:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     b86:	e0 e4       	ldi	r30, 0x40	; 64
     b88:	f1 e0       	ldi	r31, 0x01	; 1
     b8a:	30 83       	st	Z, r19
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     b8c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     b90:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     b94:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = dacBuf_len;
     b98:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <dacBuf_len>
     b9c:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <dacBuf_len+0x1>
     ba0:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     ba4:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     ba8:	2a e6       	ldi	r18, 0x6A	; 106
     baa:	34 e2       	ldi	r19, 0x24	; 36
     bac:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     bb0:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     bb4:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
		
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     bb8:	9b e3       	ldi	r25, 0x3B	; 59
     bba:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     bbe:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     bc2:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     bc6:	80 81       	ld	r24, Z
     bc8:	80 68       	ori	r24, 0x80	; 128
     bca:	80 83       	st	Z, r24
     bcc:	08 95       	ret

00000bce <tiny_dma_set_mode_6>:
}

void tiny_dma_set_mode_6(void){
	
	global_mode = 6;
     bce:	86 e0       	ldi	r24, 0x06	; 6
     bd0:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     bd4:	aa dc       	rcall	.-1708   	; 0x52a <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     bd6:	e0 e0       	ldi	r30, 0x00	; 0
     bd8:	f1 e0       	ldi	r31, 0x01	; 1
     bda:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     bdc:	34 e2       	ldi	r19, 0x24	; 36
     bde:	30 ab       	std	Z+48, r19	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     be0:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     be2:	29 e5       	ldi	r18, 0x59	; 89
     be4:	22 ab       	std	Z+50, r18	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     be6:	83 e0       	ldi	r24, 0x03	; 3
     be8:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     bea:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     bee:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     bf2:	44 ab       	std	Z+52, r20	; 0x34
     bf4:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     bf6:	4a e5       	ldi	r20, 0x5A	; 90
     bf8:	52 e2       	ldi	r21, 0x22	; 34
     bfa:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     bfc:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     bfe:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     c00:	99 e3       	ldi	r25, 0x39	; 57
     c02:	94 af       	std	Z+60, r25	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     c04:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     c08:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     c0c:	90 a9       	ldd	r25, Z+48	; 0x30
     c0e:	90 68       	ori	r25, 0x80	; 128
     c10:	90 ab       	std	Z+48, r25	; 0x30
	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     c12:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     c16:	e0 e4       	ldi	r30, 0x40	; 64
     c18:	f1 e0       	ldi	r31, 0x01	; 1
     c1a:	30 83       	st	Z, r19
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     c1c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     c20:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     c24:	92 e0       	ldi	r25, 0x02	; 2
     c26:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     c2a:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
     c2e:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     c32:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     c36:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     c3a:	2a e6       	ldi	r18, 0x6A	; 106
     c3c:	34 e2       	ldi	r19, 0x24	; 36
     c3e:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     c42:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     c46:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     c4a:	9b e3       	ldi	r25, 0x3B	; 59
     c4c:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     c50:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     c54:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     c58:	80 81       	ld	r24, Z
     c5a:	80 68       	ori	r24, 0x80	; 128
     c5c:	80 83       	st	Z, r24
     c5e:	08 95       	ret

00000c60 <tiny_dma_loop_mode_6>:
	
}

void tiny_dma_loop_mode_6(void){
	DMA.CH0.CTRLA = 0x00;
     c60:	e0 e0       	ldi	r30, 0x00	; 0
     c62:	f1 e0       	ldi	r31, 0x01	; 1
     c64:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     c66:	80 e4       	ldi	r24, 0x40	; 64
     c68:	80 8b       	std	Z+16, r24	; 0x10
	
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     c6a:	84 e0       	ldi	r24, 0x04	; 4
     c6c:	80 8b       	std	Z+16, r24	; 0x10
	DMA.CH0.CTRLB = 0x00; //No interrupt!
     c6e:	11 8a       	std	Z+17, r1	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     c70:	81 e9       	ldi	r24, 0x91	; 145
     c72:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     c74:	80 e1       	ldi	r24, 0x10	; 16
     c76:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = PACKET_SIZE;
     c78:	2e ee       	ldi	r18, 0xEE	; 238
     c7a:	32 e0       	ldi	r19, 0x02	; 2
     c7c:	24 8b       	std	Z+20, r18	; 0x14
     c7e:	35 8b       	std	Z+21, r19	; 0x15
	
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     c80:	84 e2       	ldi	r24, 0x24	; 36
     c82:	80 8f       	std	Z+24, r24	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     c84:	82 e0       	ldi	r24, 0x02	; 2
     c86:	81 8f       	std	Z+25, r24	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     c88:	12 8e       	std	Z+26, r1	; 0x1a
	
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     c8a:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     c8e:	42 9f       	mul	r20, r18
     c90:	c0 01       	movw	r24, r0
     c92:	43 9f       	mul	r20, r19
     c94:	90 0d       	add	r25, r0
     c96:	11 24       	eor	r1, r1
     c98:	86 59       	subi	r24, 0x96	; 150
     c9a:	99 4d       	sbci	r25, 0xD9	; 217
     c9c:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     c9e:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     ca2:	42 9f       	mul	r20, r18
     ca4:	c0 01       	movw	r24, r0
     ca6:	43 9f       	mul	r20, r19
     ca8:	90 0d       	add	r25, r0
     caa:	11 24       	eor	r1, r1
     cac:	86 59       	subi	r24, 0x96	; 150
     cae:	99 4d       	sbci	r25, 0xD9	; 217
     cb0:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     cb2:	16 8e       	std	Z+30, r1	; 0x1e
	
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     cb4:	80 89       	ldd	r24, Z+16	; 0x10
     cb6:	80 68       	ori	r24, 0x80	; 128
     cb8:	80 8b       	std	Z+16, r24	; 0x10
     cba:	08 95       	ret

00000cbc <tiny_dma_set_mode_7>:
}

void tiny_dma_set_mode_7(void){
		
		global_mode = 7;
     cbc:	87 e0       	ldi	r24, 0x07	; 7
     cbe:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
		
		tiny_dma_flush();
     cc2:	33 dc       	rcall	.-1946   	; 0x52a <tiny_dma_flush>
		
		DMA.CH2.REPCNT = 0; //Repeat forever!
     cc4:	e0 e0       	ldi	r30, 0x00	; 0
     cc6:	f1 e0       	ldi	r31, 0x01	; 1
     cc8:	16 aa       	std	Z+54, r1	; 0x36
		DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     cca:	34 e2       	ldi	r19, 0x24	; 36
     ccc:	30 ab       	std	Z+48, r19	; 0x30
		DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     cce:	11 aa       	std	Z+49, r1	; 0x31
		DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     cd0:	29 e5       	ldi	r18, 0x59	; 89
     cd2:	22 ab       	std	Z+50, r18	; 0x32
		DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     cd4:	83 e0       	ldi	r24, 0x03	; 3
     cd6:	83 ab       	std	Z+51, r24	; 0x33
		DMA.CH2.TRFCNT = dacBuf_len;
     cd8:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     cdc:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     ce0:	44 ab       	std	Z+52, r20	; 0x34
     ce2:	55 ab       	std	Z+53, r21	; 0x35

		DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     ce4:	4a e5       	ldi	r20, 0x5A	; 90
     ce6:	52 e2       	ldi	r21, 0x22	; 34
     ce8:	40 af       	std	Z+56, r20	; 0x38
		DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     cea:	51 af       	std	Z+57, r21	; 0x39
		DMA.CH2.SRCADDR2 = 0x00;
     cec:	12 ae       	std	Z+58, r1	; 0x3a
			
		DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     cee:	99 e3       	ldi	r25, 0x39	; 57
     cf0:	94 af       	std	Z+60, r25	; 0x3c
		DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     cf2:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
		DMA.CH2.DESTADDR2 = 0x00;
     cf6:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
			
		//Must enable last for REPCNT won't work!
		DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     cfa:	90 a9       	ldd	r25, Z+48	; 0x30
     cfc:	90 68       	ori	r25, 0x80	; 128
     cfe:	90 ab       	std	Z+48, r25	; 0x30
		
		DMA.CH3.REPCNT = 0; //Repeat forever!
     d00:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
		DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     d04:	e0 e4       	ldi	r30, 0x40	; 64
     d06:	f1 e0       	ldi	r31, 0x01	; 1
     d08:	30 83       	st	Z, r19
		DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     d0a:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
		DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     d0e:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
		DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     d12:	92 e0       	ldi	r25, 0x02	; 2
     d14:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
		DMA.CH3.TRFCNT = auxDacBufLen;
     d18:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
     d1c:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     d20:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     d24:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

		DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     d28:	2a e6       	ldi	r18, 0x6A	; 106
     d2a:	34 e2       	ldi	r19, 0x24	; 36
     d2c:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
		DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     d30:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
		DMA.CH3.SRCADDR2 = 0x00;
     d34:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
		
		DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     d38:	9b e3       	ldi	r25, 0x3B	; 59
     d3a:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
		DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     d3e:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
		DMA.CH3.DESTADDR2 = 0x00;
     d42:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
		
		//Must enable last for REPCNT won't work!
		DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
     d46:	80 81       	ld	r24, Z
     d48:	80 68       	ori	r24, 0x80	; 128
     d4a:	80 83       	st	Z, r24
     d4c:	08 95       	ret

00000d4e <tiny_dma_loop_mode_7>:
}

void tiny_dma_loop_mode_7(void){
	
		DMA.CH0.CTRLA = 0x00;
     d4e:	e0 e0       	ldi	r30, 0x00	; 0
     d50:	f1 e0       	ldi	r31, 0x01	; 1
     d52:	10 8a       	std	Z+16, r1	; 0x10
		DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     d54:	80 e4       	ldi	r24, 0x40	; 64
     d56:	80 8b       	std	Z+16, r24	; 0x10
		
		DMA.CH0.CTRLA = DMA_CH_BURSTLEN_2BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     d58:	85 e0       	ldi	r24, 0x05	; 5
     d5a:	80 8b       	std	Z+16, r24	; 0x10
		DMA.CH0.CTRLB = 0x00; //No interrupt!
     d5c:	11 8a       	std	Z+17, r1	; 0x11
		DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     d5e:	81 e9       	ldi	r24, 0x91	; 145
     d60:	82 8b       	std	Z+18, r24	; 0x12
		DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     d62:	80 e1       	ldi	r24, 0x10	; 16
     d64:	83 8b       	std	Z+19, r24	; 0x13
		DMA.CH0.TRFCNT = PACKET_SIZE;
     d66:	2e ee       	ldi	r18, 0xEE	; 238
     d68:	32 e0       	ldi	r19, 0x02	; 2
     d6a:	24 8b       	std	Z+20, r18	; 0x14
     d6c:	35 8b       	std	Z+21, r19	; 0x15
		
		DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     d6e:	84 e2       	ldi	r24, 0x24	; 36
     d70:	80 8f       	std	Z+24, r24	; 0x18
		DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     d72:	82 e0       	ldi	r24, 0x02	; 2
     d74:	81 8f       	std	Z+25, r24	; 0x19
		DMA.CH0.SRCADDR2 = 0x00;
     d76:	12 8e       	std	Z+26, r1	; 0x1a
		
		DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     d78:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     d7c:	42 9f       	mul	r20, r18
     d7e:	c0 01       	movw	r24, r0
     d80:	43 9f       	mul	r20, r19
     d82:	90 0d       	add	r25, r0
     d84:	11 24       	eor	r1, r1
     d86:	86 59       	subi	r24, 0x96	; 150
     d88:	99 4d       	sbci	r25, 0xD9	; 217
     d8a:	84 8f       	std	Z+28, r24	; 0x1c
		DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     d8c:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b1_state>
     d90:	42 9f       	mul	r20, r18
     d92:	c0 01       	movw	r24, r0
     d94:	43 9f       	mul	r20, r19
     d96:	90 0d       	add	r25, r0
     d98:	11 24       	eor	r1, r1
     d9a:	86 59       	subi	r24, 0x96	; 150
     d9c:	99 4d       	sbci	r25, 0xD9	; 217
     d9e:	95 8f       	std	Z+29, r25	; 0x1d
		DMA.CH0.DESTADDR2 = 0x00;
     da0:	16 8e       	std	Z+30, r1	; 0x1e
		
		//Must enable last for REPCNT won't work!
		DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     da2:	80 89       	ldd	r24, Z+16	; 0x10
     da4:	80 68       	ori	r24, 0x80	; 128
     da6:	80 8b       	std	Z+16, r24	; 0x10
     da8:	08 95       	ret

00000daa <tiny_timer_setup>:
#define PSU_PER 3000
#define jump 6

void tiny_timer_setup(void){
	//Turn everything on!
		PR.PRPC &= 0b11111100; //Enable TCC0, TCC1
     daa:	e0 e7       	ldi	r30, 0x70	; 112
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	83 81       	ldd	r24, Z+3	; 0x03
     db0:	8c 7f       	andi	r24, 0xFC	; 252
     db2:	83 83       	std	Z+3, r24	; 0x03
		PR.PRPD &= 0b11111100; //Enable TCD0, TCD1
     db4:	84 81       	ldd	r24, Z+4	; 0x04
     db6:	8c 7f       	andi	r24, 0xFC	; 252
     db8:	84 83       	std	Z+4, r24	; 0x04
		PR.PRGEN &= 0b11111101; //Enable EVSYS
     dba:	80 81       	ld	r24, Z
     dbc:	8d 7f       	andi	r24, 0xFD	; 253
     dbe:	80 83       	st	Z, r24
	
	//Set up EVSYS
		EVSYS.CH2MUX = TCDAC_OVF;
     dc0:	e0 e8       	ldi	r30, 0x80	; 128
     dc2:	f1 e0       	ldi	r31, 0x01	; 1
     dc4:	80 ec       	ldi	r24, 0xC0	; 192
     dc6:	82 83       	std	Z+2, r24	; 0x02
		EVSYS.CH2CTRL = 0x00; //No filtering or Quadrature stuff
     dc8:	12 86       	std	Z+10, r1	; 0x0a
		
		EVSYS.CH1MUX = TCDAC_AUX_OVF;
     dca:	88 ec       	ldi	r24, 0xC8	; 200
     dcc:	81 83       	std	Z+1, r24	; 0x01
		EVSYS.CH1CTRL = 0x00; //No filtering or Quadrature stuff
     dce:	11 86       	std	Z+9, r1	; 0x09
			
	//Waveform (50Hz sin wave)
		TC_DAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
     dd0:	e0 e0       	ldi	r30, 0x00	; 0
     dd2:	f8 e0       	ldi	r31, 0x08	; 8
     dd4:	34 e0       	ldi	r19, 0x04	; 4
     dd6:	30 83       	st	Z, r19
		TC_DAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
     dd8:	23 e0       	ldi	r18, 0x03	; 3
     dda:	21 83       	std	Z+1, r18	; 0x01
		TC_DAC.CTRLE = TC_BYTEM_NORMAL_gc;
     ddc:	14 82       	std	Z+4, r1	; 0x04
		TC_DAC.PER = 469;
     dde:	85 ed       	ldi	r24, 0xD5	; 213
     de0:	91 e0       	ldi	r25, 0x01	; 1
     de2:	86 a3       	std	Z+38, r24	; 0x26
     de4:	97 a3       	std	Z+39, r25	; 0x27
		TC_DAC.INTCTRLA = 0x00;
     de6:	16 82       	std	Z+6, r1	; 0x06
	//Aux channel (blank 50Hz)
		TC_AUXDAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
     de8:	e0 e4       	ldi	r30, 0x40	; 64
     dea:	f8 e0       	ldi	r31, 0x08	; 8
     dec:	30 83       	st	Z, r19
		TC_AUXDAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
     dee:	21 83       	std	Z+1, r18	; 0x01
		TC_AUXDAC.CTRLE = TC_BYTEM_NORMAL_gc;
     df0:	14 82       	std	Z+4, r1	; 0x04
		TC_AUXDAC.PER = 469;
     df2:	86 a3       	std	Z+38, r24	; 0x26
     df4:	97 a3       	std	Z+39, r25	; 0x27
		TC_AUXDAC.INTCTRLA = 0x00;
     df6:	16 82       	std	Z+6, r1	; 0x06
	
	//PSU 
		PORTD.DIR |= 0b00010000;
     df8:	e0 e6       	ldi	r30, 0x60	; 96
     dfa:	f6 e0       	ldi	r31, 0x06	; 6
     dfc:	80 81       	ld	r24, Z
     dfe:	80 61       	ori	r24, 0x10	; 16
     e00:	80 83       	st	Z, r24
		TC_PSU.CTRLB = 0x10 | TC_WGMODE_SINGLESLOPE_gc;  //CCAEN is set
     e02:	e0 e4       	ldi	r30, 0x40	; 64
     e04:	f9 e0       	ldi	r31, 0x09	; 9
     e06:	83 e1       	ldi	r24, 0x13	; 19
     e08:	81 83       	std	Z+1, r24	; 0x01
		TC_PSU.CTRLE = TC_BYTEM_NORMAL_gc;
     e0a:	14 82       	std	Z+4, r1	; 0x04
		TC_PSU.INTCTRLA = TC_OVFINTLVL_LO_gc;
     e0c:	81 e0       	ldi	r24, 0x01	; 1
     e0e:	86 83       	std	Z+6, r24	; 0x06
		TC_PSU.PER = PSU_PER;  // Max value of CNT
     e10:	28 eb       	ldi	r18, 0xB8	; 184
     e12:	3b e0       	ldi	r19, 0x0B	; 11
     e14:	26 a3       	std	Z+38, r18	; 0x26
     e16:	37 a3       	std	Z+39, r19	; 0x27
		TC_PSU.CCA = 0; //Initial Duty cycle of 0%
     e18:	10 a6       	std	Z+40, r1	; 0x28
     e1a:	11 a6       	std	Z+41, r1	; 0x29
		TC_PSU.CTRLA = TC_CLKSEL_DIV1_gc;
     e1c:	80 83       	st	Z, r24
     e1e:	08 95       	ret

00000e20 <__vector_83>:
		TCC1.PER = 1800;  // Max value of CNT
		TCC1.CTRLA = TC_CLKSEL_DIV1_gc;
		*/
}

ISR(TC_PSU_OVF){
     e20:	1f 92       	push	r1
     e22:	0f 92       	push	r0
     e24:	0f b6       	in	r0, 0x3f	; 63
     e26:	0f 92       	push	r0
     e28:	11 24       	eor	r1, r1
     e2a:	2f 93       	push	r18
     e2c:	3f 93       	push	r19
     e2e:	4f 93       	push	r20
     e30:	5f 93       	push	r21
     e32:	8f 93       	push	r24
     e34:	9f 93       	push	r25
     e36:	ef 93       	push	r30
     e38:	ff 93       	push	r31
     e3a:	cf 93       	push	r28
     e3c:	df 93       	push	r29
     e3e:	1f 92       	push	r1
     e40:	cd b7       	in	r28, 0x3d	; 61
     e42:	de b7       	in	r29, 0x3e	; 62
	char tempvar;
	char err;
	volatile char nothing;
	if (global_mode == 7){
     e44:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     e48:	87 30       	cpi	r24, 0x07	; 7
     e4a:	31 f4       	brne	.+12     	; 0xe58 <__vector_83+0x38>
		nothing = ADCA.CH1.RESL;
     e4c:	e0 e0       	ldi	r30, 0x00	; 0
     e4e:	f2 e0       	ldi	r31, 0x02	; 2
     e50:	84 a5       	ldd	r24, Z+44	; 0x2c
     e52:	89 83       	std	Y+1, r24	; 0x01
		tempvar = ADCA.CH1.RESH;
     e54:	95 a5       	ldd	r25, Z+45	; 0x2d
     e56:	02 c0       	rjmp	.+4      	; 0xe5c <__vector_83+0x3c>
	}
	else{
		tempvar = ADCA.CH1.RESL;
     e58:	90 91 2c 02 	lds	r25, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
	}
	//tempvar = (global_mode == 7 ? (char) ADCA.CH1.RESH : (char) ADCA.CH1.RESL);
	//test_byte = tempvar;

	err = (char) (PSU_target - tempvar);
     e5c:	80 91 b2 20 	lds	r24, 0x20B2	; 0x8020b2 <__data_end>
     e60:	89 1b       	sub	r24, r25
	if ((err > 1) & ((unsigned short) TC_PSU.CCA < PSU_PER - jump) ){
     e62:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
     e66:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
     e6a:	91 e0       	ldi	r25, 0x01	; 1
     e6c:	82 30       	cpi	r24, 0x02	; 2
     e6e:	0c f4       	brge	.+2      	; 0xe72 <__vector_83+0x52>
     e70:	90 e0       	ldi	r25, 0x00	; 0
     e72:	99 23       	and	r25, r25
     e74:	c9 f0       	breq	.+50     	; 0xea8 <__vector_83+0x88>
     e76:	91 e0       	ldi	r25, 0x01	; 1
     e78:	22 3b       	cpi	r18, 0xB2	; 178
     e7a:	3b 40       	sbci	r19, 0x0B	; 11
     e7c:	08 f0       	brcs	.+2      	; 0xe80 <__vector_83+0x60>
     e7e:	90 e0       	ldi	r25, 0x00	; 0
     e80:	99 23       	and	r25, r25
     e82:	91 f0       	breq	.+36     	; 0xea8 <__vector_83+0x88>
		TC_PSU.CCABUF = TC_PSU.CCA + ((err > 8) ? jump : 1);
     e84:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
     e88:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
     e8c:	89 30       	cpi	r24, 0x09	; 9
     e8e:	1c f4       	brge	.+6      	; 0xe96 <__vector_83+0x76>
     e90:	81 e0       	ldi	r24, 0x01	; 1
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	02 c0       	rjmp	.+4      	; 0xe9a <__vector_83+0x7a>
     e96:	86 e0       	ldi	r24, 0x06	; 6
     e98:	90 e0       	ldi	r25, 0x00	; 0
     e9a:	82 0f       	add	r24, r18
     e9c:	93 1f       	adc	r25, r19
     e9e:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
     ea2:	90 93 79 09 	sts	0x0979, r25	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
     ea6:	23 c0       	rjmp	.+70     	; 0xeee <__vector_83+0xce>
	}
	else if ((err < -1) & ((unsigned short) TC_PSU.CCA > jump)){
     ea8:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
     eac:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
     eb0:	91 e0       	ldi	r25, 0x01	; 1
     eb2:	8f 3f       	cpi	r24, 0xFF	; 255
     eb4:	0c f0       	brlt	.+2      	; 0xeb8 <__vector_83+0x98>
     eb6:	90 e0       	ldi	r25, 0x00	; 0
     eb8:	99 23       	and	r25, r25
     eba:	c9 f0       	breq	.+50     	; 0xeee <__vector_83+0xce>
     ebc:	91 e0       	ldi	r25, 0x01	; 1
     ebe:	27 30       	cpi	r18, 0x07	; 7
     ec0:	31 05       	cpc	r19, r1
     ec2:	08 f4       	brcc	.+2      	; 0xec6 <__vector_83+0xa6>
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	99 23       	and	r25, r25
     ec8:	91 f0       	breq	.+36     	; 0xeee <__vector_83+0xce>
		TC_PSU.CCABUF = TC_PSU.CCA - ((err < -8) ? jump : 1);
     eca:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
     ece:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
     ed2:	88 3f       	cpi	r24, 0xF8	; 248
     ed4:	1c f0       	brlt	.+6      	; 0xedc <__vector_83+0xbc>
     ed6:	81 e0       	ldi	r24, 0x01	; 1
     ed8:	90 e0       	ldi	r25, 0x00	; 0
     eda:	02 c0       	rjmp	.+4      	; 0xee0 <__vector_83+0xc0>
     edc:	86 e0       	ldi	r24, 0x06	; 6
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	a9 01       	movw	r20, r18
     ee2:	48 1b       	sub	r20, r24
     ee4:	59 0b       	sbc	r21, r25
     ee6:	40 93 78 09 	sts	0x0978, r20	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
     eea:	50 93 79 09 	sts	0x0979, r21	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
	}
     eee:	0f 90       	pop	r0
     ef0:	df 91       	pop	r29
     ef2:	cf 91       	pop	r28
     ef4:	ff 91       	pop	r31
     ef6:	ef 91       	pop	r30
     ef8:	9f 91       	pop	r25
     efa:	8f 91       	pop	r24
     efc:	5f 91       	pop	r21
     efe:	4f 91       	pop	r20
     f00:	3f 91       	pop	r19
     f02:	2f 91       	pop	r18
     f04:	0f 90       	pop	r0
     f06:	0f be       	out	0x3f, r0	; 63
     f08:	0f 90       	pop	r0
     f0a:	1f 90       	pop	r1
     f0c:	18 95       	reti

00000f0e <tiny_uart_setup>:
#include "tiny_uart.h"
#include "globals.h"


void tiny_uart_setup(void){
	PR.PRPC &= 0b11101111;
     f0e:	e0 e7       	ldi	r30, 0x70	; 112
     f10:	f0 e0       	ldi	r31, 0x00	; 0
     f12:	83 81       	ldd	r24, Z+3	; 0x03
     f14:	8f 7e       	andi	r24, 0xEF	; 239
     f16:	83 83       	std	Z+3, r24	; 0x03
	//PR.PRPE &= 0b11111110;  ???
	
	PORTC.DIR |= 0b01001010;
     f18:	e0 e4       	ldi	r30, 0x40	; 64
     f1a:	f6 e0       	ldi	r31, 0x06	; 6
     f1c:	80 81       	ld	r24, Z
     f1e:	8a 64       	ori	r24, 0x4A	; 74
     f20:	80 83       	st	Z, r24
	PORTC.OUT = 0xff;
     f22:	8f ef       	ldi	r24, 0xFF	; 255
     f24:	84 83       	std	Z+4, r24	; 0x04
	PORTC.PIN2CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
     f26:	88 e5       	ldi	r24, 0x58	; 88
     f28:	82 8b       	std	Z+18, r24	; 0x12
	//PORTC.REMAP = 0x10; //Remap USART to [7:4]
	#ifndef VERO
		PORTC.REMAP = 0x20; //Swap MOSI and SCK - for small boards only!!!
     f2a:	80 e2       	ldi	r24, 0x20	; 32
     f2c:	86 87       	std	Z+14, r24	; 0x0e
	#endif
	
	USARTC0.CTRLC = USART_CMODE_MSPI_gc | 0b00000100; //LSB received first, UPCHA disabled
     f2e:	e0 ea       	ldi	r30, 0xA0	; 160
     f30:	f8 e0       	ldi	r31, 0x08	; 8
     f32:	84 ec       	ldi	r24, 0xC4	; 196
     f34:	85 83       	std	Z+5, r24	; 0x05
	USARTC0.BAUDCTRLA = 3;  	//BSEL = fper/(2fbaud) -1;  24/(2*3) - 1 = 3
     f36:	83 e0       	ldi	r24, 0x03	; 3
     f38:	86 83       	std	Z+6, r24	; 0x06
	USARTC0.BAUDCTRLB = 0x00;//USART_BSCALE0_bm;
     f3a:	17 82       	std	Z+7, r1	; 0x07
	USARTC0.CTRLB = USART_RXEN_bm | USART_TXEN_bm;
     f3c:	88 e1       	ldi	r24, 0x18	; 24
     f3e:	84 83       	std	Z+4, r24	; 0x04
     f40:	08 95       	ret

00000f42 <tiny_spi_setup>:
}


void tiny_spi_setup(void){
	//Power Reduction disable
	PR.PRPC &= 0b11110111;
     f42:	e0 e7       	ldi	r30, 0x70	; 112
     f44:	f0 e0       	ldi	r31, 0x00	; 0
     f46:	83 81       	ldd	r24, Z+3	; 0x03
     f48:	87 7f       	andi	r24, 0xF7	; 247
     f4a:	83 83       	std	Z+3, r24	; 0x03
	
	//SPI enable
	SPIC.CTRL = SPI_ENABLE_bm;  //Slave mode
     f4c:	e0 ec       	ldi	r30, 0xC0	; 192
     f4e:	f8 e0       	ldi	r31, 0x08	; 8
     f50:	80 e4       	ldi	r24, 0x40	; 64
     f52:	80 83       	st	Z, r24
	SPIC.INTCTRL = SPI_INTLVL_HI_gc;
     f54:	83 e0       	ldi	r24, 0x03	; 3
     f56:	81 83       	std	Z+1, r24	; 0x01
	#ifdef VERO
		PORTC.PIN5CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
	#else
		PORTC.PIN7CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;  //Pin5 if not swapped		
     f58:	88 e5       	ldi	r24, 0x58	; 88
     f5a:	80 93 57 06 	sts	0x0657, r24	; 0x800657 <__TEXT_REGION_LENGTH__+0x700657>
     f5e:	08 95       	ret

00000f60 <__vector_24>:
	#endif
		
	return;
}

ISR(SPIC_INT_vect){
     f60:	1f 92       	push	r1
     f62:	0f 92       	push	r0
     f64:	0f b6       	in	r0, 0x3f	; 63
     f66:	0f 92       	push	r0
     f68:	11 24       	eor	r1, r1
	asm("nop");
     f6a:	00 00       	nop
}
     f6c:	0f 90       	pop	r0
     f6e:	0f be       	out	0x3f, r0	; 63
     f70:	0f 90       	pop	r0
     f72:	1f 90       	pop	r1
     f74:	18 95       	reti

00000f76 <sysclk_init>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f76:	0f 93       	push	r16
     f78:	1f 93       	push	r17
     f7a:	cf 93       	push	r28
     f7c:	df 93       	push	r29
     f7e:	00 d0       	rcall	.+0      	; 0xf80 <sysclk_init+0xa>
     f80:	00 d0       	rcall	.+0      	; 0xf82 <sysclk_init+0xc>
     f82:	cd b7       	in	r28, 0x3d	; 61
     f84:	de b7       	in	r29, 0x3e	; 62
     f86:	8f ef       	ldi	r24, 0xFF	; 255
     f88:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     f8c:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     f90:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     f94:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     f98:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     f9c:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     fa0:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
     fa4:	64 e0       	ldi	r22, 0x04	; 4
     fa6:	81 e4       	ldi	r24, 0x41	; 65
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	ba d5       	rcall	.+2932   	; 0x1b20 <ccp_write_io>
     fac:	6c e1       	ldi	r22, 0x1C	; 28
     fae:	70 e0       	ldi	r23, 0x00	; 0
     fb0:	82 e0       	ldi	r24, 0x02	; 2
     fb2:	bc d5       	rcall	.+2936   	; 0x1b2c <nvm_read_byte>
     fb4:	8a 83       	std	Y+2, r24	; 0x02
     fb6:	6d e1       	ldi	r22, 0x1D	; 29
     fb8:	70 e0       	ldi	r23, 0x00	; 0
     fba:	82 e0       	ldi	r24, 0x02	; 2
     fbc:	b7 d5       	rcall	.+2926   	; 0x1b2c <nvm_read_byte>
     fbe:	89 83       	std	Y+1, r24	; 0x01
     fc0:	89 81       	ldd	r24, Y+1	; 0x01
     fc2:	9a 81       	ldd	r25, Y+2	; 0x02
     fc4:	01 96       	adiw	r24, 0x01	; 1
     fc6:	21 f4       	brne	.+8      	; 0xfd0 <sysclk_init+0x5a>
     fc8:	80 e4       	ldi	r24, 0x40	; 64
     fca:	93 e2       	ldi	r25, 0x23	; 35
     fcc:	89 83       	std	Y+1, r24	; 0x01
     fce:	9a 83       	std	Y+2, r25	; 0x02
     fd0:	89 81       	ldd	r24, Y+1	; 0x01
     fd2:	9a 81       	ldd	r25, Y+2	; 0x02
     fd4:	8b 83       	std	Y+3, r24	; 0x03
     fd6:	9c 83       	std	Y+4, r25	; 0x04
     fd8:	e0 e6       	ldi	r30, 0x60	; 96
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	82 83       	std	Z+2, r24	; 0x02
     fde:	8c 81       	ldd	r24, Y+4	; 0x04
     fe0:	83 83       	std	Z+3, r24	; 0x03
     fe2:	9f b7       	in	r25, 0x3f	; 63
     fe4:	f8 94       	cli
     fe6:	e0 e5       	ldi	r30, 0x50	; 80
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	82 60       	ori	r24, 0x02	; 2
     fee:	80 83       	st	Z, r24
     ff0:	9f bf       	out	0x3f, r25	; 63
     ff2:	81 81       	ldd	r24, Z+1	; 0x01
     ff4:	81 ff       	sbrs	r24, 1
     ff6:	fd cf       	rjmp	.-6      	; 0xff2 <sysclk_init+0x7c>
     ff8:	9f b7       	in	r25, 0x3f	; 63
     ffa:	f8 94       	cli
     ffc:	00 e5       	ldi	r16, 0x50	; 80
     ffe:	10 e0       	ldi	r17, 0x00	; 0
    1000:	d8 01       	movw	r26, r16
    1002:	16 96       	adiw	r26, 0x06	; 6
    1004:	8c 91       	ld	r24, X
    1006:	16 97       	sbiw	r26, 0x06	; 6
    1008:	89 7f       	andi	r24, 0xF9	; 249
    100a:	16 96       	adiw	r26, 0x06	; 6
    100c:	8c 93       	st	X, r24
    100e:	16 97       	sbiw	r26, 0x06	; 6
    1010:	e0 e6       	ldi	r30, 0x60	; 96
    1012:	f0 e0       	ldi	r31, 0x00	; 0
    1014:	80 e8       	ldi	r24, 0x80	; 128
    1016:	85 83       	std	Z+5, r24	; 0x05
    1018:	8b eb       	ldi	r24, 0xBB	; 187
    101a:	86 83       	std	Z+6, r24	; 0x06
    101c:	16 96       	adiw	r26, 0x06	; 6
    101e:	8c 91       	ld	r24, X
    1020:	16 97       	sbiw	r26, 0x06	; 6
    1022:	84 60       	ori	r24, 0x04	; 4
    1024:	16 96       	adiw	r26, 0x06	; 6
    1026:	8c 93       	st	X, r24
    1028:	80 81       	ld	r24, Z
    102a:	81 60       	ori	r24, 0x01	; 1
    102c:	80 83       	st	Z, r24
    102e:	9f bf       	out	0x3f, r25	; 63
    1030:	61 e0       	ldi	r22, 0x01	; 1
    1032:	80 e4       	ldi	r24, 0x40	; 64
    1034:	90 e0       	ldi	r25, 0x00	; 0
    1036:	74 d5       	rcall	.+2792   	; 0x1b20 <ccp_write_io>
    1038:	9f b7       	in	r25, 0x3f	; 63
    103a:	f8 94       	cli
    103c:	f8 01       	movw	r30, r16
    103e:	80 81       	ld	r24, Z
    1040:	8e 7f       	andi	r24, 0xFE	; 254
    1042:	80 83       	st	Z, r24
    1044:	9f bf       	out	0x3f, r25	; 63
    1046:	24 96       	adiw	r28, 0x04	; 4
    1048:	cd bf       	out	0x3d, r28	; 61
    104a:	de bf       	out	0x3e, r29	; 62
    104c:	df 91       	pop	r29
    104e:	cf 91       	pop	r28
    1050:	1f 91       	pop	r17
    1052:	0f 91       	pop	r16
    1054:	08 95       	ret

00001056 <sysclk_enable_module>:
    1056:	9f b7       	in	r25, 0x3f	; 63
    1058:	f8 94       	cli
    105a:	e8 2f       	mov	r30, r24
    105c:	f0 e0       	ldi	r31, 0x00	; 0
    105e:	e0 59       	subi	r30, 0x90	; 144
    1060:	ff 4f       	sbci	r31, 0xFF	; 255
    1062:	60 95       	com	r22
    1064:	80 81       	ld	r24, Z
    1066:	68 23       	and	r22, r24
    1068:	60 83       	st	Z, r22
    106a:	9f bf       	out	0x3f, r25	; 63
    106c:	08 95       	ret

0000106e <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    106e:	86 30       	cpi	r24, 0x06	; 6
    1070:	11 f0       	breq	.+4      	; 0x1076 <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    1072:	60 e0       	ldi	r22, 0x00	; 0
    1074:	01 c0       	rjmp	.+2      	; 0x1078 <sysclk_enable_usb+0xa>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    1076:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1078:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    107c:	81 fd       	sbrc	r24, 1
    107e:	26 c0       	rjmp	.+76     	; 0x10cc <sysclk_enable_usb+0x5e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1080:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1082:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1084:	e0 e5       	ldi	r30, 0x50	; 80
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	82 60       	ori	r24, 0x02	; 2
    108c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    108e:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1090:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1092:	81 ff       	sbrs	r24, 1
    1094:	fd cf       	rjmp	.-6      	; 0x1090 <sysclk_enable_usb+0x22>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1096:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    1098:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    109a:	a0 e5       	ldi	r26, 0x50	; 80
    109c:	b0 e0       	ldi	r27, 0x00	; 0
    109e:	16 96       	adiw	r26, 0x06	; 6
    10a0:	8c 91       	ld	r24, X
    10a2:	16 97       	sbiw	r26, 0x06	; 6
    10a4:	89 7f       	andi	r24, 0xF9	; 249
    10a6:	16 96       	adiw	r26, 0x06	; 6
    10a8:	8c 93       	st	X, r24
    10aa:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    10ac:	e0 e6       	ldi	r30, 0x60	; 96
    10ae:	f0 e0       	ldi	r31, 0x00	; 0
    10b0:	80 e8       	ldi	r24, 0x80	; 128
    10b2:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    10b4:	8b eb       	ldi	r24, 0xBB	; 187
    10b6:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    10b8:	16 96       	adiw	r26, 0x06	; 6
    10ba:	8c 91       	ld	r24, X
    10bc:	16 97       	sbiw	r26, 0x06	; 6
    10be:	84 60       	ori	r24, 0x04	; 4
    10c0:	16 96       	adiw	r26, 0x06	; 6
    10c2:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    10c4:	80 81       	ld	r24, Z
    10c6:	81 60       	ori	r24, 0x01	; 1
    10c8:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    10ca:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    10cc:	63 60       	ori	r22, 0x03	; 3
    10ce:	84 e4       	ldi	r24, 0x44	; 68
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	26 d5       	rcall	.+2636   	; 0x1b20 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    10d4:	60 e4       	ldi	r22, 0x40	; 64
    10d6:	80 e0       	ldi	r24, 0x00	; 0
    10d8:	be cf       	rjmp	.-132    	; 0x1056 <sysclk_enable_module>
    10da:	08 95       	ret

000010dc <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
    10dc:	80 91 b6 20 	lds	r24, 0x20B6	; 0x8020b6 <udi_vendor_alternate_setting>
    10e0:	08 95       	ret

000010e2 <udi_vendor_enable>:
 * \name Internal routines
 */
//@{
bool udi_vendor_enable(void)
{
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
    10e2:	40 d1       	rcall	.+640    	; 0x1364 <udc_get_interface_desc>
    10e4:	fc 01       	movw	r30, r24
    10e6:	83 81       	ldd	r24, Z+3	; 0x03
    10e8:	80 93 b6 20 	sts	0x20B6, r24	; 0x8020b6 <udi_vendor_alternate_setting>
	if (0 == udi_vendor_alternate_setting) {
    10ec:	81 11       	cpse	r24, r1
    10ee:	02 c0       	rjmp	.+4      	; 0x10f4 <udi_vendor_enable+0x12>
		// Call application callback
		// to notify that interface is enabled
		if (!UDI_VENDOR_ENABLE_EXT()) {
    10f0:	5f c9       	rjmp	.-3394   	; 0x3b0 <main_vendor_enable>
    10f2:	08 95       	ret
			return false;
		}
	}
	return true;
    10f4:	81 e0       	ldi	r24, 0x01	; 1
}
    10f6:	08 95       	ret

000010f8 <udi_vendor_disable>:


void udi_vendor_disable(void)
{
	if (1 == udi_vendor_alternate_setting) {
    10f8:	80 91 b6 20 	lds	r24, 0x20B6	; 0x8020b6 <udi_vendor_alternate_setting>
    10fc:	81 30       	cpi	r24, 0x01	; 1
    10fe:	09 f4       	brne	.+2      	; 0x1102 <udi_vendor_disable+0xa>
		UDI_VENDOR_DISABLE_EXT();
    1100:	71 c9       	rjmp	.-3358   	; 0x3e4 <main_vendor_disable>
    1102:	08 95       	ret

00001104 <udi_vendor_setup>:
}


bool udi_vendor_setup(void)
{
	if (Udd_setup_is_in()) {
    1104:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1108:	88 23       	and	r24, r24
    110a:	4c f4       	brge	.+18     	; 0x111e <udi_vendor_setup+0x1a>
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    110c:	80 76       	andi	r24, 0x60	; 96
    110e:	80 34       	cpi	r24, 0x40	; 64
    1110:	a9 f4       	brne	.+42     	; 0x113c <udi_vendor_setup+0x38>
				&& (udd_g_ctrlreq.req.bRequest == 0)) {
    1112:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1116:	81 11       	cpse	r24, r1
    1118:	13 c0       	rjmp	.+38     	; 0x1140 <udi_vendor_setup+0x3c>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
    111a:	69 c9       	rjmp	.-3374   	; 0x3ee <main_setup_in_received>
    111c:	08 95       	ret
		}
	}
	if (Udd_setup_is_out()) {
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    111e:	80 76       	andi	r24, 0x60	; 96
    1120:	80 34       	cpi	r24, 0x40	; 64
    1122:	81 f4       	brne	.+32     	; 0x1144 <udi_vendor_setup+0x40>
				&& (udd_g_ctrlreq.req.bRequest == 0)
    1124:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1128:	81 11       	cpse	r24, r1
    112a:	0e c0       	rjmp	.+28     	; 0x1148 <udi_vendor_setup+0x44>
				&& (0 != udd_g_ctrlreq.req.wLength)) {
    112c:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1130:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1134:	89 2b       	or	r24, r25
    1136:	51 f0       	breq	.+20     	; 0x114c <udi_vendor_setup+0x48>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
    1138:	58 c9       	rjmp	.-3408   	; 0x3ea <main_setup_out_received>
    113a:	08 95       	ret
		}
	}
	return false; // Not supported request
    113c:	80 e0       	ldi	r24, 0x00	; 0
    113e:	08 95       	ret
    1140:	80 e0       	ldi	r24, 0x00	; 0
    1142:	08 95       	ret
    1144:	80 e0       	ldi	r24, 0x00	; 0
    1146:	08 95       	ret
    1148:	80 e0       	ldi	r24, 0x00	; 0
    114a:	08 95       	ret
    114c:	80 e0       	ldi	r24, 0x00	; 0
}
    114e:	08 95       	ret

00001150 <udi_vendor_iso_in_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_iso_in_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
    1150:	0f 93       	push	r16
    1152:	1f 93       	push	r17
    1154:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN,
    1156:	8a 01       	movw	r16, r20
    1158:	ac 01       	movw	r20, r24
    115a:	60 e0       	ldi	r22, 0x00	; 0
    115c:	81 e8       	ldi	r24, 0x81	; 129
    115e:	0e 94 04 12 	call	0x2408	; 0x2408 <udd_ep_run>
			false,
			buf,
			buf_size,
			callback);
}
    1162:	1f 91       	pop	r17
    1164:	0f 91       	pop	r16
    1166:	08 95       	ret

00001168 <udi_vendor_iso_in_run2>:

bool udi_vendor_iso_in_run2(uint8_t * buf, iram_size_t buf_size,
udd_callback_trans_t callback)
{
    1168:	0f 93       	push	r16
    116a:	1f 93       	push	r17
    116c:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN + 1,
    116e:	8a 01       	movw	r16, r20
    1170:	ac 01       	movw	r20, r24
    1172:	60 e0       	ldi	r22, 0x00	; 0
    1174:	82 e8       	ldi	r24, 0x82	; 130
    1176:	0e 94 04 12 	call	0x2408	; 0x2408 <udd_ep_run>
	false,
	buf,
	buf_size,
	callback);
}
    117a:	1f 91       	pop	r17
    117c:	0f 91       	pop	r16
    117e:	08 95       	ret

00001180 <udi_vendor_iso_in_run3>:

bool udi_vendor_iso_in_run3(uint8_t * buf, iram_size_t buf_size,
udd_callback_trans_t callback)
{
    1180:	0f 93       	push	r16
    1182:	1f 93       	push	r17
    1184:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN + 2,
    1186:	8a 01       	movw	r16, r20
    1188:	ac 01       	movw	r20, r24
    118a:	60 e0       	ldi	r22, 0x00	; 0
    118c:	83 e8       	ldi	r24, 0x83	; 131
    118e:	0e 94 04 12 	call	0x2408	; 0x2408 <udd_ep_run>
	false,
	buf,
	buf_size,
	callback);
}
    1192:	1f 91       	pop	r17
    1194:	0f 91       	pop	r16
    1196:	08 95       	ret

00001198 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    1198:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <udc_ptr_conf>
    119c:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    11a0:	01 90       	ld	r0, Z+
    11a2:	f0 81       	ld	r31, Z
    11a4:	e0 2d       	mov	r30, r0
    11a6:	22 81       	ldd	r18, Z+2	; 0x02
    11a8:	33 81       	ldd	r19, Z+3	; 0x03
    11aa:	2e 0f       	add	r18, r30
    11ac:	3f 1f       	adc	r19, r31
    11ae:	fc 01       	movw	r30, r24
    11b0:	40 81       	ld	r20, Z
    11b2:	e4 0f       	add	r30, r20
    11b4:	f1 1d       	adc	r31, r1
    11b6:	e2 17       	cp	r30, r18
    11b8:	f3 07       	cpc	r31, r19
    11ba:	b8 f4       	brcc	.+46     	; 0x11ea <udc_next_desc_in_iface+0x52>
    11bc:	81 81       	ldd	r24, Z+1	; 0x01
    11be:	84 30       	cpi	r24, 0x04	; 4
    11c0:	b9 f0       	breq	.+46     	; 0x11f0 <udc_next_desc_in_iface+0x58>
    11c2:	86 13       	cpse	r24, r22
    11c4:	09 c0       	rjmp	.+18     	; 0x11d8 <udc_next_desc_in_iface+0x40>
    11c6:	05 c0       	rjmp	.+10     	; 0x11d2 <udc_next_desc_in_iface+0x3a>
    11c8:	81 81       	ldd	r24, Z+1	; 0x01
    11ca:	84 30       	cpi	r24, 0x04	; 4
    11cc:	a1 f0       	breq	.+40     	; 0x11f6 <udc_next_desc_in_iface+0x5e>
    11ce:	86 13       	cpse	r24, r22
    11d0:	03 c0       	rjmp	.+6      	; 0x11d8 <udc_next_desc_in_iface+0x40>
    11d2:	8e 2f       	mov	r24, r30
    11d4:	9f 2f       	mov	r25, r31
    11d6:	08 95       	ret
    11d8:	80 81       	ld	r24, Z
    11da:	e8 0f       	add	r30, r24
    11dc:	f1 1d       	adc	r31, r1
    11de:	e2 17       	cp	r30, r18
    11e0:	f3 07       	cpc	r31, r19
    11e2:	90 f3       	brcs	.-28     	; 0x11c8 <udc_next_desc_in_iface+0x30>
    11e4:	80 e0       	ldi	r24, 0x00	; 0
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	08 95       	ret
    11ea:	80 e0       	ldi	r24, 0x00	; 0
    11ec:	90 e0       	ldi	r25, 0x00	; 0
    11ee:	08 95       	ret
    11f0:	80 e0       	ldi	r24, 0x00	; 0
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	08 95       	ret
    11f6:	80 e0       	ldi	r24, 0x00	; 0
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	08 95       	ret

000011fc <udc_valid_address>:
    11fc:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1200:	8f 77       	andi	r24, 0x7F	; 127
    1202:	0c 94 32 11 	jmp	0x2264	; 0x2264 <udd_set_address>
    1206:	08 95       	ret

00001208 <udc_update_iface_desc>:
    1208:	90 91 be 20 	lds	r25, 0x20BE	; 0x8020be <udc_num_configuration>
    120c:	99 23       	and	r25, r25
    120e:	81 f1       	breq	.+96     	; 0x1270 <udc_update_iface_desc+0x68>
    1210:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1214:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1218:	01 90       	ld	r0, Z+
    121a:	f0 81       	ld	r31, Z
    121c:	e0 2d       	mov	r30, r0
    121e:	94 81       	ldd	r25, Z+4	; 0x04
    1220:	89 17       	cp	r24, r25
    1222:	40 f5       	brcc	.+80     	; 0x1274 <udc_update_iface_desc+0x6c>
    1224:	e0 93 b9 20 	sts	0x20B9, r30	; 0x8020b9 <udc_ptr_iface>
    1228:	f0 93 ba 20 	sts	0x20BA, r31	; 0x8020ba <udc_ptr_iface+0x1>
    122c:	22 81       	ldd	r18, Z+2	; 0x02
    122e:	33 81       	ldd	r19, Z+3	; 0x03
    1230:	2e 0f       	add	r18, r30
    1232:	3f 1f       	adc	r19, r31
    1234:	e2 17       	cp	r30, r18
    1236:	f3 07       	cpc	r31, r19
    1238:	f8 f4       	brcc	.+62     	; 0x1278 <udc_update_iface_desc+0x70>
    123a:	91 81       	ldd	r25, Z+1	; 0x01
    123c:	94 30       	cpi	r25, 0x04	; 4
    123e:	61 f4       	brne	.+24     	; 0x1258 <udc_update_iface_desc+0x50>
    1240:	92 81       	ldd	r25, Z+2	; 0x02
    1242:	98 13       	cpse	r25, r24
    1244:	09 c0       	rjmp	.+18     	; 0x1258 <udc_update_iface_desc+0x50>
    1246:	93 81       	ldd	r25, Z+3	; 0x03
    1248:	96 13       	cpse	r25, r22
    124a:	06 c0       	rjmp	.+12     	; 0x1258 <udc_update_iface_desc+0x50>
    124c:	e0 93 b9 20 	sts	0x20B9, r30	; 0x8020b9 <udc_ptr_iface>
    1250:	f0 93 ba 20 	sts	0x20BA, r31	; 0x8020ba <udc_ptr_iface+0x1>
    1254:	81 e0       	ldi	r24, 0x01	; 1
    1256:	08 95       	ret
    1258:	90 81       	ld	r25, Z
    125a:	e9 0f       	add	r30, r25
    125c:	f1 1d       	adc	r31, r1
    125e:	e2 17       	cp	r30, r18
    1260:	f3 07       	cpc	r31, r19
    1262:	58 f3       	brcs	.-42     	; 0x123a <udc_update_iface_desc+0x32>
    1264:	e0 93 b9 20 	sts	0x20B9, r30	; 0x8020b9 <udc_ptr_iface>
    1268:	f0 93 ba 20 	sts	0x20BA, r31	; 0x8020ba <udc_ptr_iface+0x1>
    126c:	80 e0       	ldi	r24, 0x00	; 0
    126e:	08 95       	ret
    1270:	80 e0       	ldi	r24, 0x00	; 0
    1272:	08 95       	ret
    1274:	80 e0       	ldi	r24, 0x00	; 0
    1276:	08 95       	ret
    1278:	80 e0       	ldi	r24, 0x00	; 0
    127a:	08 95       	ret

0000127c <udc_iface_disable>:
    127c:	ef 92       	push	r14
    127e:	ff 92       	push	r15
    1280:	1f 93       	push	r17
    1282:	cf 93       	push	r28
    1284:	df 93       	push	r29
    1286:	c8 2f       	mov	r28, r24
    1288:	60 e0       	ldi	r22, 0x00	; 0
    128a:	be df       	rcall	.-132    	; 0x1208 <udc_update_iface_desc>
    128c:	18 2f       	mov	r17, r24
    128e:	88 23       	and	r24, r24
    1290:	81 f1       	breq	.+96     	; 0x12f2 <udc_iface_disable+0x76>
    1292:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1296:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    129a:	ec 2f       	mov	r30, r28
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	ee 0f       	add	r30, r30
    12a0:	ff 1f       	adc	r31, r31
    12a2:	12 96       	adiw	r26, 0x02	; 2
    12a4:	8d 91       	ld	r24, X+
    12a6:	9c 91       	ld	r25, X
    12a8:	13 97       	sbiw	r26, 0x03	; 3
    12aa:	e8 0f       	add	r30, r24
    12ac:	f9 1f       	adc	r31, r25
    12ae:	e0 80       	ld	r14, Z
    12b0:	f1 80       	ldd	r15, Z+1	; 0x01
    12b2:	d7 01       	movw	r26, r14
    12b4:	16 96       	adiw	r26, 0x06	; 6
    12b6:	ed 91       	ld	r30, X+
    12b8:	fc 91       	ld	r31, X
    12ba:	17 97       	sbiw	r26, 0x07	; 7
    12bc:	09 95       	icall
    12be:	68 2f       	mov	r22, r24
    12c0:	8c 2f       	mov	r24, r28
    12c2:	a2 df       	rcall	.-188    	; 0x1208 <udc_update_iface_desc>
    12c4:	18 2f       	mov	r17, r24
    12c6:	88 23       	and	r24, r24
    12c8:	a1 f0       	breq	.+40     	; 0x12f2 <udc_iface_disable+0x76>
    12ca:	c0 91 b9 20 	lds	r28, 0x20B9	; 0x8020b9 <udc_ptr_iface>
    12ce:	d0 91 ba 20 	lds	r29, 0x20BA	; 0x8020ba <udc_ptr_iface+0x1>
    12d2:	65 e0       	ldi	r22, 0x05	; 5
    12d4:	ce 01       	movw	r24, r28
    12d6:	60 df       	rcall	.-320    	; 0x1198 <udc_next_desc_in_iface>
    12d8:	ec 01       	movw	r28, r24
    12da:	89 2b       	or	r24, r25
    12dc:	21 f0       	breq	.+8      	; 0x12e6 <udc_iface_disable+0x6a>
    12de:	8a 81       	ldd	r24, Y+2	; 0x02
    12e0:	0e 94 07 13 	call	0x260e	; 0x260e <udd_ep_free>
    12e4:	f6 cf       	rjmp	.-20     	; 0x12d2 <udc_iface_disable+0x56>
    12e6:	d7 01       	movw	r26, r14
    12e8:	12 96       	adiw	r26, 0x02	; 2
    12ea:	ed 91       	ld	r30, X+
    12ec:	fc 91       	ld	r31, X
    12ee:	13 97       	sbiw	r26, 0x03	; 3
    12f0:	09 95       	icall
    12f2:	81 2f       	mov	r24, r17
    12f4:	df 91       	pop	r29
    12f6:	cf 91       	pop	r28
    12f8:	1f 91       	pop	r17
    12fa:	ff 90       	pop	r15
    12fc:	ef 90       	pop	r14
    12fe:	08 95       	ret

00001300 <udc_iface_enable>:
    1300:	1f 93       	push	r17
    1302:	cf 93       	push	r28
    1304:	df 93       	push	r29
    1306:	18 2f       	mov	r17, r24
    1308:	7f df       	rcall	.-258    	; 0x1208 <udc_update_iface_desc>
    130a:	88 23       	and	r24, r24
    130c:	39 f1       	breq	.+78     	; 0x135c <udc_iface_enable+0x5c>
    130e:	c0 91 b9 20 	lds	r28, 0x20B9	; 0x8020b9 <udc_ptr_iface>
    1312:	d0 91 ba 20 	lds	r29, 0x20BA	; 0x8020ba <udc_ptr_iface+0x1>
    1316:	65 e0       	ldi	r22, 0x05	; 5
    1318:	ce 01       	movw	r24, r28
    131a:	3e df       	rcall	.-388    	; 0x1198 <udc_next_desc_in_iface>
    131c:	ec 01       	movw	r28, r24
    131e:	89 2b       	or	r24, r25
    1320:	41 f0       	breq	.+16     	; 0x1332 <udc_iface_enable+0x32>
    1322:	4c 81       	ldd	r20, Y+4	; 0x04
    1324:	5d 81       	ldd	r21, Y+5	; 0x05
    1326:	6b 81       	ldd	r22, Y+3	; 0x03
    1328:	8a 81       	ldd	r24, Y+2	; 0x02
    132a:	a9 d7       	rcall	.+3922   	; 0x227e <udd_ep_alloc>
    132c:	81 11       	cpse	r24, r1
    132e:	f3 cf       	rjmp	.-26     	; 0x1316 <udc_iface_enable+0x16>
    1330:	15 c0       	rjmp	.+42     	; 0x135c <udc_iface_enable+0x5c>
    1332:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1336:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    133a:	e1 2f       	mov	r30, r17
    133c:	f0 e0       	ldi	r31, 0x00	; 0
    133e:	ee 0f       	add	r30, r30
    1340:	ff 1f       	adc	r31, r31
    1342:	12 96       	adiw	r26, 0x02	; 2
    1344:	8d 91       	ld	r24, X+
    1346:	9c 91       	ld	r25, X
    1348:	13 97       	sbiw	r26, 0x03	; 3
    134a:	e8 0f       	add	r30, r24
    134c:	f9 1f       	adc	r31, r25
    134e:	01 90       	ld	r0, Z+
    1350:	f0 81       	ld	r31, Z
    1352:	e0 2d       	mov	r30, r0
    1354:	01 90       	ld	r0, Z+
    1356:	f0 81       	ld	r31, Z
    1358:	e0 2d       	mov	r30, r0
    135a:	09 95       	icall
    135c:	df 91       	pop	r29
    135e:	cf 91       	pop	r28
    1360:	1f 91       	pop	r17
    1362:	08 95       	ret

00001364 <udc_get_interface_desc>:
    1364:	80 91 b9 20 	lds	r24, 0x20B9	; 0x8020b9 <udc_ptr_iface>
    1368:	90 91 ba 20 	lds	r25, 0x20BA	; 0x8020ba <udc_ptr_iface+0x1>
    136c:	08 95       	ret

0000136e <udc_start>:
    136e:	f5 c6       	rjmp	.+3562   	; 0x215a <udd_enable>
    1370:	08 95       	ret

00001372 <udc_reset>:
    1372:	cf 93       	push	r28
    1374:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1378:	88 23       	and	r24, r24
    137a:	c1 f0       	breq	.+48     	; 0x13ac <udc_reset+0x3a>
    137c:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1380:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1384:	01 90       	ld	r0, Z+
    1386:	f0 81       	ld	r31, Z
    1388:	e0 2d       	mov	r30, r0
    138a:	84 81       	ldd	r24, Z+4	; 0x04
    138c:	88 23       	and	r24, r24
    138e:	71 f0       	breq	.+28     	; 0x13ac <udc_reset+0x3a>
    1390:	c0 e0       	ldi	r28, 0x00	; 0
    1392:	8c 2f       	mov	r24, r28
    1394:	73 df       	rcall	.-282    	; 0x127c <udc_iface_disable>
    1396:	cf 5f       	subi	r28, 0xFF	; 255
    1398:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <udc_ptr_conf>
    139c:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    13a0:	01 90       	ld	r0, Z+
    13a2:	f0 81       	ld	r31, Z
    13a4:	e0 2d       	mov	r30, r0
    13a6:	84 81       	ldd	r24, Z+4	; 0x04
    13a8:	c8 17       	cp	r28, r24
    13aa:	98 f3       	brcs	.-26     	; 0x1392 <udc_reset+0x20>
    13ac:	10 92 be 20 	sts	0x20BE, r1	; 0x8020be <udc_num_configuration>
    13b0:	10 92 c2 20 	sts	0x20C2, r1	; 0x8020c2 <udc_device_status>
    13b4:	10 92 c3 20 	sts	0x20C3, r1	; 0x8020c3 <udc_device_status+0x1>
    13b8:	cf 91       	pop	r28
    13ba:	08 95       	ret

000013bc <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    13bc:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    13be:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    13c2:	88 23       	and	r24, r24
    13c4:	49 f1       	breq	.+82     	; 0x1418 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    13c6:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    13ca:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    13ce:	ed 91       	ld	r30, X+
    13d0:	fc 91       	ld	r31, X
    13d2:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    13d4:	84 81       	ldd	r24, Z+4	; 0x04
    13d6:	88 23       	and	r24, r24
    13d8:	f9 f0       	breq	.+62     	; 0x1418 <udc_sof_notify+0x5c>
    13da:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    13dc:	ec 2f       	mov	r30, r28
    13de:	f0 e0       	ldi	r31, 0x00	; 0
    13e0:	ee 0f       	add	r30, r30
    13e2:	ff 1f       	adc	r31, r31
    13e4:	12 96       	adiw	r26, 0x02	; 2
    13e6:	8d 91       	ld	r24, X+
    13e8:	9c 91       	ld	r25, X
    13ea:	13 97       	sbiw	r26, 0x03	; 3
    13ec:	e8 0f       	add	r30, r24
    13ee:	f9 1f       	adc	r31, r25
    13f0:	01 90       	ld	r0, Z+
    13f2:	f0 81       	ld	r31, Z
    13f4:	e0 2d       	mov	r30, r0
    13f6:	00 84       	ldd	r0, Z+8	; 0x08
    13f8:	f1 85       	ldd	r31, Z+9	; 0x09
    13fa:	e0 2d       	mov	r30, r0
    13fc:	30 97       	sbiw	r30, 0x00	; 0
    13fe:	09 f0       	breq	.+2      	; 0x1402 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    1400:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    1402:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1404:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1408:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    140c:	ed 91       	ld	r30, X+
    140e:	fc 91       	ld	r31, X
    1410:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    1412:	84 81       	ldd	r24, Z+4	; 0x04
    1414:	c8 17       	cp	r28, r24
    1416:	10 f3       	brcs	.-60     	; 0x13dc <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    1418:	cf 91       	pop	r28
    141a:	08 95       	ret

0000141c <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    141c:	0f 93       	push	r16
    141e:	1f 93       	push	r17
    1420:	cf 93       	push	r28
    1422:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    1424:	ea e5       	ldi	r30, 0x5A	; 90
    1426:	f4 e2       	ldi	r31, 0x24	; 36
    1428:	12 86       	std	Z+10, r1	; 0x0a
    142a:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    142c:	14 86       	std	Z+12, r1	; 0x0c
    142e:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    1430:	16 86       	std	Z+14, r1	; 0x0e
    1432:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    1434:	80 81       	ld	r24, Z
    1436:	88 23       	and	r24, r24
    1438:	3c f4       	brge	.+14     	; 0x1448 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
    143a:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    143e:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1442:	23 2b       	or	r18, r19
    1444:	09 f4       	brne	.+2      	; 0x1448 <udc_process_setup+0x2c>
    1446:	60 c3       	rjmp	.+1728   	; 0x1b08 <udc_process_setup+0x6ec>
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
    1448:	80 76       	andi	r24, 0x60	; 96
    144a:	80 34       	cpi	r24, 0x40	; 64
    144c:	09 f0       	breq	.+2      	; 0x1450 <udc_process_setup+0x34>
    144e:	fe c0       	rjmp	.+508    	; 0x164c <udc_process_setup+0x230>
	}
	return false;
}

static bool udc_reqvend(void){
	switch (udd_g_ctrlreq.req.bRequest){
    1450:	e0 91 5b 24 	lds	r30, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1454:	8e 2f       	mov	r24, r30
    1456:	90 e0       	ldi	r25, 0x00	; 0
    1458:	fc 01       	movw	r30, r24
    145a:	e0 5a       	subi	r30, 0xA0	; 160
    145c:	f1 09       	sbc	r31, r1
    145e:	e8 30       	cpi	r30, 0x08	; 8
    1460:	f1 05       	cpc	r31, r1
    1462:	08 f0       	brcs	.+2      	; 0x1466 <udc_process_setup+0x4a>
    1464:	ea c0       	rjmp	.+468    	; 0x163a <udc_process_setup+0x21e>
    1466:	ea 5f       	subi	r30, 0xFA	; 250
    1468:	fe 4f       	sbci	r31, 0xFE	; 254
    146a:	0c 94 08 15 	jmp	0x2a10	; 0x2a10 <__tablejump2__>
		case 0xa0: //Break!  (Debug command)
			asm("nop");
    146e:	00 00       	nop
    1470:	4f c3       	rjmp	.+1694   	; 0x1b10 <udc_process_setup+0x6f4>
			return 1;
		case 0xa1: //Receive waveform for signal gen
			TC_DAC.CTRLA = 0x00;
    1472:	e0 e0       	ldi	r30, 0x00	; 0
    1474:	f8 e0       	ldi	r31, 0x08	; 8
    1476:	10 82       	st	Z, r1
			TC_DAC.PERBUF = udd_g_ctrlreq.req.wValue;
    1478:	ca e5       	ldi	r28, 0x5A	; 90
    147a:	d4 e2       	ldi	r29, 0x24	; 36
    147c:	8a 81       	ldd	r24, Y+2	; 0x02
    147e:	9b 81       	ldd	r25, Y+3	; 0x03
    1480:	86 ab       	std	Z+54, r24	; 0x36
    1482:	97 ab       	std	Z+55, r25	; 0x37
			TC_DAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    1484:	8c 81       	ldd	r24, Y+4	; 0x04
    1486:	8f 70       	andi	r24, 0x0F	; 15
    1488:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH1, udd_g_ctrlreq.req.wLength);
    148a:	6e 81       	ldd	r22, Y+6	; 0x06
    148c:	7f 81       	ldd	r23, Y+7	; 0x07
    148e:	8a e5       	ldi	r24, 0x5A	; 90
    1490:	92 e2       	ldi	r25, 0x22	; 34
    1492:	ee d6       	rcall	.+3548   	; 0x2270 <udd_set_setup_payload>
			if(dacBuf_len != udd_g_ctrlreq.req.wLength){
    1494:	8e 81       	ldd	r24, Y+6	; 0x06
    1496:	9f 81       	ldd	r25, Y+7	; 0x07
    1498:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <dacBuf_len>
    149c:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <dacBuf_len+0x1>
    14a0:	82 17       	cp	r24, r18
    14a2:	93 07       	cpc	r25, r19
    14a4:	09 f4       	brne	.+2      	; 0x14a8 <udc_process_setup+0x8c>
    14a6:	34 c3       	rjmp	.+1640   	; 0x1b10 <udc_process_setup+0x6f4>
				dacBuf_len = udd_g_ctrlreq.req.wLength;
    14a8:	80 93 04 20 	sts	0x2004, r24	; 0x802004 <dacBuf_len>
    14ac:	90 93 05 20 	sts	0x2005, r25	; 0x802005 <dacBuf_len+0x1>
				switch(global_mode){
    14b0:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
    14b4:	8e 2f       	mov	r24, r30
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	88 30       	cpi	r24, 0x08	; 8
    14ba:	91 05       	cpc	r25, r1
    14bc:	08 f0       	brcs	.+2      	; 0x14c0 <udc_process_setup+0xa4>
    14be:	bf c0       	rjmp	.+382    	; 0x163e <udc_process_setup+0x222>
    14c0:	fc 01       	movw	r30, r24
    14c2:	e2 5f       	subi	r30, 0xF2	; 242
    14c4:	fe 4f       	sbci	r31, 0xFE	; 254
    14c6:	0c 94 08 15 	jmp	0x2a10	; 0x2a10 <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    14ca:	41 d8       	rcall	.-3966   	; 0x54e <tiny_dma_set_mode_0>
    14cc:	21 c3       	rjmp	.+1602   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 1:
					tiny_dma_set_mode_1();
    14ce:	b7 d8       	rcall	.-3730   	; 0x63e <tiny_dma_set_mode_1>
    14d0:	1f c3       	rjmp	.+1598   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 2:
					tiny_dma_set_mode_2();
    14d2:	5a d9       	rcall	.-3404   	; 0x788 <tiny_dma_set_mode_2>
    14d4:	1d c3       	rjmp	.+1594   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 3:
					tiny_dma_set_mode_3();
    14d6:	fa d9       	rcall	.-3084   	; 0x8cc <tiny_dma_set_mode_3>
    14d8:	1b c3       	rjmp	.+1590   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 4:
					tiny_dma_set_mode_4();
    14da:	8e da       	rcall	.-2788   	; 0x9f8 <tiny_dma_set_mode_4>
    14dc:	19 c3       	rjmp	.+1586   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 5:
					tiny_dma_set_mode_5();
    14de:	2f db       	rcall	.-2466   	; 0xb3e <tiny_dma_set_mode_5>
    14e0:	17 c3       	rjmp	.+1582   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 6:
					tiny_dma_set_mode_6();
    14e2:	75 db       	rcall	.-2326   	; 0xbce <tiny_dma_set_mode_6>
    14e4:	15 c3       	rjmp	.+1578   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 7:
					tiny_dma_set_mode_7();
    14e6:	ea db       	rcall	.-2092   	; 0xcbc <tiny_dma_set_mode_7>
    14e8:	13 c3       	rjmp	.+1574   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
				}
			}
			return 1;
		case 0xa2: //CH2 waveform
			TC_AUXDAC.CTRLA = 0x00;
    14ea:	e0 e4       	ldi	r30, 0x40	; 64
    14ec:	f8 e0       	ldi	r31, 0x08	; 8
    14ee:	10 82       	st	Z, r1
			TC_AUXDAC.PERBUF = udd_g_ctrlreq.req.wValue;
    14f0:	ca e5       	ldi	r28, 0x5A	; 90
    14f2:	d4 e2       	ldi	r29, 0x24	; 36
    14f4:	8a 81       	ldd	r24, Y+2	; 0x02
    14f6:	9b 81       	ldd	r25, Y+3	; 0x03
    14f8:	86 ab       	std	Z+54, r24	; 0x36
    14fa:	97 ab       	std	Z+55, r25	; 0x37
			TC_AUXDAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    14fc:	8c 81       	ldd	r24, Y+4	; 0x04
    14fe:	8f 70       	andi	r24, 0x0F	; 15
    1500:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH2, udd_g_ctrlreq.req.wLength);
    1502:	6e 81       	ldd	r22, Y+6	; 0x06
    1504:	7f 81       	ldd	r23, Y+7	; 0x07
    1506:	8a e6       	ldi	r24, 0x6A	; 106
    1508:	94 e2       	ldi	r25, 0x24	; 36
    150a:	b2 d6       	rcall	.+3428   	; 0x2270 <udd_set_setup_payload>
			if(auxDacBufLen != udd_g_ctrlreq.req.wLength){
    150c:	8e 81       	ldd	r24, Y+6	; 0x06
    150e:	9f 81       	ldd	r25, Y+7	; 0x07
    1510:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
    1514:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
    1518:	82 17       	cp	r24, r18
    151a:	93 07       	cpc	r25, r19
    151c:	09 f4       	brne	.+2      	; 0x1520 <udc_process_setup+0x104>
    151e:	f8 c2       	rjmp	.+1520   	; 0x1b10 <udc_process_setup+0x6f4>
				auxDacBufLen = udd_g_ctrlreq.req.wLength;
    1520:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <auxDacBufLen>
    1524:	90 93 03 20 	sts	0x2003, r25	; 0x802003 <auxDacBufLen+0x1>
				switch(global_mode){
    1528:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
    152c:	8e 2f       	mov	r24, r30
    152e:	90 e0       	ldi	r25, 0x00	; 0
    1530:	88 30       	cpi	r24, 0x08	; 8
    1532:	91 05       	cpc	r25, r1
    1534:	08 f0       	brcs	.+2      	; 0x1538 <udc_process_setup+0x11c>
    1536:	85 c0       	rjmp	.+266    	; 0x1642 <udc_process_setup+0x226>
    1538:	fc 01       	movw	r30, r24
    153a:	ea 5e       	subi	r30, 0xEA	; 234
    153c:	fe 4f       	sbci	r31, 0xFE	; 254
    153e:	0c 94 08 15 	jmp	0x2a10	; 0x2a10 <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    1542:	05 d8       	rcall	.-4086   	; 0x54e <tiny_dma_set_mode_0>
    1544:	e5 c2       	rjmp	.+1482   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 1:
					tiny_dma_set_mode_1();
    1546:	7b d8       	rcall	.-3850   	; 0x63e <tiny_dma_set_mode_1>
    1548:	e3 c2       	rjmp	.+1478   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 2:
					tiny_dma_set_mode_2();
    154a:	1e d9       	rcall	.-3524   	; 0x788 <tiny_dma_set_mode_2>
    154c:	e1 c2       	rjmp	.+1474   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 3:
					tiny_dma_set_mode_3();
    154e:	be d9       	rcall	.-3204   	; 0x8cc <tiny_dma_set_mode_3>
    1550:	df c2       	rjmp	.+1470   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 4:
					tiny_dma_set_mode_4();
    1552:	52 da       	rcall	.-2908   	; 0x9f8 <tiny_dma_set_mode_4>
    1554:	dd c2       	rjmp	.+1466   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 5:
					tiny_dma_set_mode_5();
    1556:	f3 da       	rcall	.-2586   	; 0xb3e <tiny_dma_set_mode_5>
    1558:	db c2       	rjmp	.+1462   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 6:
					tiny_dma_set_mode_6();
    155a:	39 db       	rcall	.-2446   	; 0xbce <tiny_dma_set_mode_6>
    155c:	d9 c2       	rjmp	.+1458   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
					case 7:
					tiny_dma_set_mode_7();
    155e:	ae db       	rcall	.-2212   	; 0xcbc <tiny_dma_set_mode_7>
    1560:	d7 c2       	rjmp	.+1454   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
				}
			}
			return 1;
		case 0xa3: //PSU voltage control
			TC_PSU.CCA = 0;
    1562:	10 92 68 09 	sts	0x0968, r1	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1566:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
			PSU_target = udd_g_ctrlreq.req.wValue;
    156a:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    156e:	80 93 b2 20 	sts	0x20B2, r24	; 0x8020b2 <__data_end>
    1572:	ce c2       	rjmp	.+1436   	; 0x1b10 <udc_process_setup+0x6f4>
			return 1;
		case 0xa4: //Triple mode
			PORTB.OUT = udd_g_ctrlreq.req.wValue;
    1574:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1578:	80 93 24 06 	sts	0x0624, r24	; 0x800624 <__TEXT_REGION_LENGTH__+0x700624>
    157c:	c9 c2       	rjmp	.+1426   	; 0x1b10 <udc_process_setup+0x6f4>
			return 1;			
		case 0xa5: //Control Gain and Scope modes
			switch(udd_g_ctrlreq.req.wValue){
    157e:	e0 91 5c 24 	lds	r30, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1582:	f0 91 5d 24 	lds	r31, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1586:	e8 30       	cpi	r30, 0x08	; 8
    1588:	f1 05       	cpc	r31, r1
    158a:	08 f0       	brcs	.+2      	; 0x158e <udc_process_setup+0x172>
    158c:	5c c0       	rjmp	.+184    	; 0x1646 <udc_process_setup+0x22a>
    158e:	e2 5e       	subi	r30, 0xE2	; 226
    1590:	fe 4f       	sbci	r31, 0xFE	; 254
    1592:	0c 94 08 15 	jmp	0x2a10	; 0x2a10 <__tablejump2__>
				case 0:  //Mode 0
					tiny_adc_setup(0, 0);
    1596:	60 e0       	ldi	r22, 0x00	; 0
    1598:	80 e0       	ldi	r24, 0x00	; 0
    159a:	0e 94 2b 02 	call	0x456	; 0x456 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    159e:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    15a2:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <tiny_adc_ch0setup>
					tiny_dma_set_mode_0();
    15a6:	0e 94 a7 02 	call	0x54e	; 0x54e <tiny_dma_set_mode_0>
    15aa:	b2 c2       	rjmp	.+1380   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
				case 1:  //Mode 1
					tiny_adc_setup(0, 0);
    15ac:	60 e0       	ldi	r22, 0x00	; 0
    15ae:	80 e0       	ldi	r24, 0x00	; 0
    15b0:	0e 94 2b 02 	call	0x456	; 0x456 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    15b4:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    15b8:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <tiny_adc_ch0setup>
					tiny_dma_set_mode_1();
    15bc:	40 d8       	rcall	.-3968   	; 0x63e <tiny_dma_set_mode_1>
    15be:	a8 c2       	rjmp	.+1360   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
				case 2:  //Mode 2
					tiny_adc_setup(1, 1);
    15c0:	61 e0       	ldi	r22, 0x01	; 1
    15c2:	81 e0       	ldi	r24, 0x01	; 1
    15c4:	0e 94 2b 02 	call	0x456	; 0x456 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    15c8:	ca e5       	ldi	r28, 0x5A	; 90
    15ca:	d4 e2       	ldi	r29, 0x24	; 36
    15cc:	8c 81       	ldd	r24, Y+4	; 0x04
    15ce:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <tiny_adc_ch0setup>
					tiny_adc_ch1setup(udd_g_ctrlreq.req.wIndex>>8);
    15d2:	8d 81       	ldd	r24, Y+5	; 0x05
    15d4:	0e 94 0e 02 	call	0x41c	; 0x41c <tiny_adc_ch1setup>
					tiny_dma_set_mode_2();
    15d8:	d7 d8       	rcall	.-3666   	; 0x788 <tiny_dma_set_mode_2>
    15da:	9a c2       	rjmp	.+1332   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
				case 3:  //Mode 3
					tiny_dma_set_mode_3();
    15dc:	77 d9       	rcall	.-3346   	; 0x8cc <tiny_dma_set_mode_3>
    15de:	98 c2       	rjmp	.+1328   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
				case 4:  //Mode 4
					tiny_dma_set_mode_4();
    15e0:	0b da       	rcall	.-3050   	; 0x9f8 <tiny_dma_set_mode_4>
    15e2:	96 c2       	rjmp	.+1324   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
				case 5:  //Mode 5
					tiny_adc_setup(0, 0);
    15e4:	60 e0       	ldi	r22, 0x00	; 0
    15e6:	80 e0       	ldi	r24, 0x00	; 0
    15e8:	0e 94 2b 02 	call	0x456	; 0x456 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    15ec:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    15f0:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <tiny_adc_ch0setup>
					tiny_dma_set_mode_5();
    15f4:	a4 da       	rcall	.-2744   	; 0xb3e <tiny_dma_set_mode_5>
    15f6:	8c c2       	rjmp	.+1304   	; 0x1b10 <udc_process_setup+0x6f4>
					break;
				case 6:  //Mode 6
					tiny_adc_setup(0, 1);
    15f8:	61 e0       	ldi	r22, 0x01	; 1
    15fa:	80 e0       	ldi	r24, 0x00	; 0
    15fc:	0e 94 2b 02 	call	0x456	; 0x456 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1600:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1604:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <tiny_adc_ch0setup>
					tiny_dma_set_mode_6();
    1608:	e2 da       	rcall	.-2620   	; 0xbce <tiny_dma_set_mode_6>
    160a:	82 c2       	rjmp	.+1284   	; 0x1b10 <udc_process_setup+0x6f4>
					break;		
				case 7:  //Mode 7
					tiny_adc_setup(0, 2);
    160c:	62 e0       	ldi	r22, 0x02	; 2
    160e:	80 e0       	ldi	r24, 0x00	; 0
    1610:	0e 94 2b 02 	call	0x456	; 0x456 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
    1614:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1618:	80 68       	ori	r24, 0x80	; 128
    161a:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <tiny_adc_ch0setup>
					tiny_dma_set_mode_7();
    161e:	4e db       	rcall	.-2404   	; 0xcbc <tiny_dma_set_mode_7>
    1620:	77 c2       	rjmp	.+1262   	; 0x1b10 <udc_process_setup+0x6f4>
				default:
					return 0;
			}
			return 1;
		case 0xa6:  //Digital out???
			PORTE.OUT = udd_g_ctrlreq.req.wValue;
    1622:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1626:	80 93 84 06 	sts	0x0684, r24	; 0x800684 <__TEXT_REGION_LENGTH__+0x700684>
    162a:	72 c2       	rjmp	.+1252   	; 0x1b10 <udc_process_setup+0x6f4>
		case 0xa7:  //Soft Reset
		
		//Code here from SprinterSB
		//http://www.avrfreaks.net/comment/872674
		//I don't understand it, but it seems to do the job
			    __asm volatile ("cli"                 "\n\t"
    162c:	e9 e7       	ldi	r30, 0x79	; 121
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	91 e0       	ldi	r25, 0x01	; 1
    1632:	88 ed       	ldi	r24, 0xD8	; 216
    1634:	f8 94       	cli
    1636:	84 bf       	out	0x34, r24	; 52
    1638:	90 83       	st	Z, r25
			    [swrst] "r" ((uint8_t) RST_SWRST_bm),
			    [rst]   "e" (&RST.CTRL)
			    : "memory");
			    __builtin_unreachable();
		default:
			return 0;
    163a:	80 e0       	ldi	r24, 0x00	; 0
    163c:	05 c0       	rjmp	.+10     	; 0x1648 <udc_process_setup+0x22c>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    163e:	81 e0       	ldi	r24, 0x01	; 1
    1640:	03 c0       	rjmp	.+6      	; 0x1648 <udc_process_setup+0x22c>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    1642:	81 e0       	ldi	r24, 0x01	; 1
    1644:	01 c0       	rjmp	.+2      	; 0x1648 <udc_process_setup+0x22c>
					tiny_adc_setup(0, 2);
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
					tiny_dma_set_mode_7();
					break;
				default:
					return 0;
    1646:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
    1648:	81 11       	cpse	r24, r1
    164a:	65 c2       	rjmp	.+1226   	; 0x1b16 <udc_process_setup+0x6fa>
			return true;
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    164c:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1650:	98 2f       	mov	r25, r24
    1652:	90 76       	andi	r25, 0x60	; 96
    1654:	09 f0       	breq	.+2      	; 0x1658 <udc_process_setup+0x23c>
    1656:	e1 c1       	rjmp	.+962    	; 0x1a1a <udc_process_setup+0x5fe>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
    1658:	88 23       	and	r24, r24
    165a:	0c f0       	brlt	.+2      	; 0x165e <udc_process_setup+0x242>
    165c:	05 c1       	rjmp	.+522    	; 0x1868 <udc_process_setup+0x44c>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
    165e:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1662:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1666:	21 15       	cp	r18, r1
    1668:	31 05       	cpc	r19, r1
    166a:	09 f4       	brne	.+2      	; 0x166e <udc_process_setup+0x252>
    166c:	d6 c1       	rjmp	.+940    	; 0x1a1a <udc_process_setup+0x5fe>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    166e:	8f 71       	andi	r24, 0x1F	; 31
    1670:	09 f0       	breq	.+2      	; 0x1674 <udc_process_setup+0x258>
    1672:	a3 c0       	rjmp	.+326    	; 0x17ba <udc_process_setup+0x39e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1674:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1678:	96 30       	cpi	r25, 0x06	; 6
    167a:	79 f0       	breq	.+30     	; 0x169a <udc_process_setup+0x27e>
    167c:	98 30       	cpi	r25, 0x08	; 8
    167e:	09 f4       	brne	.+2      	; 0x1682 <udc_process_setup+0x266>
    1680:	92 c0       	rjmp	.+292    	; 0x17a6 <udc_process_setup+0x38a>
    1682:	91 11       	cpse	r25, r1
    1684:	9a c0       	rjmp	.+308    	; 0x17ba <udc_process_setup+0x39e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    1686:	22 30       	cpi	r18, 0x02	; 2
    1688:	31 05       	cpc	r19, r1
    168a:	09 f0       	breq	.+2      	; 0x168e <udc_process_setup+0x272>
    168c:	c6 c1       	rjmp	.+908    	; 0x1a1a <udc_process_setup+0x5fe>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    168e:	62 e0       	ldi	r22, 0x02	; 2
    1690:	70 e0       	ldi	r23, 0x00	; 0
    1692:	82 ec       	ldi	r24, 0xC2	; 194
    1694:	90 e2       	ldi	r25, 0x20	; 32
    1696:	ec d5       	rcall	.+3032   	; 0x2270 <udd_set_setup_payload>
    1698:	3d c2       	rjmp	.+1146   	; 0x1b14 <udc_process_setup+0x6f8>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    169a:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    169e:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    16a2:	29 2f       	mov	r18, r25
    16a4:	33 27       	eor	r19, r19
    16a6:	22 30       	cpi	r18, 0x02	; 2
    16a8:	31 05       	cpc	r19, r1
    16aa:	a9 f0       	breq	.+42     	; 0x16d6 <udc_process_setup+0x2ba>
    16ac:	24 f4       	brge	.+8      	; 0x16b6 <udc_process_setup+0x29a>
    16ae:	21 30       	cpi	r18, 0x01	; 1
    16b0:	31 05       	cpc	r19, r1
    16b2:	41 f0       	breq	.+16     	; 0x16c4 <udc_process_setup+0x2a8>
    16b4:	a9 c1       	rjmp	.+850    	; 0x1a08 <udc_process_setup+0x5ec>
    16b6:	23 30       	cpi	r18, 0x03	; 3
    16b8:	31 05       	cpc	r19, r1
    16ba:	d9 f1       	breq	.+118    	; 0x1732 <udc_process_setup+0x316>
    16bc:	2f 30       	cpi	r18, 0x0F	; 15
    16be:	31 05       	cpc	r19, r1
    16c0:	51 f1       	breq	.+84     	; 0x1716 <udc_process_setup+0x2fa>
    16c2:	a2 c1       	rjmp	.+836    	; 0x1a08 <udc_process_setup+0x5ec>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    16c4:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <udc_config>
    16c8:	90 91 11 20 	lds	r25, 0x2011	; 0x802011 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    16cc:	dc 01       	movw	r26, r24
    16ce:	6c 91       	ld	r22, X
    16d0:	70 e0       	ldi	r23, 0x00	; 0
    16d2:	ce d5       	rcall	.+2972   	; 0x2270 <udd_set_setup_payload>
    16d4:	59 c0       	rjmp	.+178    	; 0x1788 <udc_process_setup+0x36c>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    16d6:	e0 91 10 20 	lds	r30, 0x2010	; 0x802010 <udc_config>
    16da:	f0 91 11 20 	lds	r31, 0x2011	; 0x802011 <udc_config+0x1>
    16de:	21 89       	ldd	r18, Z+17	; 0x11
    16e0:	82 17       	cp	r24, r18
    16e2:	08 f0       	brcs	.+2      	; 0x16e6 <udc_process_setup+0x2ca>
    16e4:	9a c1       	rjmp	.+820    	; 0x1a1a <udc_process_setup+0x5fe>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    16e6:	99 27       	eor	r25, r25
    16e8:	88 0f       	add	r24, r24
    16ea:	99 1f       	adc	r25, r25
    16ec:	88 0f       	add	r24, r24
    16ee:	99 1f       	adc	r25, r25
    16f0:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <udc_config+0x2>
    16f4:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <udc_config+0x3>
    16f8:	e8 0f       	add	r30, r24
    16fa:	f9 1f       	adc	r31, r25
    16fc:	80 81       	ld	r24, Z
    16fe:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1700:	fc 01       	movw	r30, r24
    1702:	62 81       	ldd	r22, Z+2	; 0x02
    1704:	73 81       	ldd	r23, Z+3	; 0x03
    1706:	b4 d5       	rcall	.+2920   	; 0x2270 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    1708:	e0 91 62 24 	lds	r30, 0x2462	; 0x802462 <udd_g_ctrlreq+0x8>
    170c:	f0 91 63 24 	lds	r31, 0x2463	; 0x802463 <udd_g_ctrlreq+0x9>
    1710:	82 e0       	ldi	r24, 0x02	; 2
    1712:	81 83       	std	Z+1, r24	; 0x01
    1714:	39 c0       	rjmp	.+114    	; 0x1788 <udc_process_setup+0x36c>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    1716:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <udc_config+0x4>
    171a:	90 91 15 20 	lds	r25, 0x2015	; 0x802015 <udc_config+0x5>
    171e:	00 97       	sbiw	r24, 0x00	; 0
    1720:	09 f4       	brne	.+2      	; 0x1724 <udc_process_setup+0x308>
    1722:	7b c1       	rjmp	.+758    	; 0x1a1a <udc_process_setup+0x5fe>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    1724:	dc 01       	movw	r26, r24
    1726:	12 96       	adiw	r26, 0x02	; 2
    1728:	6d 91       	ld	r22, X+
    172a:	7c 91       	ld	r23, X
    172c:	13 97       	sbiw	r26, 0x03	; 3
    172e:	a0 d5       	rcall	.+2880   	; 0x2270 <udd_set_setup_payload>
    1730:	2b c0       	rjmp	.+86     	; 0x1788 <udc_process_setup+0x36c>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1732:	99 27       	eor	r25, r25
    1734:	81 30       	cpi	r24, 0x01	; 1
    1736:	91 05       	cpc	r25, r1
    1738:	71 f0       	breq	.+28     	; 0x1756 <udc_process_setup+0x33a>
    173a:	38 f0       	brcs	.+14     	; 0x174a <udc_process_setup+0x32e>
    173c:	02 97       	sbiw	r24, 0x02	; 2
    173e:	09 f0       	breq	.+2      	; 0x1742 <udc_process_setup+0x326>
    1740:	6c c1       	rjmp	.+728    	; 0x1a1a <udc_process_setup+0x5fe>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    1742:	8a e8       	ldi	r24, 0x8A	; 138
    1744:	90 e2       	ldi	r25, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1746:	28 e1       	ldi	r18, 0x18	; 24
    1748:	09 c0       	rjmp	.+18     	; 0x175c <udc_process_setup+0x340>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    174a:	64 e0       	ldi	r22, 0x04	; 4
    174c:	70 e0       	ldi	r23, 0x00	; 0
    174e:	8e ea       	ldi	r24, 0xAE	; 174
    1750:	90 e2       	ldi	r25, 0x20	; 32
    1752:	8e d5       	rcall	.+2844   	; 0x2270 <udd_set_setup_payload>
    1754:	19 c0       	rjmp	.+50     	; 0x1788 <udc_process_setup+0x36c>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    1756:	83 ea       	ldi	r24, 0xA3	; 163
    1758:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    175a:	29 e0       	ldi	r18, 0x09	; 9
    175c:	38 2f       	mov	r19, r24
    175e:	aa e5       	ldi	r26, 0x5A	; 90
    1760:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1762:	e8 2f       	mov	r30, r24
    1764:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    1766:	81 91       	ld	r24, Z+
    1768:	90 e0       	ldi	r25, 0x00	; 0
    176a:	8d 93       	st	X+, r24
    176c:	9d 93       	st	X+, r25
    176e:	8e 2f       	mov	r24, r30
    1770:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1772:	82 17       	cp	r24, r18
    1774:	c0 f3       	brcs	.-16     	; 0x1766 <udc_process_setup+0x34a>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    1776:	62 2f       	mov	r22, r18
    1778:	66 0f       	add	r22, r22
    177a:	6e 5f       	subi	r22, 0xFE	; 254
    177c:	60 93 58 20 	sts	0x2058, r22	; 0x802058 <udc_string_desc>
		udd_set_setup_payload(
    1780:	70 e0       	ldi	r23, 0x00	; 0
    1782:	88 e5       	ldi	r24, 0x58	; 88
    1784:	90 e2       	ldi	r25, 0x20	; 32
    1786:	74 d5       	rcall	.+2792   	; 0x2270 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    1788:	ea e5       	ldi	r30, 0x5A	; 90
    178a:	f4 e2       	ldi	r31, 0x24	; 36
    178c:	86 81       	ldd	r24, Z+6	; 0x06
    178e:	97 81       	ldd	r25, Z+7	; 0x07
    1790:	22 85       	ldd	r18, Z+10	; 0x0a
    1792:	33 85       	ldd	r19, Z+11	; 0x0b
    1794:	82 17       	cp	r24, r18
    1796:	93 07       	cpc	r25, r19
    1798:	08 f0       	brcs	.+2      	; 0x179c <udc_process_setup+0x380>
    179a:	bc c1       	rjmp	.+888    	; 0x1b14 <udc_process_setup+0x6f8>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    179c:	80 93 64 24 	sts	0x2464, r24	; 0x802464 <udd_g_ctrlreq+0xa>
    17a0:	90 93 65 24 	sts	0x2465, r25	; 0x802465 <udd_g_ctrlreq+0xb>
    17a4:	b7 c1       	rjmp	.+878    	; 0x1b14 <udc_process_setup+0x6f8>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    17a6:	21 30       	cpi	r18, 0x01	; 1
    17a8:	31 05       	cpc	r19, r1
    17aa:	09 f0       	breq	.+2      	; 0x17ae <udc_process_setup+0x392>
    17ac:	36 c1       	rjmp	.+620    	; 0x1a1a <udc_process_setup+0x5fe>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    17ae:	61 e0       	ldi	r22, 0x01	; 1
    17b0:	70 e0       	ldi	r23, 0x00	; 0
    17b2:	8e eb       	ldi	r24, 0xBE	; 190
    17b4:	90 e2       	ldi	r25, 0x20	; 32
    17b6:	5c d5       	rcall	.+2744   	; 0x2270 <udd_set_setup_payload>
    17b8:	ad c1       	rjmp	.+858    	; 0x1b14 <udc_process_setup+0x6f8>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    17ba:	81 30       	cpi	r24, 0x01	; 1
    17bc:	e1 f5       	brne	.+120    	; 0x1836 <udc_process_setup+0x41a>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    17be:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    17c2:	9a 30       	cpi	r25, 0x0A	; 10
    17c4:	c1 f5       	brne	.+112    	; 0x1836 <udc_process_setup+0x41a>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    17c6:	21 30       	cpi	r18, 0x01	; 1
    17c8:	31 05       	cpc	r19, r1
    17ca:	09 f0       	breq	.+2      	; 0x17ce <udc_process_setup+0x3b2>
    17cc:	26 c1       	rjmp	.+588    	; 0x1a1a <udc_process_setup+0x5fe>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    17ce:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    17d2:	88 23       	and	r24, r24
    17d4:	09 f4       	brne	.+2      	; 0x17d8 <udc_process_setup+0x3bc>
    17d6:	21 c1       	rjmp	.+578    	; 0x1a1a <udc_process_setup+0x5fe>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    17d8:	c0 91 5e 24 	lds	r28, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    17dc:	d0 91 5f 24 	lds	r29, 0x245F	; 0x80245f <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    17e0:	00 91 bb 20 	lds	r16, 0x20BB	; 0x8020bb <udc_ptr_conf>
    17e4:	10 91 bc 20 	lds	r17, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    17e8:	d8 01       	movw	r26, r16
    17ea:	ed 91       	ld	r30, X+
    17ec:	fc 91       	ld	r31, X
    17ee:	84 81       	ldd	r24, Z+4	; 0x04
    17f0:	c8 17       	cp	r28, r24
    17f2:	08 f0       	brcs	.+2      	; 0x17f6 <udc_process_setup+0x3da>
    17f4:	12 c1       	rjmp	.+548    	; 0x1a1a <udc_process_setup+0x5fe>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    17f6:	60 e0       	ldi	r22, 0x00	; 0
    17f8:	8c 2f       	mov	r24, r28
    17fa:	06 dd       	rcall	.-1524   	; 0x1208 <udc_update_iface_desc>
    17fc:	88 23       	and	r24, r24
    17fe:	09 f4       	brne	.+2      	; 0x1802 <udc_process_setup+0x3e6>
    1800:	0c c1       	rjmp	.+536    	; 0x1a1a <udc_process_setup+0x5fe>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1802:	ce 01       	movw	r24, r28
    1804:	99 27       	eor	r25, r25
    1806:	88 0f       	add	r24, r24
    1808:	99 1f       	adc	r25, r25
    180a:	d8 01       	movw	r26, r16
    180c:	12 96       	adiw	r26, 0x02	; 2
    180e:	ed 91       	ld	r30, X+
    1810:	fc 91       	ld	r31, X
    1812:	13 97       	sbiw	r26, 0x03	; 3
    1814:	e8 0f       	add	r30, r24
    1816:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1818:	01 90       	ld	r0, Z+
    181a:	f0 81       	ld	r31, Z
    181c:	e0 2d       	mov	r30, r0
    181e:	86 81       	ldd	r24, Z+6	; 0x06
    1820:	97 81       	ldd	r25, Z+7	; 0x07
    1822:	fc 01       	movw	r30, r24
    1824:	09 95       	icall
    1826:	80 93 c0 20 	sts	0x20C0, r24	; 0x8020c0 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    182a:	61 e0       	ldi	r22, 0x01	; 1
    182c:	70 e0       	ldi	r23, 0x00	; 0
    182e:	80 ec       	ldi	r24, 0xC0	; 192
    1830:	90 e2       	ldi	r25, 0x20	; 32
    1832:	1e d5       	rcall	.+2620   	; 0x2270 <udd_set_setup_payload>
    1834:	6f c1       	rjmp	.+734    	; 0x1b14 <udc_process_setup+0x6f8>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1836:	82 30       	cpi	r24, 0x02	; 2
    1838:	09 f0       	breq	.+2      	; 0x183c <udc_process_setup+0x420>
    183a:	ef c0       	rjmp	.+478    	; 0x1a1a <udc_process_setup+0x5fe>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    183c:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1840:	81 11       	cpse	r24, r1
    1842:	e4 c0       	rjmp	.+456    	; 0x1a0c <udc_process_setup+0x5f0>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1844:	22 30       	cpi	r18, 0x02	; 2
    1846:	31 05       	cpc	r19, r1
    1848:	09 f0       	breq	.+2      	; 0x184c <udc_process_setup+0x430>
    184a:	e7 c0       	rjmp	.+462    	; 0x1a1a <udc_process_setup+0x5fe>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    184c:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1850:	8b d5       	rcall	.+2838   	; 0x2368 <udd_ep_is_halted>
    1852:	90 e0       	ldi	r25, 0x00	; 0
    1854:	80 93 b7 20 	sts	0x20B7, r24	; 0x8020b7 <udc_ep_status.5521>
    1858:	90 93 b8 20 	sts	0x20B8, r25	; 0x8020b8 <udc_ep_status.5521+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    185c:	62 e0       	ldi	r22, 0x02	; 2
    185e:	70 e0       	ldi	r23, 0x00	; 0
    1860:	87 eb       	ldi	r24, 0xB7	; 183
    1862:	90 e2       	ldi	r25, 0x20	; 32
    1864:	05 d5       	rcall	.+2570   	; 0x2270 <udd_set_setup_payload>
    1866:	56 c1       	rjmp	.+684    	; 0x1b14 <udc_process_setup+0x6f8>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1868:	8f 71       	andi	r24, 0x1F	; 31
    186a:	09 f0       	breq	.+2      	; 0x186e <udc_process_setup+0x452>
    186c:	83 c0       	rjmp	.+262    	; 0x1974 <udc_process_setup+0x558>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    186e:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1872:	93 30       	cpi	r25, 0x03	; 3
    1874:	09 f4       	brne	.+2      	; 0x1878 <udc_process_setup+0x45c>
    1876:	cc c0       	rjmp	.+408    	; 0x1a10 <udc_process_setup+0x5f4>
    1878:	18 f4       	brcc	.+6      	; 0x1880 <udc_process_setup+0x464>
    187a:	91 30       	cpi	r25, 0x01	; 1
    187c:	a1 f0       	breq	.+40     	; 0x18a6 <udc_process_setup+0x48a>
    187e:	7a c0       	rjmp	.+244    	; 0x1974 <udc_process_setup+0x558>
    1880:	95 30       	cpi	r25, 0x05	; 5
    1882:	19 f0       	breq	.+6      	; 0x188a <udc_process_setup+0x46e>
    1884:	99 30       	cpi	r25, 0x09	; 9
    1886:	39 f1       	breq	.+78     	; 0x18d6 <udc_process_setup+0x4ba>
    1888:	75 c0       	rjmp	.+234    	; 0x1974 <udc_process_setup+0x558>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    188a:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    188e:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1892:	89 2b       	or	r24, r25
    1894:	09 f0       	breq	.+2      	; 0x1898 <udc_process_setup+0x47c>
    1896:	c1 c0       	rjmp	.+386    	; 0x1a1a <udc_process_setup+0x5fe>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1898:	8e ef       	ldi	r24, 0xFE	; 254
    189a:	98 e0       	ldi	r25, 0x08	; 8
    189c:	80 93 66 24 	sts	0x2466, r24	; 0x802466 <udd_g_ctrlreq+0xc>
    18a0:	90 93 67 24 	sts	0x2467, r25	; 0x802467 <udd_g_ctrlreq+0xd>
    18a4:	37 c1       	rjmp	.+622    	; 0x1b14 <udc_process_setup+0x6f8>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    18a6:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    18aa:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    18ae:	89 2b       	or	r24, r25
    18b0:	09 f0       	breq	.+2      	; 0x18b4 <udc_process_setup+0x498>
    18b2:	b3 c0       	rjmp	.+358    	; 0x1a1a <udc_process_setup+0x5fe>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    18b4:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    18b8:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    18bc:	01 97       	sbiw	r24, 0x01	; 1
    18be:	09 f0       	breq	.+2      	; 0x18c2 <udc_process_setup+0x4a6>
    18c0:	ac c0       	rjmp	.+344    	; 0x1a1a <udc_process_setup+0x5fe>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    18c2:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_device_status>
    18c6:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_device_status+0x1>
    18ca:	8d 7f       	andi	r24, 0xFD	; 253
    18cc:	80 93 c2 20 	sts	0x20C2, r24	; 0x8020c2 <udc_device_status>
    18d0:	90 93 c3 20 	sts	0x20C3, r25	; 0x8020c3 <udc_device_status+0x1>
    18d4:	1f c1       	rjmp	.+574    	; 0x1b14 <udc_process_setup+0x6f8>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    18d6:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    18da:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    18de:	89 2b       	or	r24, r25
    18e0:	09 f0       	breq	.+2      	; 0x18e4 <udc_process_setup+0x4c8>
    18e2:	9b c0       	rjmp	.+310    	; 0x1a1a <udc_process_setup+0x5fe>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    18e4:	c2 d4       	rcall	.+2436   	; 0x226a <udd_getaddress>
    18e6:	88 23       	and	r24, r24
    18e8:	09 f4       	brne	.+2      	; 0x18ec <udc_process_setup+0x4d0>
    18ea:	97 c0       	rjmp	.+302    	; 0x1a1a <udc_process_setup+0x5fe>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    18ec:	20 91 5c 24 	lds	r18, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    18f0:	30 91 5d 24 	lds	r19, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    18f4:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    18f6:	e0 91 10 20 	lds	r30, 0x2010	; 0x802010 <udc_config>
    18fa:	f0 91 11 20 	lds	r31, 0x2011	; 0x802011 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    18fe:	81 89       	ldd	r24, Z+17	; 0x11
    1900:	90 e0       	ldi	r25, 0x00	; 0
    1902:	82 17       	cp	r24, r18
    1904:	93 07       	cpc	r25, r19
    1906:	08 f4       	brcc	.+2      	; 0x190a <udc_process_setup+0x4ee>
    1908:	88 c0       	rjmp	.+272    	; 0x1a1a <udc_process_setup+0x5fe>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    190a:	33 dd       	rcall	.-1434   	; 0x1372 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    190c:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1910:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1914:	80 93 be 20 	sts	0x20BE, r24	; 0x8020be <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1918:	88 23       	and	r24, r24
    191a:	09 f4       	brne	.+2      	; 0x191e <udc_process_setup+0x502>
    191c:	fb c0       	rjmp	.+502    	; 0x1b14 <udc_process_setup+0x6f8>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    191e:	99 27       	eor	r25, r25
    1920:	81 50       	subi	r24, 0x01	; 1
    1922:	90 4c       	sbci	r25, 0xC0	; 192
    1924:	88 0f       	add	r24, r24
    1926:	99 1f       	adc	r25, r25
    1928:	88 0f       	add	r24, r24
    192a:	99 1f       	adc	r25, r25
    192c:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <udc_config+0x2>
    1930:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <udc_config+0x3>
    1934:	e8 0f       	add	r30, r24
    1936:	f9 1f       	adc	r31, r25
    1938:	e0 93 bb 20 	sts	0x20BB, r30	; 0x8020bb <udc_ptr_conf>
    193c:	f0 93 bc 20 	sts	0x20BC, r31	; 0x8020bc <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1940:	01 90       	ld	r0, Z+
    1942:	f0 81       	ld	r31, Z
    1944:	e0 2d       	mov	r30, r0
    1946:	84 81       	ldd	r24, Z+4	; 0x04
    1948:	88 23       	and	r24, r24
    194a:	09 f4       	brne	.+2      	; 0x194e <udc_process_setup+0x532>
    194c:	e3 c0       	rjmp	.+454    	; 0x1b14 <udc_process_setup+0x6f8>
    194e:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1950:	60 e0       	ldi	r22, 0x00	; 0
    1952:	8c 2f       	mov	r24, r28
    1954:	d5 dc       	rcall	.-1622   	; 0x1300 <udc_iface_enable>
    1956:	88 23       	and	r24, r24
    1958:	09 f4       	brne	.+2      	; 0x195c <udc_process_setup+0x540>
    195a:	5f c0       	rjmp	.+190    	; 0x1a1a <udc_process_setup+0x5fe>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    195c:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    195e:	e0 91 bb 20 	lds	r30, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1962:	f0 91 bc 20 	lds	r31, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1966:	01 90       	ld	r0, Z+
    1968:	f0 81       	ld	r31, Z
    196a:	e0 2d       	mov	r30, r0
    196c:	84 81       	ldd	r24, Z+4	; 0x04
    196e:	c8 17       	cp	r28, r24
    1970:	78 f3       	brcs	.-34     	; 0x1950 <udc_process_setup+0x534>
    1972:	d0 c0       	rjmp	.+416    	; 0x1b14 <udc_process_setup+0x6f8>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1974:	81 30       	cpi	r24, 0x01	; 1
    1976:	e1 f4       	brne	.+56     	; 0x19b0 <udc_process_setup+0x594>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1978:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    197c:	9b 30       	cpi	r25, 0x0B	; 11
    197e:	c1 f4       	brne	.+48     	; 0x19b0 <udc_process_setup+0x594>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1980:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1984:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1988:	89 2b       	or	r24, r25
    198a:	09 f0       	breq	.+2      	; 0x198e <udc_process_setup+0x572>
    198c:	46 c0       	rjmp	.+140    	; 0x1a1a <udc_process_setup+0x5fe>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    198e:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1992:	88 23       	and	r24, r24
    1994:	09 f4       	brne	.+2      	; 0x1998 <udc_process_setup+0x57c>
    1996:	41 c0       	rjmp	.+130    	; 0x1a1a <udc_process_setup+0x5fe>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1998:	ea e5       	ldi	r30, 0x5A	; 90
    199a:	f4 e2       	ldi	r31, 0x24	; 36
    199c:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    199e:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    19a0:	8c 2f       	mov	r24, r28
    19a2:	6c dc       	rcall	.-1832   	; 0x127c <udc_iface_disable>
    19a4:	88 23       	and	r24, r24
    19a6:	c9 f1       	breq	.+114    	; 0x1a1a <udc_process_setup+0x5fe>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    19a8:	6d 2f       	mov	r22, r29
    19aa:	8c 2f       	mov	r24, r28
    19ac:	a9 dc       	rcall	.-1710   	; 0x1300 <udc_iface_enable>
    19ae:	33 c0       	rjmp	.+102    	; 0x1a16 <udc_process_setup+0x5fa>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    19b0:	82 30       	cpi	r24, 0x02	; 2
    19b2:	99 f5       	brne	.+102    	; 0x1a1a <udc_process_setup+0x5fe>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    19b4:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    19b8:	81 30       	cpi	r24, 0x01	; 1
    19ba:	19 f0       	breq	.+6      	; 0x19c2 <udc_process_setup+0x5a6>
    19bc:	83 30       	cpi	r24, 0x03	; 3
    19be:	89 f0       	breq	.+34     	; 0x19e2 <udc_process_setup+0x5c6>
    19c0:	29 c0       	rjmp	.+82     	; 0x1a14 <udc_process_setup+0x5f8>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    19c2:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    19c6:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    19ca:	89 2b       	or	r24, r25
    19cc:	31 f5       	brne	.+76     	; 0x1a1a <udc_process_setup+0x5fe>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    19ce:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    19d2:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    19d6:	89 2b       	or	r24, r25
    19d8:	01 f5       	brne	.+64     	; 0x1a1a <udc_process_setup+0x5fe>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    19da:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    19de:	df d4       	rcall	.+2494   	; 0x239e <udd_ep_clear_halt>
    19e0:	1a c0       	rjmp	.+52     	; 0x1a16 <udc_process_setup+0x5fa>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    19e2:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    19e6:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    19ea:	89 2b       	or	r24, r25
    19ec:	b1 f4       	brne	.+44     	; 0x1a1a <udc_process_setup+0x5fe>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    19ee:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    19f2:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    19f6:	89 2b       	or	r24, r25
    19f8:	81 f4       	brne	.+32     	; 0x1a1a <udc_process_setup+0x5fe>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    19fa:	ca e5       	ldi	r28, 0x5A	; 90
    19fc:	d4 e2       	ldi	r29, 0x24	; 36
    19fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1a00:	bd d5       	rcall	.+2938   	; 0x257c <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1a02:	8c 81       	ldd	r24, Y+4	; 0x04
    1a04:	20 d6       	rcall	.+3136   	; 0x2646 <udd_ep_set_halt>
    1a06:	07 c0       	rjmp	.+14     	; 0x1a16 <udc_process_setup+0x5fa>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1a08:	80 e0       	ldi	r24, 0x00	; 0
    1a0a:	05 c0       	rjmp	.+10     	; 0x1a16 <udc_process_setup+0x5fa>
				break;
			}
		}
#endif
	}
	return false;
    1a0c:	80 e0       	ldi	r24, 0x00	; 0
    1a0e:	03 c0       	rjmp	.+6      	; 0x1a16 <udc_process_setup+0x5fa>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    1a10:	80 e0       	ldi	r24, 0x00	; 0
    1a12:	01 c0       	rjmp	.+2      	; 0x1a16 <udc_process_setup+0x5fa>
				break;
			}
		}
#endif
	}
	return false;
    1a14:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1a16:	81 11       	cpse	r24, r1
    1a18:	7e c0       	rjmp	.+252    	; 0x1b16 <udc_process_setup+0x6fa>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1a1a:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1a1e:	8f 71       	andi	r24, 0x1F	; 31
    1a20:	81 30       	cpi	r24, 0x01	; 1
    1a22:	71 f5       	brne	.+92     	; 0x1a80 <udc_process_setup+0x664>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1a24:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1a28:	88 23       	and	r24, r24
    1a2a:	51 f1       	breq	.+84     	; 0x1a80 <udc_process_setup+0x664>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1a2c:	00 91 5e 24 	lds	r16, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1a30:	10 91 5f 24 	lds	r17, 0x245F	; 0x80245f <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1a34:	c0 91 bb 20 	lds	r28, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1a38:	d0 91 bc 20 	lds	r29, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1a3c:	e8 81       	ld	r30, Y
    1a3e:	f9 81       	ldd	r31, Y+1	; 0x01
    1a40:	84 81       	ldd	r24, Z+4	; 0x04
    1a42:	08 17       	cp	r16, r24
    1a44:	e8 f4       	brcc	.+58     	; 0x1a80 <udc_process_setup+0x664>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1a46:	60 e0       	ldi	r22, 0x00	; 0
    1a48:	80 2f       	mov	r24, r16
    1a4a:	de db       	rcall	.-2116   	; 0x1208 <udc_update_iface_desc>
    1a4c:	88 23       	and	r24, r24
    1a4e:	c1 f0       	breq	.+48     	; 0x1a80 <udc_process_setup+0x664>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1a50:	f8 01       	movw	r30, r16
    1a52:	ff 27       	eor	r31, r31
    1a54:	cf 01       	movw	r24, r30
    1a56:	88 0f       	add	r24, r24
    1a58:	99 1f       	adc	r25, r25
    1a5a:	ea 81       	ldd	r30, Y+2	; 0x02
    1a5c:	fb 81       	ldd	r31, Y+3	; 0x03
    1a5e:	e8 0f       	add	r30, r24
    1a60:	f9 1f       	adc	r31, r25
    1a62:	c0 81       	ld	r28, Z
    1a64:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1a66:	ee 81       	ldd	r30, Y+6	; 0x06
    1a68:	ff 81       	ldd	r31, Y+7	; 0x07
    1a6a:	09 95       	icall
    1a6c:	68 2f       	mov	r22, r24
    1a6e:	80 2f       	mov	r24, r16
    1a70:	cb db       	rcall	.-2154   	; 0x1208 <udc_update_iface_desc>
    1a72:	88 23       	and	r24, r24
    1a74:	29 f0       	breq	.+10     	; 0x1a80 <udc_process_setup+0x664>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1a76:	ec 81       	ldd	r30, Y+4	; 0x04
    1a78:	fd 81       	ldd	r31, Y+5	; 0x05
    1a7a:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    1a7c:	81 11       	cpse	r24, r1
    1a7e:	4b c0       	rjmp	.+150    	; 0x1b16 <udc_process_setup+0x6fa>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1a80:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1a84:	8f 71       	andi	r24, 0x1F	; 31
    1a86:	82 30       	cpi	r24, 0x02	; 2
    1a88:	09 f0       	breq	.+2      	; 0x1a8c <udc_process_setup+0x670>
    1a8a:	40 c0       	rjmp	.+128    	; 0x1b0c <udc_process_setup+0x6f0>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1a8c:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1a90:	88 23       	and	r24, r24
    1a92:	b1 f1       	breq	.+108    	; 0x1b00 <udc_process_setup+0x6e4>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1a94:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1a98:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1a9c:	ed 91       	ld	r30, X+
    1a9e:	fc 91       	ld	r31, X
    1aa0:	11 97       	sbiw	r26, 0x01	; 1
    1aa2:	84 81       	ldd	r24, Z+4	; 0x04
    1aa4:	88 23       	and	r24, r24
    1aa6:	71 f1       	breq	.+92     	; 0x1b04 <udc_process_setup+0x6e8>
    1aa8:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1aaa:	ec 2f       	mov	r30, r28
    1aac:	f0 e0       	ldi	r31, 0x00	; 0
    1aae:	ee 0f       	add	r30, r30
    1ab0:	ff 1f       	adc	r31, r31
    1ab2:	12 96       	adiw	r26, 0x02	; 2
    1ab4:	8d 91       	ld	r24, X+
    1ab6:	9c 91       	ld	r25, X
    1ab8:	13 97       	sbiw	r26, 0x03	; 3
    1aba:	e8 0f       	add	r30, r24
    1abc:	f9 1f       	adc	r31, r25
    1abe:	00 81       	ld	r16, Z
    1ac0:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1ac2:	d8 01       	movw	r26, r16
    1ac4:	16 96       	adiw	r26, 0x06	; 6
    1ac6:	ed 91       	ld	r30, X+
    1ac8:	fc 91       	ld	r31, X
    1aca:	17 97       	sbiw	r26, 0x07	; 7
    1acc:	09 95       	icall
    1ace:	68 2f       	mov	r22, r24
    1ad0:	8c 2f       	mov	r24, r28
    1ad2:	9a db       	rcall	.-2252   	; 0x1208 <udc_update_iface_desc>
    1ad4:	88 23       	and	r24, r24
    1ad6:	f9 f0       	breq	.+62     	; 0x1b16 <udc_process_setup+0x6fa>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1ad8:	d8 01       	movw	r26, r16
    1ada:	14 96       	adiw	r26, 0x04	; 4
    1adc:	ed 91       	ld	r30, X+
    1ade:	fc 91       	ld	r31, X
    1ae0:	15 97       	sbiw	r26, 0x05	; 5
    1ae2:	09 95       	icall
    1ae4:	81 11       	cpse	r24, r1
    1ae6:	17 c0       	rjmp	.+46     	; 0x1b16 <udc_process_setup+0x6fa>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1ae8:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1aea:	a0 91 bb 20 	lds	r26, 0x20BB	; 0x8020bb <udc_ptr_conf>
    1aee:	b0 91 bc 20 	lds	r27, 0x20BC	; 0x8020bc <udc_ptr_conf+0x1>
    1af2:	ed 91       	ld	r30, X+
    1af4:	fc 91       	ld	r31, X
    1af6:	11 97       	sbiw	r26, 0x01	; 1
    1af8:	94 81       	ldd	r25, Z+4	; 0x04
    1afa:	c9 17       	cp	r28, r25
    1afc:	b0 f2       	brcs	.-84     	; 0x1aaa <udc_process_setup+0x68e>
    1afe:	0b c0       	rjmp	.+22     	; 0x1b16 <udc_process_setup+0x6fa>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    1b00:	80 e0       	ldi	r24, 0x00	; 0
    1b02:	09 c0       	rjmp	.+18     	; 0x1b16 <udc_process_setup+0x6fa>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    1b04:	80 e0       	ldi	r24, 0x00	; 0
    1b06:	07 c0       	rjmp	.+14     	; 0x1b16 <udc_process_setup+0x6fa>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    1b08:	80 e0       	ldi	r24, 0x00	; 0
    1b0a:	05 c0       	rjmp	.+10     	; 0x1b16 <udc_process_setup+0x6fa>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1b0c:	80 e0       	ldi	r24, 0x00	; 0
    1b0e:	03 c0       	rjmp	.+6      	; 0x1b16 <udc_process_setup+0x6fa>
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
			return true;
    1b10:	81 e0       	ldi	r24, 0x01	; 1
    1b12:	01 c0       	rjmp	.+2      	; 0x1b16 <udc_process_setup+0x6fa>
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    1b14:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    1b16:	df 91       	pop	r29
    1b18:	cf 91       	pop	r28
    1b1a:	1f 91       	pop	r17
    1b1c:	0f 91       	pop	r16
    1b1e:	08 95       	ret

00001b20 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1b20:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1b22:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1b24:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1b26:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1b28:	60 83       	st	Z, r22
	ret                             // Return to caller
    1b2a:	08 95       	ret

00001b2c <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1b2c:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1b30:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1b32:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1b34:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1b38:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1b3a:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1b3e:	08 95       	ret

00001b40 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    1b40:	81 11       	cpse	r24, r1
    1b42:	22 c0       	rjmp	.+68     	; 0x1b88 <udd_sleep_mode+0x48>
    1b44:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <udd_b_idle>
    1b48:	99 23       	and	r25, r25
    1b4a:	d9 f0       	breq	.+54     	; 0x1b82 <udd_sleep_mode+0x42>
    1b4c:	90 91 47 2c 	lds	r25, 0x2C47	; 0x802c47 <sleepmgr_locks+0x1>
    1b50:	91 11       	cpse	r25, r1
    1b52:	01 c0       	rjmp	.+2      	; 0x1b56 <udd_sleep_mode+0x16>
    1b54:	ff cf       	rjmp	.-2      	; 0x1b54 <udd_sleep_mode+0x14>
    1b56:	2f b7       	in	r18, 0x3f	; 63
    1b58:	f8 94       	cli
    1b5a:	e6 e4       	ldi	r30, 0x46	; 70
    1b5c:	fc e2       	ldi	r31, 0x2C	; 44
    1b5e:	91 81       	ldd	r25, Z+1	; 0x01
    1b60:	91 50       	subi	r25, 0x01	; 1
    1b62:	91 83       	std	Z+1, r25	; 0x01
    1b64:	2f bf       	out	0x3f, r18	; 63
    1b66:	0d c0       	rjmp	.+26     	; 0x1b82 <udd_sleep_mode+0x42>
    1b68:	90 91 47 2c 	lds	r25, 0x2C47	; 0x802c47 <sleepmgr_locks+0x1>
    1b6c:	9f 3f       	cpi	r25, 0xFF	; 255
    1b6e:	09 f4       	brne	.+2      	; 0x1b72 <udd_sleep_mode+0x32>
    1b70:	ff cf       	rjmp	.-2      	; 0x1b70 <udd_sleep_mode+0x30>
    1b72:	2f b7       	in	r18, 0x3f	; 63
    1b74:	f8 94       	cli
    1b76:	e6 e4       	ldi	r30, 0x46	; 70
    1b78:	fc e2       	ldi	r31, 0x2C	; 44
    1b7a:	91 81       	ldd	r25, Z+1	; 0x01
    1b7c:	9f 5f       	subi	r25, 0xFF	; 255
    1b7e:	91 83       	std	Z+1, r25	; 0x01
    1b80:	2f bf       	out	0x3f, r18	; 63
    1b82:	80 93 54 22 	sts	0x2254, r24	; 0x802254 <udd_b_idle>
    1b86:	08 95       	ret
    1b88:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <udd_b_idle>
    1b8c:	99 23       	and	r25, r25
    1b8e:	61 f3       	breq	.-40     	; 0x1b68 <udd_sleep_mode+0x28>
    1b90:	f8 cf       	rjmp	.-16     	; 0x1b82 <udd_sleep_mode+0x42>

00001b92 <udd_ctrl_init>:
    1b92:	0f 93       	push	r16
    1b94:	e8 ec       	ldi	r30, 0xC8	; 200
    1b96:	f4 e0       	ldi	r31, 0x04	; 4
    1b98:	80 81       	ld	r24, Z
    1b9a:	8f 7d       	andi	r24, 0xDF	; 223
    1b9c:	80 83       	st	Z, r24
    1b9e:	80 81       	ld	r24, Z
    1ba0:	8f 7d       	andi	r24, 0xDF	; 223
    1ba2:	80 83       	st	Z, r24
    1ba4:	e8 e1       	ldi	r30, 0x18	; 24
    1ba6:	f2 e2       	ldi	r31, 0x22	; 34
    1ba8:	02 e0       	ldi	r16, 0x02	; 2
    1baa:	05 93       	las	Z, r16
    1bac:	10 92 1a 22 	sts	0x221A, r1	; 0x80221a <udd_sram+0x1a>
    1bb0:	10 92 1b 22 	sts	0x221B, r1	; 0x80221b <udd_sram+0x1b>
    1bb4:	00 e2       	ldi	r16, 0x20	; 32
    1bb6:	06 93       	lac	Z, r16
    1bb8:	00 e4       	ldi	r16, 0x40	; 64
    1bba:	06 93       	lac	Z, r16
    1bbc:	e0 e1       	ldi	r30, 0x10	; 16
    1bbe:	f2 e2       	ldi	r31, 0x22	; 34
    1bc0:	00 e2       	ldi	r16, 0x20	; 32
    1bc2:	06 93       	lac	Z, r16
    1bc4:	00 e4       	ldi	r16, 0x40	; 64
    1bc6:	06 93       	lac	Z, r16
    1bc8:	ea e5       	ldi	r30, 0x5A	; 90
    1bca:	f4 e2       	ldi	r31, 0x24	; 36
    1bcc:	14 86       	std	Z+12, r1	; 0x0c
    1bce:	15 86       	std	Z+13, r1	; 0x0d
    1bd0:	16 86       	std	Z+14, r1	; 0x0e
    1bd2:	17 86       	std	Z+15, r1	; 0x0f
    1bd4:	12 86       	std	Z+10, r1	; 0x0a
    1bd6:	13 86       	std	Z+11, r1	; 0x0b
    1bd8:	10 92 ff 21 	sts	0x21FF, r1	; 0x8021ff <udd_ep_control_state>
    1bdc:	0f 91       	pop	r16
    1bde:	08 95       	ret

00001be0 <udd_ctrl_stall_data>:
    1be0:	0f 93       	push	r16
    1be2:	85 e0       	ldi	r24, 0x05	; 5
    1be4:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1be8:	e9 e1       	ldi	r30, 0x19	; 25
    1bea:	f2 e2       	ldi	r31, 0x22	; 34
    1bec:	04 e0       	ldi	r16, 0x04	; 4
    1bee:	05 93       	las	Z, r16
    1bf0:	e1 e1       	ldi	r30, 0x11	; 17
    1bf2:	f2 e2       	ldi	r31, 0x22	; 34
    1bf4:	04 e0       	ldi	r16, 0x04	; 4
    1bf6:	05 93       	las	Z, r16
    1bf8:	0f 91       	pop	r16
    1bfa:	08 95       	ret

00001bfc <udd_ctrl_send_zlp_in>:
    1bfc:	0f 93       	push	r16
    1bfe:	83 e0       	ldi	r24, 0x03	; 3
    1c00:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1c04:	10 92 1a 22 	sts	0x221A, r1	; 0x80221a <udd_sram+0x1a>
    1c08:	10 92 1b 22 	sts	0x221B, r1	; 0x80221b <udd_sram+0x1b>
    1c0c:	e8 e1       	ldi	r30, 0x18	; 24
    1c0e:	f2 e2       	ldi	r31, 0x22	; 34
    1c10:	02 e0       	ldi	r16, 0x02	; 2
    1c12:	06 93       	lac	Z, r16
    1c14:	0f 91       	pop	r16
    1c16:	08 95       	ret

00001c18 <udd_ctrl_endofrequest>:
    1c18:	e0 91 66 24 	lds	r30, 0x2466	; 0x802466 <udd_g_ctrlreq+0xc>
    1c1c:	f0 91 67 24 	lds	r31, 0x2467	; 0x802467 <udd_g_ctrlreq+0xd>
    1c20:	30 97       	sbiw	r30, 0x00	; 0
    1c22:	09 f0       	breq	.+2      	; 0x1c26 <udd_ctrl_endofrequest+0xe>
    1c24:	09 95       	icall
    1c26:	08 95       	ret

00001c28 <udd_ctrl_in_sent>:
    1c28:	0f 93       	push	r16
    1c2a:	cf 93       	push	r28
    1c2c:	df 93       	push	r29
    1c2e:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    1c32:	83 30       	cpi	r24, 0x03	; 3
    1c34:	19 f4       	brne	.+6      	; 0x1c3c <udd_ctrl_in_sent+0x14>
    1c36:	f0 df       	rcall	.-32     	; 0x1c18 <udd_ctrl_endofrequest>
    1c38:	ac df       	rcall	.-168    	; 0x1b92 <udd_ctrl_init>
    1c3a:	5e c0       	rjmp	.+188    	; 0x1cf8 <udd_ctrl_in_sent+0xd0>
    1c3c:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1c40:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1c44:	c0 91 64 24 	lds	r28, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    1c48:	d0 91 65 24 	lds	r29, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    1c4c:	c8 1b       	sub	r28, r24
    1c4e:	d9 0b       	sbc	r29, r25
    1c50:	71 f5       	brne	.+92     	; 0x1cae <udd_ctrl_in_sent+0x86>
    1c52:	20 91 fd 21 	lds	r18, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1c56:	30 91 fe 21 	lds	r19, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1c5a:	82 0f       	add	r24, r18
    1c5c:	93 1f       	adc	r25, r19
    1c5e:	80 93 fd 21 	sts	0x21FD, r24	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1c62:	90 93 fe 21 	sts	0x21FE, r25	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1c66:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1c6a:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1c6e:	82 17       	cp	r24, r18
    1c70:	93 07       	cpc	r25, r19
    1c72:	21 f0       	breq	.+8      	; 0x1c7c <udd_ctrl_in_sent+0x54>
    1c74:	80 91 c4 20 	lds	r24, 0x20C4	; 0x8020c4 <b_shortpacket.5272>
    1c78:	88 23       	and	r24, r24
    1c7a:	41 f0       	breq	.+16     	; 0x1c8c <udd_ctrl_in_sent+0x64>
    1c7c:	84 e0       	ldi	r24, 0x04	; 4
    1c7e:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1c82:	e0 e1       	ldi	r30, 0x10	; 16
    1c84:	f2 e2       	ldi	r31, 0x22	; 34
    1c86:	02 e0       	ldi	r16, 0x02	; 2
    1c88:	06 93       	lac	Z, r16
    1c8a:	36 c0       	rjmp	.+108    	; 0x1cf8 <udd_ctrl_in_sent+0xd0>
    1c8c:	e0 91 68 24 	lds	r30, 0x2468	; 0x802468 <udd_g_ctrlreq+0xe>
    1c90:	f0 91 69 24 	lds	r31, 0x2469	; 0x802469 <udd_g_ctrlreq+0xf>
    1c94:	30 97       	sbiw	r30, 0x00	; 0
    1c96:	99 f0       	breq	.+38     	; 0x1cbe <udd_ctrl_in_sent+0x96>
    1c98:	09 95       	icall
    1c9a:	88 23       	and	r24, r24
    1c9c:	81 f0       	breq	.+32     	; 0x1cbe <udd_ctrl_in_sent+0x96>
    1c9e:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1ca2:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1ca6:	c0 91 64 24 	lds	r28, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    1caa:	d0 91 65 24 	lds	r29, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    1cae:	c0 34       	cpi	r28, 0x40	; 64
    1cb0:	d1 05       	cpc	r29, r1
    1cb2:	28 f0       	brcs	.+10     	; 0x1cbe <udd_ctrl_in_sent+0x96>
    1cb4:	10 92 c4 20 	sts	0x20C4, r1	; 0x8020c4 <b_shortpacket.5272>
    1cb8:	c0 e4       	ldi	r28, 0x40	; 64
    1cba:	d0 e0       	ldi	r29, 0x00	; 0
    1cbc:	03 c0       	rjmp	.+6      	; 0x1cc4 <udd_ctrl_in_sent+0x9c>
    1cbe:	81 e0       	ldi	r24, 0x01	; 1
    1cc0:	80 93 c4 20 	sts	0x20C4, r24	; 0x8020c4 <b_shortpacket.5272>
    1cc4:	e0 e0       	ldi	r30, 0x00	; 0
    1cc6:	f2 e2       	ldi	r31, 0x22	; 34
    1cc8:	c2 8f       	std	Z+26, r28	; 0x1a
    1cca:	d3 8f       	std	Z+27, r29	; 0x1b
    1ccc:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1cd0:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1cd4:	20 91 62 24 	lds	r18, 0x2462	; 0x802462 <udd_g_ctrlreq+0x8>
    1cd8:	30 91 63 24 	lds	r19, 0x2463	; 0x802463 <udd_g_ctrlreq+0x9>
    1cdc:	28 0f       	add	r18, r24
    1cde:	39 1f       	adc	r19, r25
    1ce0:	24 8f       	std	Z+28, r18	; 0x1c
    1ce2:	35 8f       	std	Z+29, r19	; 0x1d
    1ce4:	c8 0f       	add	r28, r24
    1ce6:	d9 1f       	adc	r29, r25
    1ce8:	c0 93 fb 21 	sts	0x21FB, r28	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1cec:	d0 93 fc 21 	sts	0x21FC, r29	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1cf0:	e8 e1       	ldi	r30, 0x18	; 24
    1cf2:	f2 e2       	ldi	r31, 0x22	; 34
    1cf4:	02 e0       	ldi	r16, 0x02	; 2
    1cf6:	06 93       	lac	Z, r16
    1cf8:	df 91       	pop	r29
    1cfa:	cf 91       	pop	r28
    1cfc:	0f 91       	pop	r16
    1cfe:	08 95       	ret

00001d00 <udd_ep_get_size>:
    1d00:	fc 01       	movw	r30, r24
    1d02:	81 81       	ldd	r24, Z+1	; 0x01
    1d04:	e8 2f       	mov	r30, r24
    1d06:	e7 70       	andi	r30, 0x07	; 7
    1d08:	8e 2f       	mov	r24, r30
    1d0a:	90 e0       	ldi	r25, 0x00	; 0
    1d0c:	fc 01       	movw	r30, r24
    1d0e:	31 97       	sbiw	r30, 0x01	; 1
    1d10:	e7 30       	cpi	r30, 0x07	; 7
    1d12:	f1 05       	cpc	r31, r1
    1d14:	c0 f4       	brcc	.+48     	; 0x1d46 <udd_ep_get_size+0x46>
    1d16:	ea 5d       	subi	r30, 0xDA	; 218
    1d18:	fe 4f       	sbci	r31, 0xFE	; 254
    1d1a:	7a c6       	rjmp	.+3316   	; 0x2a10 <__tablejump2__>
    1d1c:	80 e1       	ldi	r24, 0x10	; 16
    1d1e:	90 e0       	ldi	r25, 0x00	; 0
    1d20:	08 95       	ret
    1d22:	80 e2       	ldi	r24, 0x20	; 32
    1d24:	90 e0       	ldi	r25, 0x00	; 0
    1d26:	08 95       	ret
    1d28:	80 e4       	ldi	r24, 0x40	; 64
    1d2a:	90 e0       	ldi	r25, 0x00	; 0
    1d2c:	08 95       	ret
    1d2e:	80 e8       	ldi	r24, 0x80	; 128
    1d30:	90 e0       	ldi	r25, 0x00	; 0
    1d32:	08 95       	ret
    1d34:	80 e0       	ldi	r24, 0x00	; 0
    1d36:	91 e0       	ldi	r25, 0x01	; 1
    1d38:	08 95       	ret
    1d3a:	80 e0       	ldi	r24, 0x00	; 0
    1d3c:	92 e0       	ldi	r25, 0x02	; 2
    1d3e:	08 95       	ret
    1d40:	8f ef       	ldi	r24, 0xFF	; 255
    1d42:	93 e0       	ldi	r25, 0x03	; 3
    1d44:	08 95       	ret
    1d46:	88 e0       	ldi	r24, 0x08	; 8
    1d48:	90 e0       	ldi	r25, 0x00	; 0
    1d4a:	08 95       	ret

00001d4c <udd_ep_get_job>:
    1d4c:	28 2f       	mov	r18, r24
    1d4e:	2f 70       	andi	r18, 0x0F	; 15
    1d50:	30 e0       	ldi	r19, 0x00	; 0
    1d52:	22 0f       	add	r18, r18
    1d54:	33 1f       	adc	r19, r19
    1d56:	08 2e       	mov	r0, r24
    1d58:	00 0c       	add	r0, r0
    1d5a:	99 0b       	sbc	r25, r25
    1d5c:	88 27       	eor	r24, r24
    1d5e:	99 0f       	add	r25, r25
    1d60:	88 1f       	adc	r24, r24
    1d62:	99 27       	eor	r25, r25
    1d64:	82 0f       	add	r24, r18
    1d66:	93 1f       	adc	r25, r19
    1d68:	02 97       	sbiw	r24, 0x02	; 2
    1d6a:	9c 01       	movw	r18, r24
    1d6c:	22 0f       	add	r18, r18
    1d6e:	33 1f       	adc	r19, r19
    1d70:	22 0f       	add	r18, r18
    1d72:	33 1f       	adc	r19, r19
    1d74:	22 0f       	add	r18, r18
    1d76:	33 1f       	adc	r19, r19
    1d78:	82 0f       	add	r24, r18
    1d7a:	93 1f       	adc	r25, r19
    1d7c:	8b 57       	subi	r24, 0x7B	; 123
    1d7e:	9e 4d       	sbci	r25, 0xDE	; 222
    1d80:	08 95       	ret

00001d82 <udd_ctrl_interrupt_tc_setup>:
    1d82:	0f 93       	push	r16
    1d84:	cf 93       	push	r28
    1d86:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1d8a:	80 ff       	sbrs	r24, 0
    1d8c:	62 c0       	rjmp	.+196    	; 0x1e52 <udd_ctrl_interrupt_tc_setup+0xd0>
    1d8e:	81 e0       	ldi	r24, 0x01	; 1
    1d90:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1d94:	e0 e1       	ldi	r30, 0x10	; 16
    1d96:	f2 e2       	ldi	r31, 0x22	; 34
    1d98:	00 e8       	ldi	r16, 0x80	; 128
    1d9a:	06 93       	lac	Z, r16
    1d9c:	e8 e1       	ldi	r30, 0x18	; 24
    1d9e:	f2 e2       	ldi	r31, 0x22	; 34
    1da0:	00 e8       	ldi	r16, 0x80	; 128
    1da2:	06 93       	lac	Z, r16
    1da4:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    1da8:	e0 e1       	ldi	r30, 0x10	; 16
    1daa:	f2 e2       	ldi	r31, 0x22	; 34
    1dac:	00 e1       	ldi	r16, 0x10	; 16
    1dae:	06 93       	lac	Z, r16
    1db0:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    1db4:	88 23       	and	r24, r24
    1db6:	29 f0       	breq	.+10     	; 0x1dc2 <udd_ctrl_interrupt_tc_setup+0x40>
    1db8:	83 50       	subi	r24, 0x03	; 3
    1dba:	82 30       	cpi	r24, 0x02	; 2
    1dbc:	08 f4       	brcc	.+2      	; 0x1dc0 <udd_ctrl_interrupt_tc_setup+0x3e>
    1dbe:	2c df       	rcall	.-424    	; 0x1c18 <udd_ctrl_endofrequest>
    1dc0:	e8 de       	rcall	.-560    	; 0x1b92 <udd_ctrl_init>
    1dc2:	80 91 12 22 	lds	r24, 0x2212	; 0x802212 <udd_sram+0x12>
    1dc6:	90 91 13 22 	lds	r25, 0x2213	; 0x802213 <udd_sram+0x13>
    1dca:	08 97       	sbiw	r24, 0x08	; 8
    1dcc:	09 f0       	breq	.+2      	; 0x1dd0 <udd_ctrl_interrupt_tc_setup+0x4e>
    1dce:	43 c0       	rjmp	.+134    	; 0x1e56 <udd_ctrl_interrupt_tc_setup+0xd4>
    1dd0:	88 e0       	ldi	r24, 0x08	; 8
    1dd2:	eb eb       	ldi	r30, 0xBB	; 187
    1dd4:	f1 e2       	ldi	r31, 0x21	; 33
    1dd6:	aa e5       	ldi	r26, 0x5A	; 90
    1dd8:	b4 e2       	ldi	r27, 0x24	; 36
    1dda:	01 90       	ld	r0, Z+
    1ddc:	0d 92       	st	X+, r0
    1dde:	8a 95       	dec	r24
    1de0:	e1 f7       	brne	.-8      	; 0x1dda <udd_ctrl_interrupt_tc_setup+0x58>
    1de2:	e8 ec       	ldi	r30, 0xC8	; 200
    1de4:	f4 e0       	ldi	r31, 0x04	; 4
    1de6:	80 81       	ld	r24, Z
    1de8:	80 62       	ori	r24, 0x20	; 32
    1dea:	80 83       	st	Z, r24
    1dec:	80 81       	ld	r24, Z
    1dee:	80 62       	ori	r24, 0x20	; 32
    1df0:	80 83       	st	Z, r24
    1df2:	14 db       	rcall	.-2520   	; 0x141c <udc_process_setup>
    1df4:	c8 2f       	mov	r28, r24
    1df6:	81 11       	cpse	r24, r1
    1df8:	03 c0       	rjmp	.+6      	; 0x1e00 <udd_ctrl_interrupt_tc_setup+0x7e>
    1dfa:	f2 de       	rcall	.-540    	; 0x1be0 <udd_ctrl_stall_data>
    1dfc:	c1 e0       	ldi	r28, 0x01	; 1
    1dfe:	2c c0       	rjmp	.+88     	; 0x1e58 <udd_ctrl_interrupt_tc_setup+0xd6>
    1e00:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1e04:	88 23       	and	r24, r24
    1e06:	6c f4       	brge	.+26     	; 0x1e22 <udd_ctrl_interrupt_tc_setup+0xa0>
    1e08:	10 92 fd 21 	sts	0x21FD, r1	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1e0c:	10 92 fe 21 	sts	0x21FE, r1	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1e10:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1e14:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1e18:	82 e0       	ldi	r24, 0x02	; 2
    1e1a:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1e1e:	04 df       	rcall	.-504    	; 0x1c28 <udd_ctrl_in_sent>
    1e20:	1b c0       	rjmp	.+54     	; 0x1e58 <udd_ctrl_interrupt_tc_setup+0xd6>
    1e22:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1e26:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1e2a:	89 2b       	or	r24, r25
    1e2c:	11 f4       	brne	.+4      	; 0x1e32 <udd_ctrl_interrupt_tc_setup+0xb0>
    1e2e:	e6 de       	rcall	.-564    	; 0x1bfc <udd_ctrl_send_zlp_in>
    1e30:	13 c0       	rjmp	.+38     	; 0x1e58 <udd_ctrl_interrupt_tc_setup+0xd6>
    1e32:	10 92 fd 21 	sts	0x21FD, r1	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1e36:	10 92 fe 21 	sts	0x21FE, r1	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1e3a:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1e3e:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1e42:	81 e0       	ldi	r24, 0x01	; 1
    1e44:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1e48:	e0 e1       	ldi	r30, 0x10	; 16
    1e4a:	f2 e2       	ldi	r31, 0x22	; 34
    1e4c:	02 e0       	ldi	r16, 0x02	; 2
    1e4e:	06 93       	lac	Z, r16
    1e50:	03 c0       	rjmp	.+6      	; 0x1e58 <udd_ctrl_interrupt_tc_setup+0xd6>
    1e52:	c0 e0       	ldi	r28, 0x00	; 0
    1e54:	01 c0       	rjmp	.+2      	; 0x1e58 <udd_ctrl_interrupt_tc_setup+0xd6>
    1e56:	c1 e0       	ldi	r28, 0x01	; 1
    1e58:	8c 2f       	mov	r24, r28
    1e5a:	cf 91       	pop	r28
    1e5c:	0f 91       	pop	r16
    1e5e:	08 95       	ret

00001e60 <udd_ep_trans_complet>:
    1e60:	8f 92       	push	r8
    1e62:	9f 92       	push	r9
    1e64:	af 92       	push	r10
    1e66:	bf 92       	push	r11
    1e68:	df 92       	push	r13
    1e6a:	ef 92       	push	r14
    1e6c:	ff 92       	push	r15
    1e6e:	0f 93       	push	r16
    1e70:	1f 93       	push	r17
    1e72:	cf 93       	push	r28
    1e74:	df 93       	push	r29
    1e76:	d8 2e       	mov	r13, r24
    1e78:	69 df       	rcall	.-302    	; 0x1d4c <udd_ep_get_job>
    1e7a:	8c 01       	movw	r16, r24
    1e7c:	bd 2c       	mov	r11, r13
    1e7e:	bb 1c       	adc	r11, r11
    1e80:	bb 24       	eor	r11, r11
    1e82:	bb 1c       	adc	r11, r11
    1e84:	cd 2d       	mov	r28, r13
    1e86:	cf 70       	andi	r28, 0x0F	; 15
    1e88:	d0 e0       	ldi	r29, 0x00	; 0
    1e8a:	cc 0f       	add	r28, r28
    1e8c:	dd 1f       	adc	r29, r29
    1e8e:	cb 0d       	add	r28, r11
    1e90:	d1 1d       	adc	r29, r1
    1e92:	ce 01       	movw	r24, r28
    1e94:	88 0f       	add	r24, r24
    1e96:	99 1f       	adc	r25, r25
    1e98:	88 0f       	add	r24, r24
    1e9a:	99 1f       	adc	r25, r25
    1e9c:	88 0f       	add	r24, r24
    1e9e:	99 1f       	adc	r25, r25
    1ea0:	9c 01       	movw	r18, r24
    1ea2:	20 5f       	subi	r18, 0xF0	; 240
    1ea4:	3d 4d       	sbci	r19, 0xDD	; 221
    1ea6:	79 01       	movw	r14, r18
    1ea8:	c9 01       	movw	r24, r18
    1eaa:	2a df       	rcall	.-428    	; 0x1d00 <udd_ep_get_size>
    1eac:	4c 01       	movw	r8, r24
    1eae:	bb 20       	and	r11, r11
    1eb0:	09 f4       	brne	.+2      	; 0x1eb4 <udd_ep_trans_complet+0x54>
    1eb2:	70 c0       	rjmp	.+224    	; 0x1f94 <udd_ep_trans_complet+0x134>
    1eb4:	fe 01       	movw	r30, r28
    1eb6:	ee 0f       	add	r30, r30
    1eb8:	ff 1f       	adc	r31, r31
    1eba:	ee 0f       	add	r30, r30
    1ebc:	ff 1f       	adc	r31, r31
    1ebe:	ee 0f       	add	r30, r30
    1ec0:	ff 1f       	adc	r31, r31
    1ec2:	e0 50       	subi	r30, 0x00	; 0
    1ec4:	fe 4d       	sbci	r31, 0xDE	; 222
    1ec6:	26 89       	ldd	r18, Z+22	; 0x16
    1ec8:	37 89       	ldd	r19, Z+23	; 0x17
    1eca:	d8 01       	movw	r26, r16
    1ecc:	15 96       	adiw	r26, 0x05	; 5
    1ece:	8d 91       	ld	r24, X+
    1ed0:	9c 91       	ld	r25, X
    1ed2:	16 97       	sbiw	r26, 0x06	; 6
    1ed4:	82 0f       	add	r24, r18
    1ed6:	93 1f       	adc	r25, r19
    1ed8:	15 96       	adiw	r26, 0x05	; 5
    1eda:	8d 93       	st	X+, r24
    1edc:	9c 93       	st	X, r25
    1ede:	16 97       	sbiw	r26, 0x06	; 6
    1ee0:	13 96       	adiw	r26, 0x03	; 3
    1ee2:	2d 91       	ld	r18, X+
    1ee4:	3c 91       	ld	r19, X
    1ee6:	14 97       	sbiw	r26, 0x04	; 4
    1ee8:	82 17       	cp	r24, r18
    1eea:	93 07       	cpc	r25, r19
    1eec:	09 f4       	brne	.+2      	; 0x1ef0 <udd_ep_trans_complet+0x90>
    1eee:	3c c0       	rjmp	.+120    	; 0x1f68 <udd_ep_trans_complet+0x108>
    1ef0:	28 1b       	sub	r18, r24
    1ef2:	39 0b       	sbc	r19, r25
    1ef4:	21 15       	cp	r18, r1
    1ef6:	b4 e0       	ldi	r27, 0x04	; 4
    1ef8:	3b 07       	cpc	r19, r27
    1efa:	38 f0       	brcs	.+14     	; 0x1f0a <udd_ep_trans_complet+0xaa>
    1efc:	2f ef       	ldi	r18, 0xFF	; 255
    1efe:	33 e0       	ldi	r19, 0x03	; 3
    1f00:	c9 01       	movw	r24, r18
    1f02:	b4 01       	movw	r22, r8
    1f04:	71 d5       	rcall	.+2786   	; 0x29e8 <__udivmodhi4>
    1f06:	28 1b       	sub	r18, r24
    1f08:	39 0b       	sbc	r19, r25
    1f0a:	f8 01       	movw	r30, r16
    1f0c:	80 81       	ld	r24, Z
    1f0e:	81 ff       	sbrs	r24, 1
    1f10:	09 c0       	rjmp	.+18     	; 0x1f24 <udd_ep_trans_complet+0xc4>
    1f12:	c9 01       	movw	r24, r18
    1f14:	b4 01       	movw	r22, r8
    1f16:	68 d5       	rcall	.+2768   	; 0x29e8 <__udivmodhi4>
    1f18:	41 e0       	ldi	r20, 0x01	; 1
    1f1a:	89 2b       	or	r24, r25
    1f1c:	09 f0       	breq	.+2      	; 0x1f20 <udd_ep_trans_complet+0xc0>
    1f1e:	40 e0       	ldi	r20, 0x00	; 0
    1f20:	84 2f       	mov	r24, r20
    1f22:	01 c0       	rjmp	.+2      	; 0x1f26 <udd_ep_trans_complet+0xc6>
    1f24:	80 e0       	ldi	r24, 0x00	; 0
    1f26:	d8 01       	movw	r26, r16
    1f28:	9c 91       	ld	r25, X
    1f2a:	80 fb       	bst	r24, 0
    1f2c:	91 f9       	bld	r25, 1
    1f2e:	9c 93       	st	X, r25
    1f30:	cc 0f       	add	r28, r28
    1f32:	dd 1f       	adc	r29, r29
    1f34:	cc 0f       	add	r28, r28
    1f36:	dd 1f       	adc	r29, r29
    1f38:	cc 0f       	add	r28, r28
    1f3a:	dd 1f       	adc	r29, r29
    1f3c:	c0 50       	subi	r28, 0x00	; 0
    1f3e:	de 4d       	sbci	r29, 0xDE	; 222
    1f40:	1e 8a       	std	Y+22, r1	; 0x16
    1f42:	1f 8a       	std	Y+23, r1	; 0x17
    1f44:	2a 8b       	std	Y+18, r18	; 0x12
    1f46:	3b 8b       	std	Y+19, r19	; 0x13
    1f48:	11 96       	adiw	r26, 0x01	; 1
    1f4a:	2d 91       	ld	r18, X+
    1f4c:	3c 91       	ld	r19, X
    1f4e:	12 97       	sbiw	r26, 0x02	; 2
    1f50:	15 96       	adiw	r26, 0x05	; 5
    1f52:	8d 91       	ld	r24, X+
    1f54:	9c 91       	ld	r25, X
    1f56:	16 97       	sbiw	r26, 0x06	; 6
    1f58:	82 0f       	add	r24, r18
    1f5a:	93 1f       	adc	r25, r19
    1f5c:	8c 8b       	std	Y+20, r24	; 0x14
    1f5e:	9d 8b       	std	Y+21, r25	; 0x15
    1f60:	f7 01       	movw	r30, r14
    1f62:	02 e0       	ldi	r16, 0x02	; 2
    1f64:	06 93       	lac	Z, r16
    1f66:	ca c0       	rjmp	.+404    	; 0x20fc <udd_ep_trans_complet+0x29c>
    1f68:	d8 01       	movw	r26, r16
    1f6a:	8c 91       	ld	r24, X
    1f6c:	81 ff       	sbrs	r24, 1
    1f6e:	b3 c0       	rjmp	.+358    	; 0x20d6 <udd_ep_trans_complet+0x276>
    1f70:	8d 7f       	andi	r24, 0xFD	; 253
    1f72:	8c 93       	st	X, r24
    1f74:	cc 0f       	add	r28, r28
    1f76:	dd 1f       	adc	r29, r29
    1f78:	cc 0f       	add	r28, r28
    1f7a:	dd 1f       	adc	r29, r29
    1f7c:	cc 0f       	add	r28, r28
    1f7e:	dd 1f       	adc	r29, r29
    1f80:	c0 50       	subi	r28, 0x00	; 0
    1f82:	de 4d       	sbci	r29, 0xDE	; 222
    1f84:	1e 8a       	std	Y+22, r1	; 0x16
    1f86:	1f 8a       	std	Y+23, r1	; 0x17
    1f88:	1a 8a       	std	Y+18, r1	; 0x12
    1f8a:	1b 8a       	std	Y+19, r1	; 0x13
    1f8c:	f7 01       	movw	r30, r14
    1f8e:	02 e0       	ldi	r16, 0x02	; 2
    1f90:	06 93       	lac	Z, r16
    1f92:	b4 c0       	rjmp	.+360    	; 0x20fc <udd_ep_trans_complet+0x29c>
    1f94:	fe 01       	movw	r30, r28
    1f96:	ee 0f       	add	r30, r30
    1f98:	ff 1f       	adc	r31, r31
    1f9a:	ee 0f       	add	r30, r30
    1f9c:	ff 1f       	adc	r31, r31
    1f9e:	ee 0f       	add	r30, r30
    1fa0:	ff 1f       	adc	r31, r31
    1fa2:	e0 50       	subi	r30, 0x00	; 0
    1fa4:	fe 4d       	sbci	r31, 0xDE	; 222
    1fa6:	a2 88       	ldd	r10, Z+18	; 0x12
    1fa8:	b3 88       	ldd	r11, Z+19	; 0x13
    1faa:	d8 01       	movw	r26, r16
    1fac:	8c 91       	ld	r24, X
    1fae:	82 ff       	sbrs	r24, 2
    1fb0:	19 c0       	rjmp	.+50     	; 0x1fe4 <udd_ep_trans_complet+0x184>
    1fb2:	11 96       	adiw	r26, 0x01	; 1
    1fb4:	ed 91       	ld	r30, X+
    1fb6:	fc 91       	ld	r31, X
    1fb8:	12 97       	sbiw	r26, 0x02	; 2
    1fba:	15 96       	adiw	r26, 0x05	; 5
    1fbc:	2d 91       	ld	r18, X+
    1fbe:	3c 91       	ld	r19, X
    1fc0:	16 97       	sbiw	r26, 0x06	; 6
    1fc2:	13 96       	adiw	r26, 0x03	; 3
    1fc4:	8d 91       	ld	r24, X+
    1fc6:	9c 91       	ld	r25, X
    1fc8:	14 97       	sbiw	r26, 0x04	; 4
    1fca:	b4 01       	movw	r22, r8
    1fcc:	0d d5       	rcall	.+2586   	; 0x29e8 <__udivmodhi4>
    1fce:	b0 e4       	ldi	r27, 0x40	; 64
    1fd0:	db 9e       	mul	r13, r27
    1fd2:	b0 01       	movw	r22, r0
    1fd4:	11 24       	eor	r1, r1
    1fd6:	6b 57       	subi	r22, 0x7B	; 123
    1fd8:	7f 4d       	sbci	r23, 0xDF	; 223
    1fda:	ac 01       	movw	r20, r24
    1fdc:	cf 01       	movw	r24, r30
    1fde:	82 0f       	add	r24, r18
    1fe0:	93 1f       	adc	r25, r19
    1fe2:	1c d5       	rcall	.+2616   	; 0x2a1c <memcpy>
    1fe4:	f8 01       	movw	r30, r16
    1fe6:	25 81       	ldd	r18, Z+5	; 0x05
    1fe8:	36 81       	ldd	r19, Z+6	; 0x06
    1fea:	2a 0d       	add	r18, r10
    1fec:	3b 1d       	adc	r19, r11
    1fee:	25 83       	std	Z+5, r18	; 0x05
    1ff0:	36 83       	std	Z+6, r19	; 0x06
    1ff2:	83 81       	ldd	r24, Z+3	; 0x03
    1ff4:	94 81       	ldd	r25, Z+4	; 0x04
    1ff6:	82 17       	cp	r24, r18
    1ff8:	93 07       	cpc	r25, r19
    1ffa:	68 f4       	brcc	.+26     	; 0x2016 <udd_ep_trans_complet+0x1b6>
    1ffc:	85 83       	std	Z+5, r24	; 0x05
    1ffe:	96 83       	std	Z+6, r25	; 0x06
    2000:	cc 0f       	add	r28, r28
    2002:	dd 1f       	adc	r29, r29
    2004:	cc 0f       	add	r28, r28
    2006:	dd 1f       	adc	r29, r29
    2008:	cc 0f       	add	r28, r28
    200a:	dd 1f       	adc	r29, r29
    200c:	c0 50       	subi	r28, 0x00	; 0
    200e:	de 4d       	sbci	r29, 0xDE	; 222
    2010:	8e 89       	ldd	r24, Y+22	; 0x16
    2012:	9f 89       	ldd	r25, Y+23	; 0x17
    2014:	60 c0       	rjmp	.+192    	; 0x20d6 <udd_ep_trans_complet+0x276>
    2016:	fe 01       	movw	r30, r28
    2018:	ee 0f       	add	r30, r30
    201a:	ff 1f       	adc	r31, r31
    201c:	ee 0f       	add	r30, r30
    201e:	ff 1f       	adc	r31, r31
    2020:	ee 0f       	add	r30, r30
    2022:	ff 1f       	adc	r31, r31
    2024:	e0 50       	subi	r30, 0x00	; 0
    2026:	fe 4d       	sbci	r31, 0xDE	; 222
    2028:	46 89       	ldd	r20, Z+22	; 0x16
    202a:	57 89       	ldd	r21, Z+23	; 0x17
    202c:	4a 15       	cp	r20, r10
    202e:	5b 05       	cpc	r21, r11
    2030:	09 f0       	breq	.+2      	; 0x2034 <udd_ep_trans_complet+0x1d4>
    2032:	51 c0       	rjmp	.+162    	; 0x20d6 <udd_ep_trans_complet+0x276>
    2034:	28 17       	cp	r18, r24
    2036:	39 07       	cpc	r19, r25
    2038:	09 f4       	brne	.+2      	; 0x203c <udd_ep_trans_complet+0x1dc>
    203a:	4d c0       	rjmp	.+154    	; 0x20d6 <udd_ep_trans_complet+0x276>
    203c:	ac 01       	movw	r20, r24
    203e:	42 1b       	sub	r20, r18
    2040:	53 0b       	sbc	r21, r19
    2042:	9a 01       	movw	r18, r20
    2044:	21 15       	cp	r18, r1
    2046:	54 e0       	ldi	r21, 0x04	; 4
    2048:	35 07       	cpc	r19, r21
    204a:	50 f0       	brcs	.+20     	; 0x2060 <udd_ep_trans_complet+0x200>
    204c:	2f ef       	ldi	r18, 0xFF	; 255
    204e:	33 e0       	ldi	r19, 0x03	; 3
    2050:	c9 01       	movw	r24, r18
    2052:	b4 01       	movw	r22, r8
    2054:	c9 d4       	rcall	.+2450   	; 0x29e8 <__udivmodhi4>
    2056:	d9 01       	movw	r26, r18
    2058:	a8 1b       	sub	r26, r24
    205a:	b9 0b       	sbc	r27, r25
    205c:	cd 01       	movw	r24, r26
    205e:	07 c0       	rjmp	.+14     	; 0x206e <udd_ep_trans_complet+0x20e>
    2060:	c9 01       	movw	r24, r18
    2062:	b4 01       	movw	r22, r8
    2064:	c1 d4       	rcall	.+2434   	; 0x29e8 <__udivmodhi4>
    2066:	f9 01       	movw	r30, r18
    2068:	e8 1b       	sub	r30, r24
    206a:	f9 0b       	sbc	r31, r25
    206c:	cf 01       	movw	r24, r30
    206e:	fe 01       	movw	r30, r28
    2070:	ee 0f       	add	r30, r30
    2072:	ff 1f       	adc	r31, r31
    2074:	ee 0f       	add	r30, r30
    2076:	ff 1f       	adc	r31, r31
    2078:	ee 0f       	add	r30, r30
    207a:	ff 1f       	adc	r31, r31
    207c:	e0 50       	subi	r30, 0x00	; 0
    207e:	fe 4d       	sbci	r31, 0xDE	; 222
    2080:	12 8a       	std	Z+18, r1	; 0x12
    2082:	13 8a       	std	Z+19, r1	; 0x13
    2084:	88 15       	cp	r24, r8
    2086:	99 05       	cpc	r25, r9
    2088:	78 f4       	brcc	.+30     	; 0x20a8 <udd_ep_trans_complet+0x248>
    208a:	d8 01       	movw	r26, r16
    208c:	8c 91       	ld	r24, X
    208e:	84 60       	ori	r24, 0x04	; 4
    2090:	8c 93       	st	X, r24
    2092:	b0 e4       	ldi	r27, 0x40	; 64
    2094:	db 9e       	mul	r13, r27
    2096:	c0 01       	movw	r24, r0
    2098:	11 24       	eor	r1, r1
    209a:	8b 57       	subi	r24, 0x7B	; 123
    209c:	9f 4d       	sbci	r25, 0xDF	; 223
    209e:	84 8b       	std	Z+20, r24	; 0x14
    20a0:	95 8b       	std	Z+21, r25	; 0x15
    20a2:	86 8a       	std	Z+22, r8	; 0x16
    20a4:	97 8a       	std	Z+23, r9	; 0x17
    20a6:	13 c0       	rjmp	.+38     	; 0x20ce <udd_ep_trans_complet+0x26e>
    20a8:	f8 01       	movw	r30, r16
    20aa:	41 81       	ldd	r20, Z+1	; 0x01
    20ac:	52 81       	ldd	r21, Z+2	; 0x02
    20ae:	25 81       	ldd	r18, Z+5	; 0x05
    20b0:	36 81       	ldd	r19, Z+6	; 0x06
    20b2:	24 0f       	add	r18, r20
    20b4:	35 1f       	adc	r19, r21
    20b6:	cc 0f       	add	r28, r28
    20b8:	dd 1f       	adc	r29, r29
    20ba:	cc 0f       	add	r28, r28
    20bc:	dd 1f       	adc	r29, r29
    20be:	cc 0f       	add	r28, r28
    20c0:	dd 1f       	adc	r29, r29
    20c2:	c0 50       	subi	r28, 0x00	; 0
    20c4:	de 4d       	sbci	r29, 0xDE	; 222
    20c6:	2c 8b       	std	Y+20, r18	; 0x14
    20c8:	3d 8b       	std	Y+21, r19	; 0x15
    20ca:	8e 8b       	std	Y+22, r24	; 0x16
    20cc:	9f 8b       	std	Y+23, r25	; 0x17
    20ce:	f7 01       	movw	r30, r14
    20d0:	02 e0       	ldi	r16, 0x02	; 2
    20d2:	06 93       	lac	Z, r16
    20d4:	13 c0       	rjmp	.+38     	; 0x20fc <udd_ep_trans_complet+0x29c>
    20d6:	d8 01       	movw	r26, r16
    20d8:	8c 91       	ld	r24, X
    20da:	80 ff       	sbrs	r24, 0
    20dc:	0f c0       	rjmp	.+30     	; 0x20fc <udd_ep_trans_complet+0x29c>
    20de:	8e 7f       	andi	r24, 0xFE	; 254
    20e0:	8c 93       	st	X, r24
    20e2:	17 96       	adiw	r26, 0x07	; 7
    20e4:	ed 91       	ld	r30, X+
    20e6:	fc 91       	ld	r31, X
    20e8:	18 97       	sbiw	r26, 0x08	; 8
    20ea:	30 97       	sbiw	r30, 0x00	; 0
    20ec:	39 f0       	breq	.+14     	; 0x20fc <udd_ep_trans_complet+0x29c>
    20ee:	15 96       	adiw	r26, 0x05	; 5
    20f0:	6d 91       	ld	r22, X+
    20f2:	7c 91       	ld	r23, X
    20f4:	16 97       	sbiw	r26, 0x06	; 6
    20f6:	4d 2d       	mov	r20, r13
    20f8:	80 e0       	ldi	r24, 0x00	; 0
    20fa:	09 95       	icall
    20fc:	df 91       	pop	r29
    20fe:	cf 91       	pop	r28
    2100:	1f 91       	pop	r17
    2102:	0f 91       	pop	r16
    2104:	ff 90       	pop	r15
    2106:	ef 90       	pop	r14
    2108:	df 90       	pop	r13
    210a:	bf 90       	pop	r11
    210c:	af 90       	pop	r10
    210e:	9f 90       	pop	r9
    2110:	8f 90       	pop	r8
    2112:	08 95       	ret

00002114 <udd_attach>:
    2114:	cf 93       	push	r28
    2116:	cf b7       	in	r28, 0x3f	; 63
    2118:	f8 94       	cli
    211a:	81 e0       	ldi	r24, 0x01	; 1
    211c:	11 dd       	rcall	.-1502   	; 0x1b40 <udd_sleep_mode>
    211e:	ea ec       	ldi	r30, 0xCA	; 202
    2120:	f4 e0       	ldi	r31, 0x04	; 4
    2122:	80 e4       	ldi	r24, 0x40	; 64
    2124:	80 83       	st	Z, r24
    2126:	80 e2       	ldi	r24, 0x20	; 32
    2128:	80 83       	st	Z, r24
    212a:	e1 ec       	ldi	r30, 0xC1	; 193
    212c:	f4 e0       	ldi	r31, 0x04	; 4
    212e:	80 81       	ld	r24, Z
    2130:	81 60       	ori	r24, 0x01	; 1
    2132:	80 83       	st	Z, r24
    2134:	a9 ec       	ldi	r26, 0xC9	; 201
    2136:	b4 e0       	ldi	r27, 0x04	; 4
    2138:	8c 91       	ld	r24, X
    213a:	82 60       	ori	r24, 0x02	; 2
    213c:	8c 93       	st	X, r24
    213e:	e8 ec       	ldi	r30, 0xC8	; 200
    2140:	f4 e0       	ldi	r31, 0x04	; 4
    2142:	80 81       	ld	r24, Z
    2144:	80 64       	ori	r24, 0x40	; 64
    2146:	80 83       	st	Z, r24
    2148:	8c 91       	ld	r24, X
    214a:	81 60       	ori	r24, 0x01	; 1
    214c:	8c 93       	st	X, r24
    214e:	80 81       	ld	r24, Z
    2150:	80 68       	ori	r24, 0x80	; 128
    2152:	80 83       	st	Z, r24
    2154:	cf bf       	out	0x3f, r28	; 63
    2156:	cf 91       	pop	r28
    2158:	08 95       	ret

0000215a <udd_enable>:
    215a:	cf 93       	push	r28
    215c:	df 93       	push	r29
    215e:	c0 e6       	ldi	r28, 0x60	; 96
    2160:	d0 e0       	ldi	r29, 0x00	; 0
    2162:	18 82       	st	Y, r1
    2164:	80 e3       	ldi	r24, 0x30	; 48
    2166:	0e 94 37 08 	call	0x106e	; 0x106e <sysclk_enable_usb>
    216a:	e0 ec       	ldi	r30, 0xC0	; 192
    216c:	f4 e0       	ldi	r31, 0x04	; 4
    216e:	80 81       	ld	r24, Z
    2170:	80 64       	ori	r24, 0x40	; 64
    2172:	80 83       	st	Z, r24
    2174:	81 e0       	ldi	r24, 0x01	; 1
    2176:	88 83       	st	Y, r24
    2178:	cf b7       	in	r28, 0x3f	; 63
    217a:	f8 94       	cli
    217c:	80 e0       	ldi	r24, 0x00	; 0
    217e:	90 e0       	ldi	r25, 0x00	; 0
    2180:	fc 01       	movw	r30, r24
    2182:	ee 0f       	add	r30, r30
    2184:	ff 1f       	adc	r31, r31
    2186:	ee 0f       	add	r30, r30
    2188:	ff 1f       	adc	r31, r31
    218a:	ee 0f       	add	r30, r30
    218c:	ff 1f       	adc	r31, r31
    218e:	e0 50       	subi	r30, 0x00	; 0
    2190:	fe 4d       	sbci	r31, 0xDE	; 222
    2192:	11 8a       	std	Z+17, r1	; 0x11
    2194:	01 96       	adiw	r24, 0x01	; 1
    2196:	88 30       	cpi	r24, 0x08	; 8
    2198:	91 05       	cpc	r25, r1
    219a:	91 f7       	brne	.-28     	; 0x2180 <udd_enable+0x26>
    219c:	e5 e8       	ldi	r30, 0x85	; 133
    219e:	f1 e2       	ldi	r31, 0x21	; 33
    21a0:	80 81       	ld	r24, Z
    21a2:	8e 7f       	andi	r24, 0xFE	; 254
    21a4:	80 83       	st	Z, r24
    21a6:	ee e8       	ldi	r30, 0x8E	; 142
    21a8:	f1 e2       	ldi	r31, 0x21	; 33
    21aa:	80 81       	ld	r24, Z
    21ac:	8e 7f       	andi	r24, 0xFE	; 254
    21ae:	80 83       	st	Z, r24
    21b0:	e7 e9       	ldi	r30, 0x97	; 151
    21b2:	f1 e2       	ldi	r31, 0x21	; 33
    21b4:	80 81       	ld	r24, Z
    21b6:	8e 7f       	andi	r24, 0xFE	; 254
    21b8:	80 83       	st	Z, r24
    21ba:	e0 ea       	ldi	r30, 0xA0	; 160
    21bc:	f1 e2       	ldi	r31, 0x21	; 33
    21be:	80 81       	ld	r24, Z
    21c0:	8e 7f       	andi	r24, 0xFE	; 254
    21c2:	80 83       	st	Z, r24
    21c4:	e9 ea       	ldi	r30, 0xA9	; 169
    21c6:	f1 e2       	ldi	r31, 0x21	; 33
    21c8:	80 81       	ld	r24, Z
    21ca:	8e 7f       	andi	r24, 0xFE	; 254
    21cc:	80 83       	st	Z, r24
    21ce:	e2 eb       	ldi	r30, 0xB2	; 178
    21d0:	f1 e2       	ldi	r31, 0x21	; 33
    21d2:	80 81       	ld	r24, Z
    21d4:	8e 7f       	andi	r24, 0xFE	; 254
    21d6:	80 83       	st	Z, r24
    21d8:	6a e1       	ldi	r22, 0x1A	; 26
    21da:	70 e0       	ldi	r23, 0x00	; 0
    21dc:	82 e0       	ldi	r24, 0x02	; 2
    21de:	a6 dc       	rcall	.-1716   	; 0x1b2c <nvm_read_byte>
    21e0:	8f 3f       	cpi	r24, 0xFF	; 255
    21e2:	19 f0       	breq	.+6      	; 0x21ea <udd_enable+0x90>
    21e4:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    21e8:	03 c0       	rjmp	.+6      	; 0x21f0 <udd_enable+0x96>
    21ea:	8f e1       	ldi	r24, 0x1F	; 31
    21ec:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    21f0:	6b e1       	ldi	r22, 0x1B	; 27
    21f2:	70 e0       	ldi	r23, 0x00	; 0
    21f4:	82 e0       	ldi	r24, 0x02	; 2
    21f6:	9a dc       	rcall	.-1740   	; 0x1b2c <nvm_read_byte>
    21f8:	8f 3f       	cpi	r24, 0xFF	; 255
    21fa:	19 f0       	breq	.+6      	; 0x2202 <udd_enable+0xa8>
    21fc:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    2200:	03 c0       	rjmp	.+6      	; 0x2208 <udd_enable+0xae>
    2202:	8f e1       	ldi	r24, 0x1F	; 31
    2204:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    2208:	e0 ec       	ldi	r30, 0xC0	; 192
    220a:	f4 e0       	ldi	r31, 0x04	; 4
    220c:	80 81       	ld	r24, Z
    220e:	83 60       	ori	r24, 0x03	; 3
    2210:	80 83       	st	Z, r24
    2212:	80 81       	ld	r24, Z
    2214:	80 68       	ori	r24, 0x80	; 128
    2216:	80 83       	st	Z, r24
    2218:	80 81       	ld	r24, Z
    221a:	80 61       	ori	r24, 0x10	; 16
    221c:	80 83       	st	Z, r24
    221e:	80 e1       	ldi	r24, 0x10	; 16
    2220:	92 e2       	ldi	r25, 0x22	; 34
    2222:	86 83       	std	Z+6, r24	; 0x06
    2224:	97 83       	std	Z+7, r25	; 0x07
    2226:	80 81       	ld	r24, Z
    2228:	80 62       	ori	r24, 0x20	; 32
    222a:	80 83       	st	Z, r24
    222c:	8f ef       	ldi	r24, 0xFF	; 255
    222e:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    2232:	e8 ec       	ldi	r30, 0xC8	; 200
    2234:	f4 e0       	ldi	r31, 0x04	; 4
    2236:	80 81       	ld	r24, Z
    2238:	82 60       	ori	r24, 0x02	; 2
    223a:	80 83       	st	Z, r24
    223c:	10 92 54 22 	sts	0x2254, r1	; 0x802254 <udd_b_idle>
    2240:	80 91 4b 2c 	lds	r24, 0x2C4B	; 0x802c4b <sleepmgr_locks+0x5>
    2244:	8f 3f       	cpi	r24, 0xFF	; 255
    2246:	09 f4       	brne	.+2      	; 0x224a <udd_enable+0xf0>
    2248:	ff cf       	rjmp	.-2      	; 0x2248 <udd_enable+0xee>
    224a:	9f b7       	in	r25, 0x3f	; 63
    224c:	f8 94       	cli
    224e:	e6 e4       	ldi	r30, 0x46	; 70
    2250:	fc e2       	ldi	r31, 0x2C	; 44
    2252:	85 81       	ldd	r24, Z+5	; 0x05
    2254:	8f 5f       	subi	r24, 0xFF	; 255
    2256:	85 83       	std	Z+5, r24	; 0x05
    2258:	9f bf       	out	0x3f, r25	; 63
    225a:	5c df       	rcall	.-328    	; 0x2114 <udd_attach>
    225c:	cf bf       	out	0x3f, r28	; 63
    225e:	df 91       	pop	r29
    2260:	cf 91       	pop	r28
    2262:	08 95       	ret

00002264 <udd_set_address>:
    2264:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    2268:	08 95       	ret

0000226a <udd_getaddress>:
    226a:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    226e:	08 95       	ret

00002270 <udd_set_setup_payload>:
    2270:	ea e5       	ldi	r30, 0x5A	; 90
    2272:	f4 e2       	ldi	r31, 0x24	; 36
    2274:	80 87       	std	Z+8, r24	; 0x08
    2276:	91 87       	std	Z+9, r25	; 0x09
    2278:	62 87       	std	Z+10, r22	; 0x0a
    227a:	73 87       	std	Z+11, r23	; 0x0b
    227c:	08 95       	ret

0000227e <udd_ep_alloc>:
    227e:	28 2f       	mov	r18, r24
    2280:	2f 70       	andi	r18, 0x0F	; 15
    2282:	30 e0       	ldi	r19, 0x00	; 0
    2284:	22 0f       	add	r18, r18
    2286:	33 1f       	adc	r19, r19
    2288:	08 2e       	mov	r0, r24
    228a:	00 0c       	add	r0, r0
    228c:	99 0b       	sbc	r25, r25
    228e:	88 27       	eor	r24, r24
    2290:	99 0f       	add	r25, r25
    2292:	88 1f       	adc	r24, r24
    2294:	99 27       	eor	r25, r25
    2296:	82 0f       	add	r24, r18
    2298:	93 1f       	adc	r25, r19
    229a:	fc 01       	movw	r30, r24
    229c:	ee 0f       	add	r30, r30
    229e:	ff 1f       	adc	r31, r31
    22a0:	ee 0f       	add	r30, r30
    22a2:	ff 1f       	adc	r31, r31
    22a4:	ee 0f       	add	r30, r30
    22a6:	ff 1f       	adc	r31, r31
    22a8:	e0 50       	subi	r30, 0x00	; 0
    22aa:	fe 4d       	sbci	r31, 0xDE	; 222
    22ac:	21 89       	ldd	r18, Z+17	; 0x11
    22ae:	20 7c       	andi	r18, 0xC0	; 192
    22b0:	09 f0       	breq	.+2      	; 0x22b4 <udd_ep_alloc+0x36>
    22b2:	58 c0       	rjmp	.+176    	; 0x2364 <udd_ep_alloc+0xe6>
    22b4:	63 70       	andi	r22, 0x03	; 3
    22b6:	61 30       	cpi	r22, 0x01	; 1
    22b8:	11 f0       	breq	.+4      	; 0x22be <udd_ep_alloc+0x40>
    22ba:	18 f4       	brcc	.+6      	; 0x22c2 <udd_ep_alloc+0x44>
    22bc:	04 c0       	rjmp	.+8      	; 0x22c6 <udd_ep_alloc+0x48>
    22be:	20 ec       	ldi	r18, 0xC0	; 192
    22c0:	03 c0       	rjmp	.+6      	; 0x22c8 <udd_ep_alloc+0x4a>
    22c2:	20 e8       	ldi	r18, 0x80	; 128
    22c4:	01 c0       	rjmp	.+2      	; 0x22c8 <udd_ep_alloc+0x4a>
    22c6:	20 e4       	ldi	r18, 0x40	; 64
    22c8:	40 38       	cpi	r20, 0x80	; 128
    22ca:	51 05       	cpc	r21, r1
    22cc:	e9 f0       	breq	.+58     	; 0x2308 <udd_ep_alloc+0x8a>
    22ce:	50 f4       	brcc	.+20     	; 0x22e4 <udd_ep_alloc+0x66>
    22d0:	40 32       	cpi	r20, 0x20	; 32
    22d2:	51 05       	cpc	r21, r1
    22d4:	a9 f0       	breq	.+42     	; 0x2300 <udd_ep_alloc+0x82>
    22d6:	40 34       	cpi	r20, 0x40	; 64
    22d8:	51 05       	cpc	r21, r1
    22da:	a1 f0       	breq	.+40     	; 0x2304 <udd_ep_alloc+0x86>
    22dc:	40 31       	cpi	r20, 0x10	; 16
    22de:	51 05       	cpc	r21, r1
    22e0:	d9 f4       	brne	.+54     	; 0x2318 <udd_ep_alloc+0x9a>
    22e2:	0c c0       	rjmp	.+24     	; 0x22fc <udd_ep_alloc+0x7e>
    22e4:	41 15       	cp	r20, r1
    22e6:	32 e0       	ldi	r19, 0x02	; 2
    22e8:	53 07       	cpc	r21, r19
    22ea:	91 f0       	breq	.+36     	; 0x2310 <udd_ep_alloc+0x92>
    22ec:	4f 3f       	cpi	r20, 0xFF	; 255
    22ee:	33 e0       	ldi	r19, 0x03	; 3
    22f0:	53 07       	cpc	r21, r19
    22f2:	81 f0       	breq	.+32     	; 0x2314 <udd_ep_alloc+0x96>
    22f4:	41 15       	cp	r20, r1
    22f6:	51 40       	sbci	r21, 0x01	; 1
    22f8:	79 f4       	brne	.+30     	; 0x2318 <udd_ep_alloc+0x9a>
    22fa:	08 c0       	rjmp	.+16     	; 0x230c <udd_ep_alloc+0x8e>
    22fc:	41 e0       	ldi	r20, 0x01	; 1
    22fe:	0d c0       	rjmp	.+26     	; 0x231a <udd_ep_alloc+0x9c>
    2300:	42 e0       	ldi	r20, 0x02	; 2
    2302:	0b c0       	rjmp	.+22     	; 0x231a <udd_ep_alloc+0x9c>
    2304:	43 e0       	ldi	r20, 0x03	; 3
    2306:	09 c0       	rjmp	.+18     	; 0x231a <udd_ep_alloc+0x9c>
    2308:	44 e0       	ldi	r20, 0x04	; 4
    230a:	07 c0       	rjmp	.+14     	; 0x231a <udd_ep_alloc+0x9c>
    230c:	45 e0       	ldi	r20, 0x05	; 5
    230e:	05 c0       	rjmp	.+10     	; 0x231a <udd_ep_alloc+0x9c>
    2310:	46 e0       	ldi	r20, 0x06	; 6
    2312:	03 c0       	rjmp	.+6      	; 0x231a <udd_ep_alloc+0x9c>
    2314:	47 e0       	ldi	r20, 0x07	; 7
    2316:	01 c0       	rjmp	.+2      	; 0x231a <udd_ep_alloc+0x9c>
    2318:	40 e0       	ldi	r20, 0x00	; 0
    231a:	fc 01       	movw	r30, r24
    231c:	ee 0f       	add	r30, r30
    231e:	ff 1f       	adc	r31, r31
    2320:	ee 0f       	add	r30, r30
    2322:	ff 1f       	adc	r31, r31
    2324:	ee 0f       	add	r30, r30
    2326:	ff 1f       	adc	r31, r31
    2328:	e0 50       	subi	r30, 0x00	; 0
    232a:	fe 4d       	sbci	r31, 0xDE	; 222
    232c:	11 8a       	std	Z+17, r1	; 0x11
    232e:	dc 01       	movw	r26, r24
    2330:	aa 0f       	add	r26, r26
    2332:	bb 1f       	adc	r27, r27
    2334:	aa 0f       	add	r26, r26
    2336:	bb 1f       	adc	r27, r27
    2338:	aa 0f       	add	r26, r26
    233a:	bb 1f       	adc	r27, r27
    233c:	a0 5f       	subi	r26, 0xF0	; 240
    233e:	bd 4d       	sbci	r27, 0xDD	; 221
    2340:	36 e0       	ldi	r19, 0x06	; 6
    2342:	3c 93       	st	X, r19
    2344:	24 2b       	or	r18, r20
    2346:	21 8b       	std	Z+17, r18	; 0x11
    2348:	88 0f       	add	r24, r24
    234a:	99 1f       	adc	r25, r25
    234c:	88 0f       	add	r24, r24
    234e:	99 1f       	adc	r25, r25
    2350:	88 0f       	add	r24, r24
    2352:	99 1f       	adc	r25, r25
    2354:	fc 01       	movw	r30, r24
    2356:	e0 50       	subi	r30, 0x00	; 0
    2358:	fe 4d       	sbci	r31, 0xDE	; 222
    235a:	81 89       	ldd	r24, Z+17	; 0x11
    235c:	80 62       	ori	r24, 0x20	; 32
    235e:	81 8b       	std	Z+17, r24	; 0x11
    2360:	81 e0       	ldi	r24, 0x01	; 1
    2362:	08 95       	ret
    2364:	80 e0       	ldi	r24, 0x00	; 0
    2366:	08 95       	ret

00002368 <udd_ep_is_halted>:
    2368:	e8 2f       	mov	r30, r24
    236a:	ef 70       	andi	r30, 0x0F	; 15
    236c:	f0 e0       	ldi	r31, 0x00	; 0
    236e:	ee 0f       	add	r30, r30
    2370:	ff 1f       	adc	r31, r31
    2372:	08 2e       	mov	r0, r24
    2374:	00 0c       	add	r0, r0
    2376:	99 0b       	sbc	r25, r25
    2378:	88 27       	eor	r24, r24
    237a:	99 0f       	add	r25, r25
    237c:	88 1f       	adc	r24, r24
    237e:	99 27       	eor	r25, r25
    2380:	e8 0f       	add	r30, r24
    2382:	f9 1f       	adc	r31, r25
    2384:	ee 0f       	add	r30, r30
    2386:	ff 1f       	adc	r31, r31
    2388:	ee 0f       	add	r30, r30
    238a:	ff 1f       	adc	r31, r31
    238c:	ee 0f       	add	r30, r30
    238e:	ff 1f       	adc	r31, r31
    2390:	e0 50       	subi	r30, 0x00	; 0
    2392:	fe 4d       	sbci	r31, 0xDE	; 222
    2394:	81 89       	ldd	r24, Z+17	; 0x11
    2396:	82 fb       	bst	r24, 2
    2398:	88 27       	eor	r24, r24
    239a:	80 f9       	bld	r24, 0
    239c:	08 95       	ret

0000239e <udd_ep_clear_halt>:
    239e:	28 2f       	mov	r18, r24
    23a0:	2f 70       	andi	r18, 0x0F	; 15
    23a2:	30 e0       	ldi	r19, 0x00	; 0
    23a4:	a9 01       	movw	r20, r18
    23a6:	44 0f       	add	r20, r20
    23a8:	55 1f       	adc	r21, r21
    23aa:	28 2f       	mov	r18, r24
    23ac:	08 2e       	mov	r0, r24
    23ae:	00 0c       	add	r0, r0
    23b0:	33 0b       	sbc	r19, r19
    23b2:	22 27       	eor	r18, r18
    23b4:	33 0f       	add	r19, r19
    23b6:	22 1f       	adc	r18, r18
    23b8:	33 27       	eor	r19, r19
    23ba:	24 0f       	add	r18, r20
    23bc:	35 1f       	adc	r19, r21
    23be:	f9 01       	movw	r30, r18
    23c0:	ee 0f       	add	r30, r30
    23c2:	ff 1f       	adc	r31, r31
    23c4:	ee 0f       	add	r30, r30
    23c6:	ff 1f       	adc	r31, r31
    23c8:	ee 0f       	add	r30, r30
    23ca:	ff 1f       	adc	r31, r31
    23cc:	e0 50       	subi	r30, 0x00	; 0
    23ce:	fe 4d       	sbci	r31, 0xDE	; 222
    23d0:	91 89       	ldd	r25, Z+17	; 0x11
    23d2:	92 ff       	sbrs	r25, 2
    23d4:	17 c0       	rjmp	.+46     	; 0x2404 <udd_ep_clear_halt+0x66>
    23d6:	22 0f       	add	r18, r18
    23d8:	33 1f       	adc	r19, r19
    23da:	22 0f       	add	r18, r18
    23dc:	33 1f       	adc	r19, r19
    23de:	22 0f       	add	r18, r18
    23e0:	33 1f       	adc	r19, r19
    23e2:	f9 01       	movw	r30, r18
    23e4:	e0 50       	subi	r30, 0x00	; 0
    23e6:	fe 4d       	sbci	r31, 0xDE	; 222
    23e8:	91 89       	ldd	r25, Z+17	; 0x11
    23ea:	9b 7f       	andi	r25, 0xFB	; 251
    23ec:	91 8b       	std	Z+17, r25	; 0x11
    23ee:	ae dc       	rcall	.-1700   	; 0x1d4c <udd_ep_get_job>
    23f0:	fc 01       	movw	r30, r24
    23f2:	80 81       	ld	r24, Z
    23f4:	80 ff       	sbrs	r24, 0
    23f6:	06 c0       	rjmp	.+12     	; 0x2404 <udd_ep_clear_halt+0x66>
    23f8:	8e 7f       	andi	r24, 0xFE	; 254
    23fa:	80 83       	st	Z, r24
    23fc:	07 80       	ldd	r0, Z+7	; 0x07
    23fe:	f0 85       	ldd	r31, Z+8	; 0x08
    2400:	e0 2d       	mov	r30, r0
    2402:	09 95       	icall
    2404:	81 e0       	ldi	r24, 0x01	; 1
    2406:	08 95       	ret

00002408 <udd_ep_run>:
    2408:	7f 92       	push	r7
    240a:	8f 92       	push	r8
    240c:	9f 92       	push	r9
    240e:	af 92       	push	r10
    2410:	bf 92       	push	r11
    2412:	cf 92       	push	r12
    2414:	df 92       	push	r13
    2416:	ef 92       	push	r14
    2418:	ff 92       	push	r15
    241a:	0f 93       	push	r16
    241c:	1f 93       	push	r17
    241e:	cf 93       	push	r28
    2420:	df 93       	push	r29
    2422:	98 2e       	mov	r9, r24
    2424:	86 2e       	mov	r8, r22
    2426:	6a 01       	movw	r12, r20
    2428:	79 01       	movw	r14, r18
    242a:	90 dc       	rcall	.-1760   	; 0x1d4c <udd_ep_get_job>
    242c:	5c 01       	movw	r10, r24
    242e:	79 2c       	mov	r7, r9
    2430:	77 1c       	adc	r7, r7
    2432:	77 24       	eor	r7, r7
    2434:	77 1c       	adc	r7, r7
    2436:	c9 2d       	mov	r28, r9
    2438:	cf 70       	andi	r28, 0x0F	; 15
    243a:	d0 e0       	ldi	r29, 0x00	; 0
    243c:	cc 0f       	add	r28, r28
    243e:	dd 1f       	adc	r29, r29
    2440:	c7 0d       	add	r28, r7
    2442:	d1 1d       	adc	r29, r1
    2444:	fe 01       	movw	r30, r28
    2446:	ee 0f       	add	r30, r30
    2448:	ff 1f       	adc	r31, r31
    244a:	ee 0f       	add	r30, r30
    244c:	ff 1f       	adc	r31, r31
    244e:	ee 0f       	add	r30, r30
    2450:	ff 1f       	adc	r31, r31
    2452:	e0 50       	subi	r30, 0x00	; 0
    2454:	fe 4d       	sbci	r31, 0xDE	; 222
    2456:	81 89       	ldd	r24, Z+17	; 0x11
    2458:	80 7c       	andi	r24, 0xC0	; 192
    245a:	09 f4       	brne	.+2      	; 0x245e <udd_ep_run+0x56>
    245c:	7d c0       	rjmp	.+250    	; 0x2558 <udd_ep_run+0x150>
    245e:	fe 01       	movw	r30, r28
    2460:	ee 0f       	add	r30, r30
    2462:	ff 1f       	adc	r31, r31
    2464:	ee 0f       	add	r30, r30
    2466:	ff 1f       	adc	r31, r31
    2468:	ee 0f       	add	r30, r30
    246a:	ff 1f       	adc	r31, r31
    246c:	e0 50       	subi	r30, 0x00	; 0
    246e:	fe 4d       	sbci	r31, 0xDE	; 222
    2470:	81 89       	ldd	r24, Z+17	; 0x11
    2472:	80 7c       	andi	r24, 0xC0	; 192
    2474:	80 3c       	cpi	r24, 0xC0	; 192
    2476:	61 f0       	breq	.+24     	; 0x2490 <udd_ep_run+0x88>
    2478:	fe 01       	movw	r30, r28
    247a:	ee 0f       	add	r30, r30
    247c:	ff 1f       	adc	r31, r31
    247e:	ee 0f       	add	r30, r30
    2480:	ff 1f       	adc	r31, r31
    2482:	ee 0f       	add	r30, r30
    2484:	ff 1f       	adc	r31, r31
    2486:	e0 50       	subi	r30, 0x00	; 0
    2488:	fe 4d       	sbci	r31, 0xDE	; 222
    248a:	81 89       	ldd	r24, Z+17	; 0x11
    248c:	82 fd       	sbrc	r24, 2
    248e:	66 c0       	rjmp	.+204    	; 0x255c <udd_ep_run+0x154>
    2490:	8f b7       	in	r24, 0x3f	; 63
    2492:	f8 94       	cli
    2494:	f5 01       	movw	r30, r10
    2496:	90 81       	ld	r25, Z
    2498:	90 ff       	sbrs	r25, 0
    249a:	03 c0       	rjmp	.+6      	; 0x24a2 <udd_ep_run+0x9a>
    249c:	8f bf       	out	0x3f, r24	; 63
    249e:	71 2c       	mov	r7, r1
    24a0:	5e c0       	rjmp	.+188    	; 0x255e <udd_ep_run+0x156>
    24a2:	f5 01       	movw	r30, r10
    24a4:	90 81       	ld	r25, Z
    24a6:	91 60       	ori	r25, 0x01	; 1
    24a8:	90 83       	st	Z, r25
    24aa:	8f bf       	out	0x3f, r24	; 63
    24ac:	c1 82       	std	Z+1, r12	; 0x01
    24ae:	d2 82       	std	Z+2, r13	; 0x02
    24b0:	e3 82       	std	Z+3, r14	; 0x03
    24b2:	f4 82       	std	Z+4, r15	; 0x04
    24b4:	15 82       	std	Z+5, r1	; 0x05
    24b6:	16 82       	std	Z+6, r1	; 0x06
    24b8:	07 83       	std	Z+7, r16	; 0x07
    24ba:	10 87       	std	Z+8, r17	; 0x08
    24bc:	81 10       	cpse	r8, r1
    24be:	06 c0       	rjmp	.+12     	; 0x24cc <udd_ep_run+0xc4>
    24c0:	91 e0       	ldi	r25, 0x01	; 1
    24c2:	e1 14       	cp	r14, r1
    24c4:	f1 04       	cpc	r15, r1
    24c6:	19 f0       	breq	.+6      	; 0x24ce <udd_ep_run+0xc6>
    24c8:	90 e0       	ldi	r25, 0x00	; 0
    24ca:	01 c0       	rjmp	.+2      	; 0x24ce <udd_ep_run+0xc6>
    24cc:	91 e0       	ldi	r25, 0x01	; 1
    24ce:	f5 01       	movw	r30, r10
    24d0:	80 81       	ld	r24, Z
    24d2:	90 fb       	bst	r25, 0
    24d4:	81 f9       	bld	r24, 1
    24d6:	8b 7f       	andi	r24, 0xFB	; 251
    24d8:	80 83       	st	Z, r24
    24da:	77 20       	and	r7, r7
    24dc:	59 f0       	breq	.+22     	; 0x24f4 <udd_ep_run+0xec>
    24de:	cc 0f       	add	r28, r28
    24e0:	dd 1f       	adc	r29, r29
    24e2:	cc 0f       	add	r28, r28
    24e4:	dd 1f       	adc	r29, r29
    24e6:	cc 0f       	add	r28, r28
    24e8:	dd 1f       	adc	r29, r29
    24ea:	c0 50       	subi	r28, 0x00	; 0
    24ec:	de 4d       	sbci	r29, 0xDE	; 222
    24ee:	1e 8a       	std	Y+22, r1	; 0x16
    24f0:	1f 8a       	std	Y+23, r1	; 0x17
    24f2:	2d c0       	rjmp	.+90     	; 0x254e <udd_ep_run+0x146>
    24f4:	fe 01       	movw	r30, r28
    24f6:	ee 0f       	add	r30, r30
    24f8:	ff 1f       	adc	r31, r31
    24fa:	ee 0f       	add	r30, r30
    24fc:	ff 1f       	adc	r31, r31
    24fe:	ee 0f       	add	r30, r30
    2500:	ff 1f       	adc	r31, r31
    2502:	e0 50       	subi	r30, 0x00	; 0
    2504:	fe 4d       	sbci	r31, 0xDE	; 222
    2506:	81 89       	ldd	r24, Z+17	; 0x11
    2508:	80 7c       	andi	r24, 0xC0	; 192
    250a:	80 3c       	cpi	r24, 0xC0	; 192
    250c:	a1 f4       	brne	.+40     	; 0x2536 <udd_ep_run+0x12e>
    250e:	ce 01       	movw	r24, r28
    2510:	88 0f       	add	r24, r24
    2512:	99 1f       	adc	r25, r25
    2514:	88 0f       	add	r24, r24
    2516:	99 1f       	adc	r25, r25
    2518:	88 0f       	add	r24, r24
    251a:	99 1f       	adc	r25, r25
    251c:	80 5f       	subi	r24, 0xF0	; 240
    251e:	9d 4d       	sbci	r25, 0xDD	; 221
    2520:	ef db       	rcall	.-2082   	; 0x1d00 <udd_ep_get_size>
    2522:	bc 01       	movw	r22, r24
    2524:	c7 01       	movw	r24, r14
    2526:	60 d2       	rcall	.+1216   	; 0x29e8 <__udivmodhi4>
    2528:	89 2b       	or	r24, r25
    252a:	29 f0       	breq	.+10     	; 0x2536 <udd_ep_run+0x12e>
    252c:	f5 01       	movw	r30, r10
    252e:	80 81       	ld	r24, Z
    2530:	8e 7f       	andi	r24, 0xFE	; 254
    2532:	80 83       	st	Z, r24
    2534:	14 c0       	rjmp	.+40     	; 0x255e <udd_ep_run+0x156>
    2536:	cc 0f       	add	r28, r28
    2538:	dd 1f       	adc	r29, r29
    253a:	cc 0f       	add	r28, r28
    253c:	dd 1f       	adc	r29, r29
    253e:	cc 0f       	add	r28, r28
    2540:	dd 1f       	adc	r29, r29
    2542:	c0 50       	subi	r28, 0x00	; 0
    2544:	de 4d       	sbci	r29, 0xDE	; 222
    2546:	1a 8a       	std	Y+18, r1	; 0x12
    2548:	1b 8a       	std	Y+19, r1	; 0x13
    254a:	1e 8a       	std	Y+22, r1	; 0x16
    254c:	1f 8a       	std	Y+23, r1	; 0x17
    254e:	89 2d       	mov	r24, r9
    2550:	87 dc       	rcall	.-1778   	; 0x1e60 <udd_ep_trans_complet>
    2552:	77 24       	eor	r7, r7
    2554:	73 94       	inc	r7
    2556:	03 c0       	rjmp	.+6      	; 0x255e <udd_ep_run+0x156>
    2558:	71 2c       	mov	r7, r1
    255a:	01 c0       	rjmp	.+2      	; 0x255e <udd_ep_run+0x156>
    255c:	71 2c       	mov	r7, r1
    255e:	87 2d       	mov	r24, r7
    2560:	df 91       	pop	r29
    2562:	cf 91       	pop	r28
    2564:	1f 91       	pop	r17
    2566:	0f 91       	pop	r16
    2568:	ff 90       	pop	r15
    256a:	ef 90       	pop	r14
    256c:	df 90       	pop	r13
    256e:	cf 90       	pop	r12
    2570:	bf 90       	pop	r11
    2572:	af 90       	pop	r10
    2574:	9f 90       	pop	r9
    2576:	8f 90       	pop	r8
    2578:	7f 90       	pop	r7
    257a:	08 95       	ret

0000257c <udd_ep_abort>:
    257c:	ff 92       	push	r15
    257e:	0f 93       	push	r16
    2580:	1f 93       	push	r17
    2582:	cf 93       	push	r28
    2584:	df 93       	push	r29
    2586:	18 2f       	mov	r17, r24
    2588:	f8 2e       	mov	r15, r24
    258a:	ff 1c       	adc	r15, r15
    258c:	ff 24       	eor	r15, r15
    258e:	ff 1c       	adc	r15, r15
    2590:	c8 2f       	mov	r28, r24
    2592:	cf 70       	andi	r28, 0x0F	; 15
    2594:	d0 e0       	ldi	r29, 0x00	; 0
    2596:	cc 0f       	add	r28, r28
    2598:	dd 1f       	adc	r29, r29
    259a:	cf 0d       	add	r28, r15
    259c:	d1 1d       	adc	r29, r1
    259e:	d6 db       	rcall	.-2132   	; 0x1d4c <udd_ep_get_job>
    25a0:	dc 01       	movw	r26, r24
    25a2:	fe 01       	movw	r30, r28
    25a4:	ee 0f       	add	r30, r30
    25a6:	ff 1f       	adc	r31, r31
    25a8:	ee 0f       	add	r30, r30
    25aa:	ff 1f       	adc	r31, r31
    25ac:	ee 0f       	add	r30, r30
    25ae:	ff 1f       	adc	r31, r31
    25b0:	e0 5f       	subi	r30, 0xF0	; 240
    25b2:	fd 4d       	sbci	r31, 0xDD	; 221
    25b4:	02 e0       	ldi	r16, 0x02	; 2
    25b6:	05 93       	las	Z, r16
    25b8:	8c 91       	ld	r24, X
    25ba:	80 ff       	sbrs	r24, 0
    25bc:	22 c0       	rjmp	.+68     	; 0x2602 <udd_ep_abort+0x86>
    25be:	8e 7f       	andi	r24, 0xFE	; 254
    25c0:	8c 93       	st	X, r24
    25c2:	17 96       	adiw	r26, 0x07	; 7
    25c4:	ed 91       	ld	r30, X+
    25c6:	fc 91       	ld	r31, X
    25c8:	18 97       	sbiw	r26, 0x08	; 8
    25ca:	30 97       	sbiw	r30, 0x00	; 0
    25cc:	d1 f0       	breq	.+52     	; 0x2602 <udd_ep_abort+0x86>
    25ce:	ff 20       	and	r15, r15
    25d0:	59 f0       	breq	.+22     	; 0x25e8 <udd_ep_abort+0x6c>
    25d2:	cc 0f       	add	r28, r28
    25d4:	dd 1f       	adc	r29, r29
    25d6:	cc 0f       	add	r28, r28
    25d8:	dd 1f       	adc	r29, r29
    25da:	cc 0f       	add	r28, r28
    25dc:	dd 1f       	adc	r29, r29
    25de:	c0 50       	subi	r28, 0x00	; 0
    25e0:	de 4d       	sbci	r29, 0xDE	; 222
    25e2:	6e 89       	ldd	r22, Y+22	; 0x16
    25e4:	7f 89       	ldd	r23, Y+23	; 0x17
    25e6:	0a c0       	rjmp	.+20     	; 0x25fc <udd_ep_abort+0x80>
    25e8:	cc 0f       	add	r28, r28
    25ea:	dd 1f       	adc	r29, r29
    25ec:	cc 0f       	add	r28, r28
    25ee:	dd 1f       	adc	r29, r29
    25f0:	cc 0f       	add	r28, r28
    25f2:	dd 1f       	adc	r29, r29
    25f4:	c0 50       	subi	r28, 0x00	; 0
    25f6:	de 4d       	sbci	r29, 0xDE	; 222
    25f8:	6a 89       	ldd	r22, Y+18	; 0x12
    25fa:	7b 89       	ldd	r23, Y+19	; 0x13
    25fc:	41 2f       	mov	r20, r17
    25fe:	81 e0       	ldi	r24, 0x01	; 1
    2600:	09 95       	icall
    2602:	df 91       	pop	r29
    2604:	cf 91       	pop	r28
    2606:	1f 91       	pop	r17
    2608:	0f 91       	pop	r16
    260a:	ff 90       	pop	r15
    260c:	08 95       	ret

0000260e <udd_ep_free>:
    260e:	cf 93       	push	r28
    2610:	c8 2f       	mov	r28, r24
    2612:	b4 df       	rcall	.-152    	; 0x257c <udd_ep_abort>
    2614:	ec 2f       	mov	r30, r28
    2616:	ef 70       	andi	r30, 0x0F	; 15
    2618:	f0 e0       	ldi	r31, 0x00	; 0
    261a:	ee 0f       	add	r30, r30
    261c:	ff 1f       	adc	r31, r31
    261e:	8c 2f       	mov	r24, r28
    2620:	cc 0f       	add	r28, r28
    2622:	99 0b       	sbc	r25, r25
    2624:	88 27       	eor	r24, r24
    2626:	99 0f       	add	r25, r25
    2628:	88 1f       	adc	r24, r24
    262a:	99 27       	eor	r25, r25
    262c:	e8 0f       	add	r30, r24
    262e:	f9 1f       	adc	r31, r25
    2630:	ee 0f       	add	r30, r30
    2632:	ff 1f       	adc	r31, r31
    2634:	ee 0f       	add	r30, r30
    2636:	ff 1f       	adc	r31, r31
    2638:	ee 0f       	add	r30, r30
    263a:	ff 1f       	adc	r31, r31
    263c:	e0 50       	subi	r30, 0x00	; 0
    263e:	fe 4d       	sbci	r31, 0xDE	; 222
    2640:	11 8a       	std	Z+17, r1	; 0x11
    2642:	cf 91       	pop	r28
    2644:	08 95       	ret

00002646 <udd_ep_set_halt>:
    2646:	0f 93       	push	r16
    2648:	e8 2f       	mov	r30, r24
    264a:	ef 70       	andi	r30, 0x0F	; 15
    264c:	f0 e0       	ldi	r31, 0x00	; 0
    264e:	ee 0f       	add	r30, r30
    2650:	ff 1f       	adc	r31, r31
    2652:	28 2f       	mov	r18, r24
    2654:	08 2e       	mov	r0, r24
    2656:	00 0c       	add	r0, r0
    2658:	33 0b       	sbc	r19, r19
    265a:	22 27       	eor	r18, r18
    265c:	33 0f       	add	r19, r19
    265e:	22 1f       	adc	r18, r18
    2660:	33 27       	eor	r19, r19
    2662:	e2 0f       	add	r30, r18
    2664:	f3 1f       	adc	r31, r19
    2666:	df 01       	movw	r26, r30
    2668:	aa 0f       	add	r26, r26
    266a:	bb 1f       	adc	r27, r27
    266c:	aa 0f       	add	r26, r26
    266e:	bb 1f       	adc	r27, r27
    2670:	aa 0f       	add	r26, r26
    2672:	bb 1f       	adc	r27, r27
    2674:	a0 50       	subi	r26, 0x00	; 0
    2676:	be 4d       	sbci	r27, 0xDE	; 222
    2678:	51 96       	adiw	r26, 0x11	; 17
    267a:	9c 91       	ld	r25, X
    267c:	51 97       	sbiw	r26, 0x11	; 17
    267e:	94 60       	ori	r25, 0x04	; 4
    2680:	51 96       	adiw	r26, 0x11	; 17
    2682:	9c 93       	st	X, r25
    2684:	ee 0f       	add	r30, r30
    2686:	ff 1f       	adc	r31, r31
    2688:	ee 0f       	add	r30, r30
    268a:	ff 1f       	adc	r31, r31
    268c:	ee 0f       	add	r30, r30
    268e:	ff 1f       	adc	r31, r31
    2690:	e0 5f       	subi	r30, 0xF0	; 240
    2692:	fd 4d       	sbci	r31, 0xDD	; 221
    2694:	01 e0       	ldi	r16, 0x01	; 1
    2696:	06 93       	lac	Z, r16
    2698:	71 df       	rcall	.-286    	; 0x257c <udd_ep_abort>
    269a:	81 e0       	ldi	r24, 0x01	; 1
    269c:	0f 91       	pop	r16
    269e:	08 95       	ret

000026a0 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    26a0:	1f 92       	push	r1
    26a2:	0f 92       	push	r0
    26a4:	0f b6       	in	r0, 0x3f	; 63
    26a6:	0f 92       	push	r0
    26a8:	11 24       	eor	r1, r1
    26aa:	0f 93       	push	r16
    26ac:	2f 93       	push	r18
    26ae:	3f 93       	push	r19
    26b0:	4f 93       	push	r20
    26b2:	5f 93       	push	r21
    26b4:	6f 93       	push	r22
    26b6:	7f 93       	push	r23
    26b8:	8f 93       	push	r24
    26ba:	9f 93       	push	r25
    26bc:	af 93       	push	r26
    26be:	bf 93       	push	r27
    26c0:	ef 93       	push	r30
    26c2:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    26c4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    26c8:	88 23       	and	r24, r24
    26ca:	44 f4       	brge	.+16     	; 0x26dc <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    26cc:	80 e8       	ldi	r24, 0x80	; 128
    26ce:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    26d2:	0e 94 de 09 	call	0x13bc	; 0x13bc <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    26d6:	0e 94 b7 01 	call	0x36e	; 0x36e <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    26da:	8a c0       	rjmp	.+276    	; 0x27f0 <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    26dc:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    26e0:	82 ff       	sbrs	r24, 2
    26e2:	20 c0       	rjmp	.+64     	; 0x2724 <__vector_125+0x84>
		udd_ack_underflow_event();
    26e4:	84 e0       	ldi	r24, 0x04	; 4
    26e6:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    26ea:	80 91 18 22 	lds	r24, 0x2218	; 0x802218 <udd_sram+0x18>
    26ee:	86 ff       	sbrs	r24, 6
    26f0:	7f c0       	rjmp	.+254    	; 0x27f0 <__vector_125+0x150>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    26f2:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    26f6:	81 fd       	sbrc	r24, 1
    26f8:	7b c0       	rjmp	.+246    	; 0x27f0 <__vector_125+0x150>
    26fa:	43 db       	rcall	.-2426   	; 0x1d82 <udd_ctrl_interrupt_tc_setup>
    26fc:	81 11       	cpse	r24, r1
    26fe:	78 c0       	rjmp	.+240    	; 0x27f0 <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2700:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    2704:	81 30       	cpi	r24, 0x01	; 1
    2706:	11 f4       	brne	.+4      	; 0x270c <__vector_125+0x6c>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    2708:	79 da       	rcall	.-2830   	; 0x1bfc <udd_ctrl_send_zlp_in>
    270a:	72 c0       	rjmp	.+228    	; 0x27f0 <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    270c:	84 30       	cpi	r24, 0x04	; 4
    270e:	09 f0       	breq	.+2      	; 0x2712 <__vector_125+0x72>
    2710:	6f c0       	rjmp	.+222    	; 0x27f0 <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    2712:	e9 e1       	ldi	r30, 0x19	; 25
    2714:	f2 e2       	ldi	r31, 0x22	; 34
    2716:	04 e0       	ldi	r16, 0x04	; 4
    2718:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    271a:	e1 e1       	ldi	r30, 0x11	; 17
    271c:	f2 e2       	ldi	r31, 0x22	; 34
    271e:	04 e0       	ldi	r16, 0x04	; 4
    2720:	05 93       	las	Z, r16
    2722:	66 c0       	rjmp	.+204    	; 0x27f0 <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    2724:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2728:	81 ff       	sbrs	r24, 1
    272a:	5d c0       	rjmp	.+186    	; 0x27e6 <__vector_125+0x146>
		udd_ack_overflow_event();
    272c:	82 e0       	ldi	r24, 0x02	; 2
    272e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    2732:	80 91 10 22 	lds	r24, 0x2210	; 0x802210 <udd_sram+0x10>
    2736:	86 ff       	sbrs	r24, 6
    2738:	5b c0       	rjmp	.+182    	; 0x27f0 <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    273a:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    273e:	81 fd       	sbrc	r24, 1
    2740:	57 c0       	rjmp	.+174    	; 0x27f0 <__vector_125+0x150>
    2742:	1f db       	rcall	.-2498   	; 0x1d82 <udd_ctrl_interrupt_tc_setup>
    2744:	81 11       	cpse	r24, r1
    2746:	54 c0       	rjmp	.+168    	; 0x27f0 <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    2748:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    274c:	82 30       	cpi	r24, 0x02	; 2
    274e:	41 f4       	brne	.+16     	; 0x2760 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2750:	84 e0       	ldi	r24, 0x04	; 4
    2752:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    2756:	e0 e1       	ldi	r30, 0x10	; 16
    2758:	f2 e2       	ldi	r31, 0x22	; 34
    275a:	02 e0       	ldi	r16, 0x02	; 2
    275c:	06 93       	lac	Z, r16
    275e:	48 c0       	rjmp	.+144    	; 0x27f0 <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2760:	83 30       	cpi	r24, 0x03	; 3
    2762:	09 f0       	breq	.+2      	; 0x2766 <__vector_125+0xc6>
    2764:	45 c0       	rjmp	.+138    	; 0x27f0 <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    2766:	e9 e1       	ldi	r30, 0x19	; 25
    2768:	f2 e2       	ldi	r31, 0x22	; 34
    276a:	04 e0       	ldi	r16, 0x04	; 4
    276c:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    276e:	e1 e1       	ldi	r30, 0x11	; 17
    2770:	f2 e2       	ldi	r31, 0x22	; 34
    2772:	04 e0       	ldi	r16, 0x04	; 4
    2774:	05 93       	las	Z, r16
    2776:	3c c0       	rjmp	.+120    	; 0x27f0 <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    2778:	80 e1       	ldi	r24, 0x10	; 16
    277a:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    277e:	81 e0       	ldi	r24, 0x01	; 1
    2780:	fd de       	rcall	.-518    	; 0x257c <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    2782:	81 e8       	ldi	r24, 0x81	; 129
    2784:	fb de       	rcall	.-522    	; 0x257c <udd_ep_abort>
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    2786:	82 e0       	ldi	r24, 0x02	; 2
    2788:	f9 de       	rcall	.-526    	; 0x257c <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    278a:	82 e8       	ldi	r24, 0x82	; 130
    278c:	f7 de       	rcall	.-530    	; 0x257c <udd_ep_abort>
		}
#endif
		udc_reset();
    278e:	0e 94 b9 09 	call	0x1372	; 0x1372 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    2792:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    2796:	e0 e0       	ldi	r30, 0x00	; 0
    2798:	f2 e2       	ldi	r31, 0x22	; 34
    279a:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    279c:	96 e0       	ldi	r25, 0x06	; 6
    279e:	90 8b       	std	Z+16, r25	; 0x10
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    27a0:	83 e4       	ldi	r24, 0x43	; 67
    27a2:	81 8b       	std	Z+17, r24	; 0x11
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    27a4:	11 8e       	std	Z+25, r1	; 0x19
	udd_endpoint_clear_status(ep_ctrl);
    27a6:	90 8f       	std	Z+24, r25	; 0x18
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    27a8:	81 8f       	std	Z+25, r24	; 0x19
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    27aa:	8b eb       	ldi	r24, 0xBB	; 187
    27ac:	91 e2       	ldi	r25, 0x21	; 33
    27ae:	84 8b       	std	Z+20, r24	; 0x14
    27b0:	95 8b       	std	Z+21, r25	; 0x15
		// Reset endpoint control management
		udd_ctrl_init();
    27b2:	ef d9       	rcall	.-3106   	; 0x1b92 <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    27b4:	1d c0       	rjmp	.+58     	; 0x27f0 <__vector_125+0x150>
	}

	if (udd_is_suspend_event()) {
    27b6:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    27ba:	86 ff       	sbrs	r24, 6
    27bc:	08 c0       	rjmp	.+16     	; 0x27ce <__vector_125+0x12e>
		udd_ack_suspend_event();
    27be:	80 e4       	ldi	r24, 0x40	; 64
    27c0:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    27c4:	80 e0       	ldi	r24, 0x00	; 0
    27c6:	bc d9       	rcall	.-3208   	; 0x1b40 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    27c8:	0e 94 b5 01 	call	0x36a	; 0x36a <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    27cc:	11 c0       	rjmp	.+34     	; 0x27f0 <__vector_125+0x150>
	}

	if (udd_is_resume_event()) {
    27ce:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    27d2:	85 ff       	sbrs	r24, 5
    27d4:	0d c0       	rjmp	.+26     	; 0x27f0 <__vector_125+0x150>
		udd_ack_resume_event();
    27d6:	80 e2       	ldi	r24, 0x20	; 32
    27d8:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    27dc:	81 e0       	ldi	r24, 0x01	; 1
    27de:	b0 d9       	rcall	.-3232   	; 0x1b40 <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    27e0:	0e 94 b6 01 	call	0x36c	; 0x36c <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
    27e4:	05 c0       	rjmp	.+10     	; 0x27f0 <__vector_125+0x150>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    27e6:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    27ea:	84 fd       	sbrc	r24, 4
    27ec:	c5 cf       	rjmp	.-118    	; 0x2778 <__vector_125+0xd8>
    27ee:	e3 cf       	rjmp	.-58     	; 0x27b6 <__vector_125+0x116>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    27f0:	ff 91       	pop	r31
    27f2:	ef 91       	pop	r30
    27f4:	bf 91       	pop	r27
    27f6:	af 91       	pop	r26
    27f8:	9f 91       	pop	r25
    27fa:	8f 91       	pop	r24
    27fc:	7f 91       	pop	r23
    27fe:	6f 91       	pop	r22
    2800:	5f 91       	pop	r21
    2802:	4f 91       	pop	r20
    2804:	3f 91       	pop	r19
    2806:	2f 91       	pop	r18
    2808:	0f 91       	pop	r16
    280a:	0f 90       	pop	r0
    280c:	0f be       	out	0x3f, r0	; 63
    280e:	0f 90       	pop	r0
    2810:	1f 90       	pop	r1
    2812:	18 95       	reti

00002814 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2814:	1f 92       	push	r1
    2816:	0f 92       	push	r0
    2818:	0f b6       	in	r0, 0x3f	; 63
    281a:	0f 92       	push	r0
    281c:	11 24       	eor	r1, r1
    281e:	0f 93       	push	r16
    2820:	1f 93       	push	r17
    2822:	2f 93       	push	r18
    2824:	3f 93       	push	r19
    2826:	4f 93       	push	r20
    2828:	5f 93       	push	r21
    282a:	6f 93       	push	r22
    282c:	7f 93       	push	r23
    282e:	8f 93       	push	r24
    2830:	9f 93       	push	r25
    2832:	af 93       	push	r26
    2834:	bf 93       	push	r27
    2836:	cf 93       	push	r28
    2838:	df 93       	push	r29
    283a:	ef 93       	push	r30
    283c:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    283e:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2842:	81 fd       	sbrc	r24, 1
    2844:	03 c0       	rjmp	.+6      	; 0x284c <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    2846:	9d da       	rcall	.-2758   	; 0x1d82 <udd_ctrl_interrupt_tc_setup>
    2848:	81 11       	cpse	r24, r1
    284a:	b9 c0       	rjmp	.+370    	; 0x29be <__vector_126+0x1aa>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    284c:	82 e0       	ldi	r24, 0x02	; 2
    284e:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    2852:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    2856:	81 95       	neg	r24
    2858:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    285a:	e0 e1       	ldi	r30, 0x10	; 16
    285c:	f2 e2       	ldi	r31, 0x22	; 34
    285e:	e8 1b       	sub	r30, r24
    2860:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    2862:	20 81       	ld	r18, Z
    2864:	31 81       	ldd	r19, Z+1	; 0x01
    2866:	20 51       	subi	r18, 0x10	; 16
    2868:	32 42       	sbci	r19, 0x22	; 34
    286a:	36 95       	lsr	r19
    286c:	27 95       	ror	r18
    286e:	36 95       	lsr	r19
    2870:	27 95       	ror	r18
    2872:	36 95       	lsr	r19
    2874:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    2876:	82 2f       	mov	r24, r18
    2878:	86 95       	lsr	r24
    287a:	20 fd       	sbrc	r18, 0
    287c:	02 c0       	rjmp	.+4      	; 0x2882 <__vector_126+0x6e>
    287e:	90 e0       	ldi	r25, 0x00	; 0
    2880:	01 c0       	rjmp	.+2      	; 0x2884 <__vector_126+0x70>
    2882:	90 e8       	ldi	r25, 0x80	; 128
    2884:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2886:	e8 2f       	mov	r30, r24
    2888:	ef 70       	andi	r30, 0x0F	; 15
    288a:	f0 e0       	ldi	r31, 0x00	; 0
    288c:	ee 0f       	add	r30, r30
    288e:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    2890:	28 2f       	mov	r18, r24
    2892:	08 2e       	mov	r0, r24
    2894:	00 0c       	add	r0, r0
    2896:	33 0b       	sbc	r19, r19
    2898:	22 27       	eor	r18, r18
    289a:	33 0f       	add	r19, r19
    289c:	22 1f       	adc	r18, r18
    289e:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    28a0:	e2 0f       	add	r30, r18
    28a2:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    28a4:	df 01       	movw	r26, r30
    28a6:	aa 0f       	add	r26, r26
    28a8:	bb 1f       	adc	r27, r27
    28aa:	aa 0f       	add	r26, r26
    28ac:	bb 1f       	adc	r27, r27
    28ae:	aa 0f       	add	r26, r26
    28b0:	bb 1f       	adc	r27, r27
    28b2:	a0 5f       	subi	r26, 0xF0	; 240
    28b4:	bd 4d       	sbci	r27, 0xDD	; 221
    28b6:	9c 91       	ld	r25, X
    28b8:	95 ff       	sbrs	r25, 5
    28ba:	81 c0       	rjmp	.+258    	; 0x29be <__vector_126+0x1aa>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    28bc:	fd 01       	movw	r30, r26
    28be:	00 e2       	ldi	r16, 0x20	; 32
    28c0:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    28c2:	81 11       	cpse	r24, r1
    28c4:	77 c0       	rjmp	.+238    	; 0x29b4 <__vector_126+0x1a0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    28c6:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    28ca:	84 30       	cpi	r24, 0x04	; 4
    28cc:	19 f4       	brne	.+6      	; 0x28d4 <__vector_126+0xc0>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    28ce:	a4 d9       	rcall	.-3256   	; 0x1c18 <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    28d0:	60 d9       	rcall	.-3392   	; 0x1b92 <udd_ctrl_init>
    28d2:	75 c0       	rjmp	.+234    	; 0x29be <__vector_126+0x1aa>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    28d4:	00 91 12 22 	lds	r16, 0x2212	; 0x802212 <udd_sram+0x12>
    28d8:	10 91 13 22 	lds	r17, 0x2213	; 0x802213 <udd_sram+0x13>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    28dc:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    28e0:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    28e4:	c0 91 fb 21 	lds	r28, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    28e8:	d0 91 fc 21 	lds	r29, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    28ec:	9e 01       	movw	r18, r28
    28ee:	20 0f       	add	r18, r16
    28f0:	31 1f       	adc	r19, r17
    28f2:	82 17       	cp	r24, r18
    28f4:	93 07       	cpc	r25, r19
    28f6:	18 f4       	brcc	.+6      	; 0x28fe <__vector_126+0xea>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    28f8:	8c 01       	movw	r16, r24
    28fa:	0c 1b       	sub	r16, r28
    28fc:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    28fe:	80 91 62 24 	lds	r24, 0x2462	; 0x802462 <udd_g_ctrlreq+0x8>
    2902:	90 91 63 24 	lds	r25, 0x2463	; 0x802463 <udd_g_ctrlreq+0x9>
    2906:	a8 01       	movw	r20, r16
    2908:	6b eb       	ldi	r22, 0xBB	; 187
    290a:	71 e2       	ldi	r23, 0x21	; 33
    290c:	8c 0f       	add	r24, r28
    290e:	9d 1f       	adc	r25, r29
    2910:	85 d0       	rcall	.+266    	; 0x2a1c <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2912:	c0 0f       	add	r28, r16
    2914:	d1 1f       	adc	r29, r17
    2916:	c0 93 fb 21 	sts	0x21FB, r28	; 0x8021fb <udd_ctrl_payload_nb_trans>
    291a:	d0 93 fc 21 	sts	0x21FC, r29	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    291e:	00 34       	cpi	r16, 0x40	; 64
    2920:	11 05       	cpc	r17, r1
    2922:	69 f4       	brne	.+26     	; 0x293e <__vector_126+0x12a>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    2924:	80 91 fd 21 	lds	r24, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    2928:	90 91 fe 21 	lds	r25, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    292c:	8c 0f       	add	r24, r28
    292e:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2930:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    2934:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    2938:	82 17       	cp	r24, r18
    293a:	93 07       	cpc	r25, r19
    293c:	80 f0       	brcs	.+32     	; 0x295e <__vector_126+0x14a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    293e:	ea e5       	ldi	r30, 0x5A	; 90
    2940:	f4 e2       	ldi	r31, 0x24	; 36
    2942:	c2 87       	std	Z+10, r28	; 0x0a
    2944:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2946:	06 84       	ldd	r0, Z+14	; 0x0e
    2948:	f7 85       	ldd	r31, Z+15	; 0x0f
    294a:	e0 2d       	mov	r30, r0
    294c:	30 97       	sbiw	r30, 0x00	; 0
    294e:	29 f0       	breq	.+10     	; 0x295a <__vector_126+0x146>
			if (!udd_g_ctrlreq.over_under_run()) {
    2950:	09 95       	icall
    2952:	81 11       	cpse	r24, r1
    2954:	02 c0       	rjmp	.+4      	; 0x295a <__vector_126+0x146>
				// Stall ZLP
				udd_ctrl_stall_data();
    2956:	44 d9       	rcall	.-3448   	; 0x1be0 <udd_ctrl_stall_data>
    2958:	32 c0       	rjmp	.+100    	; 0x29be <__vector_126+0x1aa>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    295a:	50 d9       	rcall	.-3424   	; 0x1bfc <udd_ctrl_send_zlp_in>
    295c:	30 c0       	rjmp	.+96     	; 0x29be <__vector_126+0x1aa>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    295e:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    2962:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    2966:	c8 17       	cp	r28, r24
    2968:	d9 07       	cpc	r29, r25
    296a:	f9 f4       	brne	.+62     	; 0x29aa <__vector_126+0x196>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    296c:	e0 91 68 24 	lds	r30, 0x2468	; 0x802468 <udd_g_ctrlreq+0xe>
    2970:	f0 91 69 24 	lds	r31, 0x2469	; 0x802469 <udd_g_ctrlreq+0xf>
    2974:	30 97       	sbiw	r30, 0x00	; 0
    2976:	11 f4       	brne	.+4      	; 0x297c <__vector_126+0x168>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2978:	33 d9       	rcall	.-3482   	; 0x1be0 <udd_ctrl_stall_data>
    297a:	21 c0       	rjmp	.+66     	; 0x29be <__vector_126+0x1aa>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    297c:	09 95       	icall
    297e:	81 11       	cpse	r24, r1
    2980:	02 c0       	rjmp	.+4      	; 0x2986 <__vector_126+0x172>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    2982:	2e d9       	rcall	.-3492   	; 0x1be0 <udd_ctrl_stall_data>
    2984:	1c c0       	rjmp	.+56     	; 0x29be <__vector_126+0x1aa>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2986:	20 91 fd 21 	lds	r18, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    298a:	30 91 fe 21 	lds	r19, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    298e:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2992:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    2996:	82 0f       	add	r24, r18
    2998:	93 1f       	adc	r25, r19
    299a:	80 93 fd 21 	sts	0x21FD, r24	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    299e:	90 93 fe 21 	sts	0x21FE, r25	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    29a2:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    29a6:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    29aa:	e0 e1       	ldi	r30, 0x10	; 16
    29ac:	f2 e2       	ldi	r31, 0x22	; 34
    29ae:	02 e0       	ldi	r16, 0x02	; 2
    29b0:	06 93       	lac	Z, r16
    29b2:	05 c0       	rjmp	.+10     	; 0x29be <__vector_126+0x1aa>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    29b4:	80 38       	cpi	r24, 0x80	; 128
    29b6:	11 f4       	brne	.+4      	; 0x29bc <__vector_126+0x1a8>
		udd_ctrl_in_sent();
    29b8:	37 d9       	rcall	.-3474   	; 0x1c28 <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    29ba:	01 c0       	rjmp	.+2      	; 0x29be <__vector_126+0x1aa>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    29bc:	51 da       	rcall	.-2910   	; 0x1e60 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    29be:	ff 91       	pop	r31
    29c0:	ef 91       	pop	r30
    29c2:	df 91       	pop	r29
    29c4:	cf 91       	pop	r28
    29c6:	bf 91       	pop	r27
    29c8:	af 91       	pop	r26
    29ca:	9f 91       	pop	r25
    29cc:	8f 91       	pop	r24
    29ce:	7f 91       	pop	r23
    29d0:	6f 91       	pop	r22
    29d2:	5f 91       	pop	r21
    29d4:	4f 91       	pop	r20
    29d6:	3f 91       	pop	r19
    29d8:	2f 91       	pop	r18
    29da:	1f 91       	pop	r17
    29dc:	0f 91       	pop	r16
    29de:	0f 90       	pop	r0
    29e0:	0f be       	out	0x3f, r0	; 63
    29e2:	0f 90       	pop	r0
    29e4:	1f 90       	pop	r1
    29e6:	18 95       	reti

000029e8 <__udivmodhi4>:
    29e8:	aa 1b       	sub	r26, r26
    29ea:	bb 1b       	sub	r27, r27
    29ec:	51 e1       	ldi	r21, 0x11	; 17
    29ee:	07 c0       	rjmp	.+14     	; 0x29fe <__udivmodhi4_ep>

000029f0 <__udivmodhi4_loop>:
    29f0:	aa 1f       	adc	r26, r26
    29f2:	bb 1f       	adc	r27, r27
    29f4:	a6 17       	cp	r26, r22
    29f6:	b7 07       	cpc	r27, r23
    29f8:	10 f0       	brcs	.+4      	; 0x29fe <__udivmodhi4_ep>
    29fa:	a6 1b       	sub	r26, r22
    29fc:	b7 0b       	sbc	r27, r23

000029fe <__udivmodhi4_ep>:
    29fe:	88 1f       	adc	r24, r24
    2a00:	99 1f       	adc	r25, r25
    2a02:	5a 95       	dec	r21
    2a04:	a9 f7       	brne	.-22     	; 0x29f0 <__udivmodhi4_loop>
    2a06:	80 95       	com	r24
    2a08:	90 95       	com	r25
    2a0a:	bc 01       	movw	r22, r24
    2a0c:	cd 01       	movw	r24, r26
    2a0e:	08 95       	ret

00002a10 <__tablejump2__>:
    2a10:	ee 0f       	add	r30, r30
    2a12:	ff 1f       	adc	r31, r31
    2a14:	05 90       	lpm	r0, Z+
    2a16:	f4 91       	lpm	r31, Z
    2a18:	e0 2d       	mov	r30, r0
    2a1a:	09 94       	ijmp

00002a1c <memcpy>:
    2a1c:	fb 01       	movw	r30, r22
    2a1e:	dc 01       	movw	r26, r24
    2a20:	02 c0       	rjmp	.+4      	; 0x2a26 <memcpy+0xa>
    2a22:	01 90       	ld	r0, Z+
    2a24:	0d 92       	st	X+, r0
    2a26:	41 50       	subi	r20, 0x01	; 1
    2a28:	50 40       	sbci	r21, 0x00	; 0
    2a2a:	d8 f7       	brcc	.-10     	; 0x2a22 <memcpy+0x6>
    2a2c:	08 95       	ret

00002a2e <_exit>:
    2a2e:	f8 94       	cli

00002a30 <__stop_program>:
    2a30:	ff cf       	rjmp	.-2      	; 0x2a30 <__stop_program>
