

================================================================
== Vivado HLS Report for 'Loop_Col_DCT_Loop_pr'
================================================================
* Date:           Fri Oct 14 19:15:06 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution6
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.904 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       97|       97| 0.776 us | 0.776 us |   97|   97|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop     |       96|       96|        12|          -|          -|     8|    no    |
        | + DCT_Outer_Loop  |        9|        9|         3|          1|          1|     8|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      8|        -|        -|    -|
|Expression           |        -|      -|        0|      161|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        0|      -|      119|       16|    -|
|Multiplexer          |        -|      -|        -|       72|    -|
|Register             |        -|      -|      241|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      8|      360|      249|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dct_mac_muladd_14lbW_U52  |dct_mac_muladd_14lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_15kbM_U51  |dct_mac_muladd_15kbM  | i0 * i1 + i2 |
    |dct_mac_muladd_15mb6_U53  |dct_mac_muladd_15mb6  | i0 + i1 * i2 |
    |dct_mac_muladd_15mb6_U54  |dct_mac_muladd_15mb6  | i0 + i1 * i2 |
    |dct_mac_muladd_15mb6_U55  |dct_mac_muladd_15mb6  | i0 * i1 + i2 |
    |dct_mul_mul_15s_1jbC_U48  |dct_mul_mul_15s_1jbC  |    i0 * i1   |
    |dct_mul_mul_15s_1jbC_U49  |dct_mul_mul_15s_1jbC  |    i0 * i1   |
    |dct_mul_mul_15s_1jbC_U50  |dct_mul_mul_15s_1jbC  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_coeff_table_0_U  |Loop_Row_DCT_Loopbkb  |        0|  14|   2|    0|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |Loop_Row_DCT_Loopcud  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |Loop_Row_DCT_LoopdEe  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |Loop_Row_DCT_LoopeOg  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |Loop_Row_DCT_LoopfYi  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |Loop_Row_DCT_Loopg8j  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |Loop_Row_DCT_Loophbi  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |Loop_Row_DCT_Loopibs  |        0|  15|   2|    0|     8|   15|     1|          120|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                      |        0| 119|  16|    0|    64|  119|     8|          952|
    +---------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln63_13_fu_450_p2    |     +    |      0|  0|  29|          29|          29|
    |add_ln63_14_fu_454_p2    |     +    |      0|  0|  29|          29|          29|
    |add_ln63_15_fu_377_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln63_9_fu_446_p2     |     +    |      0|  0|  36|          29|          29|
    |i_fu_319_p2              |     +    |      0|  0|  12|           4|           1|
    |k_fu_355_p2              |     +    |      0|  0|  12|           4|           1|
    |icmp_ln55_fu_349_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln87_fu_313_p2      |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 161|         115|         111|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_2_i_reg_291            |   9|          2|    4|          8|
    |k_0_i_reg_302            |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   12|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln63_11_reg_672                |  29|   0|   29|          0|
    |add_ln63_15_reg_592                |   8|   0|    8|          0|
    |add_ln63_15_reg_592_pp0_iter1_reg  |   8|   0|    8|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |col_inbuf_0_addr_reg_543           |   3|   0|    3|          0|
    |col_inbuf_1_addr_reg_548           |   3|   0|    3|          0|
    |col_inbuf_2_addr_reg_553           |   3|   0|    3|          0|
    |col_inbuf_3_addr_reg_558           |   3|   0|    3|          0|
    |col_inbuf_4_addr_reg_563           |   3|   0|    3|          0|
    |col_inbuf_5_addr_reg_568           |   3|   0|    3|          0|
    |col_inbuf_6_addr_reg_573           |   3|   0|    3|          0|
    |col_inbuf_7_addr_reg_578           |   3|   0|    3|          0|
    |dct_coeff_table_0_lo_reg_637       |  14|   0|   14|          0|
    |dct_coeff_table_2_lo_reg_647       |  15|   0|   15|          0|
    |dct_coeff_table_4_lo_reg_657       |  15|   0|   15|          0|
    |dct_coeff_table_6_lo_reg_667       |  15|   0|   15|          0|
    |i_2_i_reg_291                      |   4|   0|    4|          0|
    |i_reg_533                          |   4|   0|    4|          0|
    |icmp_ln55_reg_583                  |   1|   0|    1|          0|
    |icmp_ln55_reg_583_pp0_iter1_reg    |   1|   0|    1|          0|
    |k_0_i_reg_302                      |   4|   0|    4|          0|
    |mul_ln61_10_reg_652                |  29|   0|   29|          0|
    |mul_ln61_12_reg_662                |  29|   0|   29|          0|
    |mul_ln61_8_reg_642                 |  29|   0|   29|          0|
    |zext_ln48_2_reg_538                |   4|   0|    8|          4|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 241|   0|  245|          4|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|col_inbuf_0_address0   | out |    3|  ap_memory |      col_inbuf_0     |     array    |
|col_inbuf_0_ce0        | out |    1|  ap_memory |      col_inbuf_0     |     array    |
|col_inbuf_0_q0         |  in |   16|  ap_memory |      col_inbuf_0     |     array    |
|col_inbuf_1_address0   | out |    3|  ap_memory |      col_inbuf_1     |     array    |
|col_inbuf_1_ce0        | out |    1|  ap_memory |      col_inbuf_1     |     array    |
|col_inbuf_1_q0         |  in |   16|  ap_memory |      col_inbuf_1     |     array    |
|col_inbuf_2_address0   | out |    3|  ap_memory |      col_inbuf_2     |     array    |
|col_inbuf_2_ce0        | out |    1|  ap_memory |      col_inbuf_2     |     array    |
|col_inbuf_2_q0         |  in |   16|  ap_memory |      col_inbuf_2     |     array    |
|col_inbuf_3_address0   | out |    3|  ap_memory |      col_inbuf_3     |     array    |
|col_inbuf_3_ce0        | out |    1|  ap_memory |      col_inbuf_3     |     array    |
|col_inbuf_3_q0         |  in |   16|  ap_memory |      col_inbuf_3     |     array    |
|col_inbuf_4_address0   | out |    3|  ap_memory |      col_inbuf_4     |     array    |
|col_inbuf_4_ce0        | out |    1|  ap_memory |      col_inbuf_4     |     array    |
|col_inbuf_4_q0         |  in |   16|  ap_memory |      col_inbuf_4     |     array    |
|col_inbuf_5_address0   | out |    3|  ap_memory |      col_inbuf_5     |     array    |
|col_inbuf_5_ce0        | out |    1|  ap_memory |      col_inbuf_5     |     array    |
|col_inbuf_5_q0         |  in |   16|  ap_memory |      col_inbuf_5     |     array    |
|col_inbuf_6_address0   | out |    3|  ap_memory |      col_inbuf_6     |     array    |
|col_inbuf_6_ce0        | out |    1|  ap_memory |      col_inbuf_6     |     array    |
|col_inbuf_6_q0         |  in |   16|  ap_memory |      col_inbuf_6     |     array    |
|col_inbuf_7_address0   | out |    3|  ap_memory |      col_inbuf_7     |     array    |
|col_inbuf_7_ce0        | out |    1|  ap_memory |      col_inbuf_7     |     array    |
|col_inbuf_7_q0         |  in |   16|  ap_memory |      col_inbuf_7     |     array    |
|col_outbuf_i_address0  | out |    6|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_ce0       | out |    1|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_we0       | out |    1|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_d0        | out |   16|  ap_memory |     col_outbuf_i     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

