-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pFFT_positAdd is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    x_sign : IN STD_LOGIC_VECTOR (0 downto 0);
    x_isZero : IN STD_LOGIC_VECTOR (0 downto 0);
    x_regime1 : IN STD_LOGIC_VECTOR (5 downto 0);
    x_exponent2 : IN STD_LOGIC_VECTOR (0 downto 0);
    x_mantissa3 : IN STD_LOGIC_VECTOR (29 downto 0);
    y_sign_val : IN STD_LOGIC_VECTOR (0 downto 0);
    y_isZero_val : IN STD_LOGIC_VECTOR (0 downto 0);
    y_regime1_val : IN STD_LOGIC_VECTOR (5 downto 0);
    y_exponent2_val : IN STD_LOGIC_VECTOR (0 downto 0);
    y_mantissa3_val : IN STD_LOGIC_VECTOR (29 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (29 downto 0) );
end;


architecture behav of pFFT_positAdd is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal y_mantissa3_val_read_reg_1721 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal y_mantissa3_val_read_reg_1721_pp0_iter1_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal y_mantissa3_val_read_reg_1721_pp0_iter2_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal y_mantissa3_val_read_reg_1721_pp0_iter3_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal y_mantissa3_val_read_reg_1721_pp0_iter4_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal y_mantissa3_val_read_reg_1721_pp0_iter5_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal y_mantissa3_val_read_reg_1721_pp0_iter6_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal y_regime1_val_read_reg_1726 : STD_LOGIC_VECTOR (5 downto 0);
    signal y_regime1_val_read_reg_1726_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal y_regime1_val_read_reg_1726_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal y_regime1_val_read_reg_1726_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal y_regime1_val_read_reg_1726_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal y_regime1_val_read_reg_1726_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal y_isZero_val_read_reg_1731 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_val_read_reg_1731_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_val_read_reg_1731_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_val_read_reg_1731_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_val_read_reg_1731_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_isZero_val_read_reg_1731_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_mantissa3_read_reg_1737 : STD_LOGIC_VECTOR (29 downto 0);
    signal x_mantissa3_read_reg_1737_pp0_iter1_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal x_mantissa3_read_reg_1737_pp0_iter2_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal x_mantissa3_read_reg_1737_pp0_iter3_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal x_mantissa3_read_reg_1737_pp0_iter4_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal x_mantissa3_read_reg_1737_pp0_iter5_reg : STD_LOGIC_VECTOR (29 downto 0);
    signal x_regime1_read_reg_1742 : STD_LOGIC_VECTOR (5 downto 0);
    signal x_regime1_read_reg_1742_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_regime1_read_reg_1742_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_regime1_read_reg_1742_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_regime1_read_reg_1742_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal x_regime1_read_reg_1742_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln559_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln559_reg_1747 : STD_LOGIC_VECTOR (0 downto 0);
    signal mantissa_fu_418_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mantissa_reg_1752 : STD_LOGIC_VECTOR (30 downto 0);
    signal mantissa_19_fu_424_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mantissa_19_reg_1757 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln568_fu_430_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln568_reg_1762 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln568_reg_1762_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln568_reg_1762_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln568_reg_1762_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln568_reg_1762_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln568_reg_1762_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal isZero_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isZero_reg_1767 : STD_LOGIC_VECTOR (0 downto 0);
    signal isZero_reg_1767_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isZero_reg_1767_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isZero_reg_1767_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isZero_reg_1767_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isZero_reg_1767_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isZero_reg_1767_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln605_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln605_reg_1773 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln605_reg_1773_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln605_reg_1773_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln605_reg_1773_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln605_reg_1773_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln605_reg_1773_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exponent_fu_504_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal exponent_reg_1778 : STD_LOGIC_VECTOR (0 downto 0);
    signal exponent_reg_1778_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exponent_reg_1778_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exponent_reg_1778_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exponent_reg_1778_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exponent_reg_1778_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exponent_reg_1778_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sign_fu_524_p9 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign_reg_1783 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign_reg_1783_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sign_reg_1783_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sign_reg_1783_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sign_reg_1783_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sign_reg_1783_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sign_reg_1783_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal mantissa_23_fu_544_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal mantissa_23_reg_1788 : STD_LOGIC_VECTOR (30 downto 0);
    signal mantissa_23_reg_1788_pp0_iter2_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal mantissa_23_reg_1788_pp0_iter3_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal mantissa_23_reg_1788_pp0_iter4_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal mantissa_23_reg_1788_pp0_iter5_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal count_14_fu_807_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_14_reg_1794 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_7_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_7_reg_1801 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1807 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1813 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1819 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1825 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1831 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1837 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1837_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1843 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1843_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1849 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1849_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_1855 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_1855_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_1861 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_1861_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_1867 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_1867_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_1867_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_1873 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_1873_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_1873_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_1879 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_1879_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_1879_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_1885 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_1885_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_1885_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_1891 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_1891_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_1891_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_1897 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_1897_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_1897_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_1897_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_1903 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_1903_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_1903_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_1903_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_1909 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_1909_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_1909_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_1909_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_1915 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_1915_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_1915_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_1915_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_1921 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_1921_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_1921_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_1921_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_1927 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_1927_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_1927_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_1927_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_1927_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_1933 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_1933_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_1933_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_1933_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_1933_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal count_24_fu_1110_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_24_reg_1939 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_12_fu_1117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_12_reg_1946 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_34_fu_1239_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_34_reg_1952 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_17_fu_1246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_17_reg_1959 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_44_fu_1364_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_44_reg_1965 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_22_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_22_reg_1972 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_54_fu_1489_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_54_reg_1978 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_27_fu_1496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_27_reg_1985 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln611_fu_1639_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln611_reg_1991 : STD_LOGIC_VECTOR (29 downto 0);
    signal sel_tmp_fu_1651_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp_reg_1996 : STD_LOGIC_VECTOR (2 downto 0);
    signal regime_13_fu_1659_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal regime_13_reg_2001 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln541_fu_202_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln541_fu_202_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sext_ln546_fu_208_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln546_fu_208_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln546_fu_212_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln547_fu_222_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln547_fu_222_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln547_fu_226_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln541_1_fu_236_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln541_1_fu_236_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln541_1_fu_236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln541_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln541_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln542_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln542_1_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln542_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln542_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln542_2_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln541_1_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln542_1_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln542_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln541_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln542_1_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_308_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sf_x_fu_216_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sf_y_fu_230_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_74_fu_320_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_76_fu_336_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal diff_fu_352_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mS_fu_344_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sub_ln558_fu_370_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln558_fu_366_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln558_1_fu_376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln558_2_fu_386_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln558_fu_380_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln558_fu_390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln558_fu_396_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln558_1_fu_400_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_cast_fu_316_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mS_1_fu_404_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln601_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln601_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_75_fu_328_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln601_2_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln601_1_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln605_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln605_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exponent_fu_504_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal exponent_fu_504_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_496_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sign_fu_524_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal sign_fu_524_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_fu_549_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln97_fu_563_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_567_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_fu_575_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_2_fu_583_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_1_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_fu_605_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_597_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_3_fu_611_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal count_4_fu_619_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln98_fu_627_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal flag_2_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_1_fu_645_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_18_fu_637_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_5_fu_651_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_6_fu_659_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal flag_3_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_2_fu_681_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_19_fu_673_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_7_fu_687_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_8_fu_695_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal flag_4_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_3_fu_717_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_20_fu_709_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_9_fu_723_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_10_fu_731_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal flag_5_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_4_fu_753_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_745_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_11_fu_759_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal count_12_fu_767_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln98_1_fu_775_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_6_fu_779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_5_fu_793_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_fu_785_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_13_fu_799_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln101_6_fu_997_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_15_fu_1002_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_16_fu_1008_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_8_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_7_fu_1018_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_17_fu_1024_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_18_fu_1032_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_9_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_8_fu_1044_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_19_fu_1050_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_20_fu_1058_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_10_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_9_fu_1070_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_21_fu_1076_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_22_fu_1084_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_11_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_10_fu_1096_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_23_fu_1102_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln101_11_fu_1122_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_25_fu_1127_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_26_fu_1133_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_13_fu_1139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_12_fu_1143_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_27_fu_1149_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_28_fu_1157_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln98_2_fu_1164_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_14_fu_1168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_13_fu_1173_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_29_fu_1179_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_30_fu_1187_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_15_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_14_fu_1199_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_31_fu_1205_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_32_fu_1213_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_16_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_15_fu_1225_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_33_fu_1231_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln101_16_fu_1251_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_35_fu_1256_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_36_fu_1262_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_18_fu_1268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_17_fu_1272_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_37_fu_1278_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_38_fu_1286_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_19_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_18_fu_1298_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_39_fu_1304_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_40_fu_1312_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_20_fu_1319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_19_fu_1324_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_41_fu_1330_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_42_fu_1338_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_21_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_20_fu_1350_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_43_fu_1356_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln101_21_fu_1376_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_45_fu_1381_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_46_fu_1387_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_23_fu_1393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_22_fu_1397_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_47_fu_1403_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_48_fu_1411_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_24_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_23_fu_1423_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_49_fu_1429_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_50_fu_1437_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_25_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_24_fu_1449_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_51_fu_1455_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_52_fu_1463_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_26_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_25_fu_1475_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_53_fu_1481_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln101_26_fu_1501_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_55_fu_1506_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_56_fu_1512_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_28_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_27_fu_1522_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_57_fu_1528_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_58_fu_1536_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal flag_29_fu_1543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_28_fu_1551_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln100_fu_1548_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_59_fu_1557_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_60_fu_1565_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln98_3_fu_1573_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal SA_fu_1577_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln567_fu_1593_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln529_fu_1583_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln567_fu_1602_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln567_fu_1608_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln567_fu_1596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln567_fu_1612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln567_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln594_fu_1618_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln594_1_fu_1622_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_21_fu_1626_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal regime_fu_1634_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal regime_13_fu_1659_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal regime_13_fu_1659_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal regime_13_fu_1659_p8 : STD_LOGIC_VECTOR (2 downto 0);
    signal mantissa_24_fu_1678_p7 : STD_LOGIC_VECTOR (29 downto 0);
    signal mantissa_24_fu_1678_p9 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to6 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal exponent_fu_504_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal exponent_fu_504_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal exponent_fu_504_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal sign_fu_524_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sign_fu_524_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sign_fu_524_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal regime_13_fu_1659_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal regime_13_fu_1659_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal regime_13_fu_1659_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal mantissa_24_fu_1678_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mantissa_24_fu_1678_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal mantissa_24_fu_1678_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component pFFT_sparsemux_7_2_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        def : IN STD_LOGIC_VECTOR (0 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component pFFT_sparsemux_7_3_6_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        def : IN STD_LOGIC_VECTOR (5 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component pFFT_sparsemux_7_3_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (29 downto 0);
        din2 : IN STD_LOGIC_VECTOR (29 downto 0);
        def : IN STD_LOGIC_VECTOR (29 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;



begin
    sparsemux_7_2_1_1_1_U67 : component pFFT_sparsemux_7_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 1,
        CASE1 => "01",
        din1_WIDTH => 1,
        CASE2 => "00",
        din2_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_0,
        din1 => y_exponent2_val,
        din2 => exponent_fu_504_p6,
        def => exponent_fu_504_p7,
        sel => sel_tmp1_fu_496_p3,
        dout => exponent_fu_504_p9);

    sparsemux_7_2_1_1_1_U68 : component pFFT_sparsemux_7_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 1,
        CASE1 => "01",
        din1_WIDTH => 1,
        CASE2 => "00",
        din2_WIDTH => 1,
        def_WIDTH => 1,
        sel_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => empty_75_fu_328_p3,
        din1 => y_sign_val,
        din2 => sign_fu_524_p6,
        def => sign_fu_524_p7,
        sel => sel_tmp1_fu_496_p3,
        dout => sign_fu_524_p9);

    sparsemux_7_3_6_1_1_U69 : component pFFT_sparsemux_7_3_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 6,
        CASE1 => "010",
        din1_WIDTH => 6,
        CASE2 => "000",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 3,
        dout_WIDTH => 6)
    port map (
        din0 => ap_const_lv6_0,
        din1 => y_regime1_val_read_reg_1726_pp0_iter5_reg,
        din2 => regime_13_fu_1659_p6,
        def => regime_13_fu_1659_p7,
        sel => regime_13_fu_1659_p8,
        dout => regime_13_fu_1659_p9);

    sparsemux_7_3_30_1_1_U70 : component pFFT_sparsemux_7_3_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 30,
        CASE1 => "010",
        din1_WIDTH => 30,
        CASE2 => "000",
        din2_WIDTH => 30,
        def_WIDTH => 30,
        sel_WIDTH => 3,
        dout_WIDTH => 30)
    port map (
        din0 => ap_const_lv30_0,
        din1 => y_mantissa3_val_read_reg_1721_pp0_iter6_reg,
        din2 => select_ln611_reg_1991,
        def => mantissa_24_fu_1678_p7,
        sel => sel_tmp_reg_1996,
        dout => mantissa_24_fu_1678_p9);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln605_reg_1773 <= and_ln605_fu_490_p2;
                and_ln605_reg_1773_pp0_iter1_reg <= and_ln605_reg_1773;
                count_14_reg_1794 <= count_14_fu_807_p3;
                exponent_reg_1778 <= exponent_fu_504_p9;
                exponent_reg_1778_pp0_iter1_reg <= exponent_reg_1778;
                flag_7_reg_1801 <= flag_7_fu_815_p2;
                isZero_reg_1767 <= isZero_fu_472_p2;
                isZero_reg_1767_pp0_iter1_reg <= isZero_reg_1767;
                mantissa_19_reg_1757 <= mantissa_19_fu_424_p2;
                mantissa_23_reg_1788 <= mantissa_23_fu_544_p3;
                mantissa_reg_1752 <= mantissa_fu_418_p2;
                sign_reg_1783 <= sign_fu_524_p9;
                sign_reg_1783_pp0_iter1_reg <= sign_reg_1783;
                tmp_23_reg_1807 <= mantissa_23_fu_544_p3(22 downto 22);
                tmp_24_reg_1813 <= mantissa_23_fu_544_p3(21 downto 21);
                tmp_25_reg_1819 <= mantissa_23_fu_544_p3(20 downto 20);
                tmp_26_reg_1825 <= mantissa_23_fu_544_p3(19 downto 19);
                tmp_27_reg_1831 <= mantissa_23_fu_544_p3(18 downto 18);
                tmp_28_reg_1837 <= mantissa_23_fu_544_p3(17 downto 17);
                tmp_29_reg_1843 <= mantissa_23_fu_544_p3(16 downto 16);
                tmp_30_reg_1849 <= mantissa_23_fu_544_p3(15 downto 15);
                tmp_31_reg_1855 <= mantissa_23_fu_544_p3(14 downto 14);
                tmp_32_reg_1861 <= mantissa_23_fu_544_p3(13 downto 13);
                tmp_33_reg_1867 <= mantissa_23_fu_544_p3(12 downto 12);
                tmp_34_reg_1873 <= mantissa_23_fu_544_p3(11 downto 11);
                tmp_35_reg_1879 <= mantissa_23_fu_544_p3(10 downto 10);
                tmp_36_reg_1885 <= mantissa_23_fu_544_p3(9 downto 9);
                tmp_37_reg_1891 <= mantissa_23_fu_544_p3(8 downto 8);
                tmp_38_reg_1897 <= mantissa_23_fu_544_p3(7 downto 7);
                tmp_39_reg_1903 <= mantissa_23_fu_544_p3(6 downto 6);
                tmp_40_reg_1909 <= mantissa_23_fu_544_p3(5 downto 5);
                tmp_41_reg_1915 <= mantissa_23_fu_544_p3(4 downto 4);
                tmp_42_reg_1921 <= mantissa_23_fu_544_p3(3 downto 3);
                tmp_43_reg_1927 <= mantissa_23_fu_544_p3(2 downto 2);
                tmp_44_reg_1933 <= mantissa_23_fu_544_p3(1 downto 1);
                trunc_ln568_reg_1762 <= trunc_ln568_fu_430_p1;
                trunc_ln568_reg_1762_pp0_iter1_reg <= trunc_ln568_reg_1762;
                x_mantissa3_read_reg_1737 <= x_mantissa3;
                x_mantissa3_read_reg_1737_pp0_iter1_reg <= x_mantissa3_read_reg_1737;
                x_regime1_read_reg_1742 <= x_regime1;
                x_regime1_read_reg_1742_pp0_iter1_reg <= x_regime1_read_reg_1742;
                xor_ln559_reg_1747 <= xor_ln559_fu_412_p2;
                y_isZero_val_read_reg_1731 <= y_isZero_val;
                y_isZero_val_read_reg_1731_pp0_iter1_reg <= y_isZero_val_read_reg_1731;
                y_mantissa3_val_read_reg_1721 <= y_mantissa3_val;
                y_mantissa3_val_read_reg_1721_pp0_iter1_reg <= y_mantissa3_val_read_reg_1721;
                y_regime1_val_read_reg_1726 <= y_regime1_val;
                y_regime1_val_read_reg_1726_pp0_iter1_reg <= y_regime1_val_read_reg_1726;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                and_ln605_reg_1773_pp0_iter2_reg <= and_ln605_reg_1773_pp0_iter1_reg;
                and_ln605_reg_1773_pp0_iter3_reg <= and_ln605_reg_1773_pp0_iter2_reg;
                and_ln605_reg_1773_pp0_iter4_reg <= and_ln605_reg_1773_pp0_iter3_reg;
                and_ln605_reg_1773_pp0_iter5_reg <= and_ln605_reg_1773_pp0_iter4_reg;
                count_24_reg_1939 <= count_24_fu_1110_p3;
                count_34_reg_1952 <= count_34_fu_1239_p3;
                count_44_reg_1965 <= count_44_fu_1364_p3;
                count_54_reg_1978 <= count_54_fu_1489_p3;
                exponent_reg_1778_pp0_iter2_reg <= exponent_reg_1778_pp0_iter1_reg;
                exponent_reg_1778_pp0_iter3_reg <= exponent_reg_1778_pp0_iter2_reg;
                exponent_reg_1778_pp0_iter4_reg <= exponent_reg_1778_pp0_iter3_reg;
                exponent_reg_1778_pp0_iter5_reg <= exponent_reg_1778_pp0_iter4_reg;
                exponent_reg_1778_pp0_iter6_reg <= exponent_reg_1778_pp0_iter5_reg;
                flag_12_reg_1946 <= flag_12_fu_1117_p2;
                flag_17_reg_1959 <= flag_17_fu_1246_p2;
                flag_22_reg_1972 <= flag_22_fu_1371_p2;
                flag_27_reg_1985 <= flag_27_fu_1496_p2;
                isZero_reg_1767_pp0_iter2_reg <= isZero_reg_1767_pp0_iter1_reg;
                isZero_reg_1767_pp0_iter3_reg <= isZero_reg_1767_pp0_iter2_reg;
                isZero_reg_1767_pp0_iter4_reg <= isZero_reg_1767_pp0_iter3_reg;
                isZero_reg_1767_pp0_iter5_reg <= isZero_reg_1767_pp0_iter4_reg;
                isZero_reg_1767_pp0_iter6_reg <= isZero_reg_1767_pp0_iter5_reg;
                mantissa_23_reg_1788_pp0_iter2_reg <= mantissa_23_reg_1788;
                mantissa_23_reg_1788_pp0_iter3_reg <= mantissa_23_reg_1788_pp0_iter2_reg;
                mantissa_23_reg_1788_pp0_iter4_reg <= mantissa_23_reg_1788_pp0_iter3_reg;
                mantissa_23_reg_1788_pp0_iter5_reg <= mantissa_23_reg_1788_pp0_iter4_reg;
                regime_13_reg_2001 <= regime_13_fu_1659_p9;
                    sel_tmp_reg_1996(2 downto 1) <= sel_tmp_fu_1651_p4(2 downto 1);
                select_ln611_reg_1991 <= select_ln611_fu_1639_p3;
                sign_reg_1783_pp0_iter2_reg <= sign_reg_1783_pp0_iter1_reg;
                sign_reg_1783_pp0_iter3_reg <= sign_reg_1783_pp0_iter2_reg;
                sign_reg_1783_pp0_iter4_reg <= sign_reg_1783_pp0_iter3_reg;
                sign_reg_1783_pp0_iter5_reg <= sign_reg_1783_pp0_iter4_reg;
                sign_reg_1783_pp0_iter6_reg <= sign_reg_1783_pp0_iter5_reg;
                tmp_28_reg_1837_pp0_iter2_reg <= tmp_28_reg_1837;
                tmp_29_reg_1843_pp0_iter2_reg <= tmp_29_reg_1843;
                tmp_30_reg_1849_pp0_iter2_reg <= tmp_30_reg_1849;
                tmp_31_reg_1855_pp0_iter2_reg <= tmp_31_reg_1855;
                tmp_32_reg_1861_pp0_iter2_reg <= tmp_32_reg_1861;
                tmp_33_reg_1867_pp0_iter2_reg <= tmp_33_reg_1867;
                tmp_33_reg_1867_pp0_iter3_reg <= tmp_33_reg_1867_pp0_iter2_reg;
                tmp_34_reg_1873_pp0_iter2_reg <= tmp_34_reg_1873;
                tmp_34_reg_1873_pp0_iter3_reg <= tmp_34_reg_1873_pp0_iter2_reg;
                tmp_35_reg_1879_pp0_iter2_reg <= tmp_35_reg_1879;
                tmp_35_reg_1879_pp0_iter3_reg <= tmp_35_reg_1879_pp0_iter2_reg;
                tmp_36_reg_1885_pp0_iter2_reg <= tmp_36_reg_1885;
                tmp_36_reg_1885_pp0_iter3_reg <= tmp_36_reg_1885_pp0_iter2_reg;
                tmp_37_reg_1891_pp0_iter2_reg <= tmp_37_reg_1891;
                tmp_37_reg_1891_pp0_iter3_reg <= tmp_37_reg_1891_pp0_iter2_reg;
                tmp_38_reg_1897_pp0_iter2_reg <= tmp_38_reg_1897;
                tmp_38_reg_1897_pp0_iter3_reg <= tmp_38_reg_1897_pp0_iter2_reg;
                tmp_38_reg_1897_pp0_iter4_reg <= tmp_38_reg_1897_pp0_iter3_reg;
                tmp_39_reg_1903_pp0_iter2_reg <= tmp_39_reg_1903;
                tmp_39_reg_1903_pp0_iter3_reg <= tmp_39_reg_1903_pp0_iter2_reg;
                tmp_39_reg_1903_pp0_iter4_reg <= tmp_39_reg_1903_pp0_iter3_reg;
                tmp_40_reg_1909_pp0_iter2_reg <= tmp_40_reg_1909;
                tmp_40_reg_1909_pp0_iter3_reg <= tmp_40_reg_1909_pp0_iter2_reg;
                tmp_40_reg_1909_pp0_iter4_reg <= tmp_40_reg_1909_pp0_iter3_reg;
                tmp_41_reg_1915_pp0_iter2_reg <= tmp_41_reg_1915;
                tmp_41_reg_1915_pp0_iter3_reg <= tmp_41_reg_1915_pp0_iter2_reg;
                tmp_41_reg_1915_pp0_iter4_reg <= tmp_41_reg_1915_pp0_iter3_reg;
                tmp_42_reg_1921_pp0_iter2_reg <= tmp_42_reg_1921;
                tmp_42_reg_1921_pp0_iter3_reg <= tmp_42_reg_1921_pp0_iter2_reg;
                tmp_42_reg_1921_pp0_iter4_reg <= tmp_42_reg_1921_pp0_iter3_reg;
                tmp_43_reg_1927_pp0_iter2_reg <= tmp_43_reg_1927;
                tmp_43_reg_1927_pp0_iter3_reg <= tmp_43_reg_1927_pp0_iter2_reg;
                tmp_43_reg_1927_pp0_iter4_reg <= tmp_43_reg_1927_pp0_iter3_reg;
                tmp_43_reg_1927_pp0_iter5_reg <= tmp_43_reg_1927_pp0_iter4_reg;
                tmp_44_reg_1933_pp0_iter2_reg <= tmp_44_reg_1933;
                tmp_44_reg_1933_pp0_iter3_reg <= tmp_44_reg_1933_pp0_iter2_reg;
                tmp_44_reg_1933_pp0_iter4_reg <= tmp_44_reg_1933_pp0_iter3_reg;
                tmp_44_reg_1933_pp0_iter5_reg <= tmp_44_reg_1933_pp0_iter4_reg;
                trunc_ln568_reg_1762_pp0_iter2_reg <= trunc_ln568_reg_1762_pp0_iter1_reg;
                trunc_ln568_reg_1762_pp0_iter3_reg <= trunc_ln568_reg_1762_pp0_iter2_reg;
                trunc_ln568_reg_1762_pp0_iter4_reg <= trunc_ln568_reg_1762_pp0_iter3_reg;
                trunc_ln568_reg_1762_pp0_iter5_reg <= trunc_ln568_reg_1762_pp0_iter4_reg;
                x_mantissa3_read_reg_1737_pp0_iter2_reg <= x_mantissa3_read_reg_1737_pp0_iter1_reg;
                x_mantissa3_read_reg_1737_pp0_iter3_reg <= x_mantissa3_read_reg_1737_pp0_iter2_reg;
                x_mantissa3_read_reg_1737_pp0_iter4_reg <= x_mantissa3_read_reg_1737_pp0_iter3_reg;
                x_mantissa3_read_reg_1737_pp0_iter5_reg <= x_mantissa3_read_reg_1737_pp0_iter4_reg;
                x_regime1_read_reg_1742_pp0_iter2_reg <= x_regime1_read_reg_1742_pp0_iter1_reg;
                x_regime1_read_reg_1742_pp0_iter3_reg <= x_regime1_read_reg_1742_pp0_iter2_reg;
                x_regime1_read_reg_1742_pp0_iter4_reg <= x_regime1_read_reg_1742_pp0_iter3_reg;
                x_regime1_read_reg_1742_pp0_iter5_reg <= x_regime1_read_reg_1742_pp0_iter4_reg;
                y_isZero_val_read_reg_1731_pp0_iter2_reg <= y_isZero_val_read_reg_1731_pp0_iter1_reg;
                y_isZero_val_read_reg_1731_pp0_iter3_reg <= y_isZero_val_read_reg_1731_pp0_iter2_reg;
                y_isZero_val_read_reg_1731_pp0_iter4_reg <= y_isZero_val_read_reg_1731_pp0_iter3_reg;
                y_isZero_val_read_reg_1731_pp0_iter5_reg <= y_isZero_val_read_reg_1731_pp0_iter4_reg;
                y_mantissa3_val_read_reg_1721_pp0_iter2_reg <= y_mantissa3_val_read_reg_1721_pp0_iter1_reg;
                y_mantissa3_val_read_reg_1721_pp0_iter3_reg <= y_mantissa3_val_read_reg_1721_pp0_iter2_reg;
                y_mantissa3_val_read_reg_1721_pp0_iter4_reg <= y_mantissa3_val_read_reg_1721_pp0_iter3_reg;
                y_mantissa3_val_read_reg_1721_pp0_iter5_reg <= y_mantissa3_val_read_reg_1721_pp0_iter4_reg;
                y_mantissa3_val_read_reg_1721_pp0_iter6_reg <= y_mantissa3_val_read_reg_1721_pp0_iter5_reg;
                y_regime1_val_read_reg_1726_pp0_iter2_reg <= y_regime1_val_read_reg_1726_pp0_iter1_reg;
                y_regime1_val_read_reg_1726_pp0_iter3_reg <= y_regime1_val_read_reg_1726_pp0_iter2_reg;
                y_regime1_val_read_reg_1726_pp0_iter4_reg <= y_regime1_val_read_reg_1726_pp0_iter3_reg;
                y_regime1_val_read_reg_1726_pp0_iter5_reg <= y_regime1_val_read_reg_1726_pp0_iter4_reg;
            end if;
        end if;
    end process;
    sel_tmp_reg_1996(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    SA_fu_1577_p2 <= std_logic_vector(unsigned(zext_ln98_3_fu_1573_p1) + unsigned(ap_const_lv6_3F));
    add_ln101_10_fu_1096_p2 <= std_logic_vector(unsigned(count_22_fu_1084_p3) + unsigned(ap_const_lv4_1));
    add_ln101_11_fu_1122_p2 <= std_logic_vector(unsigned(count_24_reg_1939) + unsigned(ap_const_lv4_1));
    add_ln101_12_fu_1143_p2 <= std_logic_vector(unsigned(count_26_fu_1133_p3) + unsigned(ap_const_lv4_1));
    add_ln101_13_fu_1173_p2 <= std_logic_vector(unsigned(zext_ln98_2_fu_1164_p1) + unsigned(ap_const_lv5_1));
    add_ln101_14_fu_1199_p2 <= std_logic_vector(unsigned(count_30_fu_1187_p3) + unsigned(ap_const_lv5_1));
    add_ln101_15_fu_1225_p2 <= std_logic_vector(unsigned(count_32_fu_1213_p3) + unsigned(ap_const_lv5_1));
    add_ln101_16_fu_1251_p2 <= std_logic_vector(unsigned(count_34_reg_1952) + unsigned(ap_const_lv5_1));
    add_ln101_17_fu_1272_p2 <= std_logic_vector(unsigned(count_36_fu_1262_p3) + unsigned(ap_const_lv5_1));
    add_ln101_18_fu_1298_p2 <= std_logic_vector(unsigned(count_38_fu_1286_p3) + unsigned(ap_const_lv5_1));
    add_ln101_19_fu_1324_p2 <= std_logic_vector(unsigned(count_40_fu_1312_p3) + unsigned(ap_const_lv5_1));
    add_ln101_1_fu_645_p2 <= std_logic_vector(unsigned(zext_ln98_fu_627_p1) + unsigned(ap_const_lv3_1));
    add_ln101_20_fu_1350_p2 <= std_logic_vector(unsigned(count_42_fu_1338_p3) + unsigned(ap_const_lv5_1));
    add_ln101_21_fu_1376_p2 <= std_logic_vector(unsigned(count_44_reg_1965) + unsigned(ap_const_lv5_1));
    add_ln101_22_fu_1397_p2 <= std_logic_vector(unsigned(count_46_fu_1387_p3) + unsigned(ap_const_lv5_1));
    add_ln101_23_fu_1423_p2 <= std_logic_vector(unsigned(count_48_fu_1411_p3) + unsigned(ap_const_lv5_1));
    add_ln101_24_fu_1449_p2 <= std_logic_vector(unsigned(count_50_fu_1437_p3) + unsigned(ap_const_lv5_1));
    add_ln101_25_fu_1475_p2 <= std_logic_vector(unsigned(count_52_fu_1463_p3) + unsigned(ap_const_lv5_1));
    add_ln101_26_fu_1501_p2 <= std_logic_vector(unsigned(count_54_reg_1978) + unsigned(ap_const_lv5_1));
    add_ln101_27_fu_1522_p2 <= std_logic_vector(unsigned(count_56_fu_1512_p3) + unsigned(ap_const_lv5_1));
    add_ln101_28_fu_1551_p2 <= std_logic_vector(unsigned(count_58_fu_1536_p3) + unsigned(ap_const_lv5_1));
    add_ln101_2_fu_681_p2 <= std_logic_vector(unsigned(count_6_fu_659_p3) + unsigned(ap_const_lv3_1));
    add_ln101_3_fu_717_p2 <= std_logic_vector(unsigned(count_8_fu_695_p3) + unsigned(ap_const_lv3_1));
    add_ln101_4_fu_753_p2 <= std_logic_vector(unsigned(count_10_fu_731_p3) + unsigned(ap_const_lv3_1));
    add_ln101_5_fu_793_p2 <= std_logic_vector(unsigned(zext_ln98_1_fu_775_p1) + unsigned(ap_const_lv4_1));
    add_ln101_6_fu_997_p2 <= std_logic_vector(unsigned(count_14_reg_1794) + unsigned(ap_const_lv4_1));
    add_ln101_7_fu_1018_p2 <= std_logic_vector(unsigned(count_16_fu_1008_p3) + unsigned(ap_const_lv4_1));
    add_ln101_8_fu_1044_p2 <= std_logic_vector(unsigned(count_18_fu_1032_p3) + unsigned(ap_const_lv4_1));
    add_ln101_9_fu_1070_p2 <= std_logic_vector(unsigned(count_20_fu_1058_p3) + unsigned(ap_const_lv4_1));
    add_ln101_fu_605_p2 <= std_logic_vector(unsigned(count_2_fu_583_p3) + unsigned(ap_const_lv2_1));
    and_ln541_1_fu_254_p2 <= (xor_ln541_fu_242_p2 and and_ln541_fu_248_p2);
    and_ln541_fu_248_p2 <= (x_exponent2 and icmp_ln541_1_fu_236_p2);
    and_ln542_1_fu_290_p2 <= (xor_ln542_2_fu_284_p2 and and_ln542_fu_272_p2);
    and_ln542_fu_272_p2 <= (xor_ln542_1_fu_266_p2 and icmp_ln541_1_fu_236_p2);
    and_ln601_1_fu_446_p2 <= (and_ln601_fu_440_p2 and and_ln542_fu_272_p2);
    and_ln601_2_fu_466_p2 <= (y_isZero_val and x_isZero);
    and_ln601_fu_440_p2 <= (xor_ln559_fu_412_p2 and icmp_ln601_fu_434_p2);
    and_ln605_fu_490_p2 <= (xor_ln605_fu_484_p2 and x_isZero);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to6_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to6)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= sign_reg_1783_pp0_iter6_reg;
    ap_return_1 <= isZero_reg_1767_pp0_iter6_reg;
    ap_return_2 <= regime_13_reg_2001;
    ap_return_3 <= exponent_reg_1778_pp0_iter6_reg;
    ap_return_4 <= mantissa_24_fu_1678_p9;
    count_10_fu_731_p3 <= 
        count_8_fu_695_p3 when (tmp_20_fu_709_p3(0) = '1') else 
        count_9_fu_723_p3;
    count_11_fu_759_p3 <= 
        count_10_fu_731_p3 when (flag_5_fu_739_p2(0) = '1') else 
        add_ln101_4_fu_753_p2;
    count_12_fu_767_p3 <= 
        count_10_fu_731_p3 when (tmp_21_fu_745_p3(0) = '1') else 
        count_11_fu_759_p3;
    count_13_fu_799_p3 <= 
        zext_ln98_1_fu_775_p1 when (flag_6_fu_779_p2(0) = '1') else 
        add_ln101_5_fu_793_p2;
    count_14_fu_807_p3 <= 
        zext_ln98_1_fu_775_p1 when (tmp_22_fu_785_p3(0) = '1') else 
        count_13_fu_799_p3;
    count_15_fu_1002_p3 <= 
        count_14_reg_1794 when (flag_7_reg_1801(0) = '1') else 
        add_ln101_6_fu_997_p2;
    count_16_fu_1008_p3 <= 
        count_14_reg_1794 when (tmp_23_reg_1807(0) = '1') else 
        count_15_fu_1002_p3;
    count_17_fu_1024_p3 <= 
        count_16_fu_1008_p3 when (flag_8_fu_1014_p2(0) = '1') else 
        add_ln101_7_fu_1018_p2;
    count_18_fu_1032_p3 <= 
        count_16_fu_1008_p3 when (tmp_24_reg_1813(0) = '1') else 
        count_17_fu_1024_p3;
    count_19_fu_1050_p3 <= 
        count_18_fu_1032_p3 when (flag_9_fu_1039_p2(0) = '1') else 
        add_ln101_8_fu_1044_p2;
    count_1_fu_575_p3 <= 
        zext_ln97_fu_563_p1 when (flag_fu_549_p3(0) = '1') else 
        ap_const_lv2_2;
    count_20_fu_1058_p3 <= 
        count_18_fu_1032_p3 when (tmp_25_reg_1819(0) = '1') else 
        count_19_fu_1050_p3;
    count_21_fu_1076_p3 <= 
        count_20_fu_1058_p3 when (flag_10_fu_1065_p2(0) = '1') else 
        add_ln101_9_fu_1070_p2;
    count_22_fu_1084_p3 <= 
        count_20_fu_1058_p3 when (tmp_26_reg_1825(0) = '1') else 
        count_21_fu_1076_p3;
    count_23_fu_1102_p3 <= 
        count_22_fu_1084_p3 when (flag_11_fu_1091_p2(0) = '1') else 
        add_ln101_10_fu_1096_p2;
    count_24_fu_1110_p3 <= 
        count_22_fu_1084_p3 when (tmp_27_reg_1831(0) = '1') else 
        count_23_fu_1102_p3;
    count_25_fu_1127_p3 <= 
        count_24_reg_1939 when (flag_12_reg_1946(0) = '1') else 
        add_ln101_11_fu_1122_p2;
    count_26_fu_1133_p3 <= 
        count_24_reg_1939 when (tmp_28_reg_1837_pp0_iter2_reg(0) = '1') else 
        count_25_fu_1127_p3;
    count_27_fu_1149_p3 <= 
        count_26_fu_1133_p3 when (flag_13_fu_1139_p2(0) = '1') else 
        add_ln101_12_fu_1143_p2;
    count_28_fu_1157_p3 <= 
        count_26_fu_1133_p3 when (tmp_29_reg_1843_pp0_iter2_reg(0) = '1') else 
        count_27_fu_1149_p3;
    count_29_fu_1179_p3 <= 
        zext_ln98_2_fu_1164_p1 when (flag_14_fu_1168_p2(0) = '1') else 
        add_ln101_13_fu_1173_p2;
    count_2_fu_583_p3 <= 
        zext_ln97_fu_563_p1 when (tmp_16_fu_567_p3(0) = '1') else 
        count_1_fu_575_p3;
    count_30_fu_1187_p3 <= 
        zext_ln98_2_fu_1164_p1 when (tmp_30_reg_1849_pp0_iter2_reg(0) = '1') else 
        count_29_fu_1179_p3;
    count_31_fu_1205_p3 <= 
        count_30_fu_1187_p3 when (flag_15_fu_1194_p2(0) = '1') else 
        add_ln101_14_fu_1199_p2;
    count_32_fu_1213_p3 <= 
        count_30_fu_1187_p3 when (tmp_31_reg_1855_pp0_iter2_reg(0) = '1') else 
        count_31_fu_1205_p3;
    count_33_fu_1231_p3 <= 
        count_32_fu_1213_p3 when (flag_16_fu_1220_p2(0) = '1') else 
        add_ln101_15_fu_1225_p2;
    count_34_fu_1239_p3 <= 
        count_32_fu_1213_p3 when (tmp_32_reg_1861_pp0_iter2_reg(0) = '1') else 
        count_33_fu_1231_p3;
    count_35_fu_1256_p3 <= 
        count_34_reg_1952 when (flag_17_reg_1959(0) = '1') else 
        add_ln101_16_fu_1251_p2;
    count_36_fu_1262_p3 <= 
        count_34_reg_1952 when (tmp_33_reg_1867_pp0_iter3_reg(0) = '1') else 
        count_35_fu_1256_p3;
    count_37_fu_1278_p3 <= 
        count_36_fu_1262_p3 when (flag_18_fu_1268_p2(0) = '1') else 
        add_ln101_17_fu_1272_p2;
    count_38_fu_1286_p3 <= 
        count_36_fu_1262_p3 when (tmp_34_reg_1873_pp0_iter3_reg(0) = '1') else 
        count_37_fu_1278_p3;
    count_39_fu_1304_p3 <= 
        count_38_fu_1286_p3 when (flag_19_fu_1293_p2(0) = '1') else 
        add_ln101_18_fu_1298_p2;
    count_3_fu_611_p3 <= 
        count_2_fu_583_p3 when (flag_1_fu_591_p2(0) = '1') else 
        add_ln101_fu_605_p2;
    count_40_fu_1312_p3 <= 
        count_38_fu_1286_p3 when (tmp_35_reg_1879_pp0_iter3_reg(0) = '1') else 
        count_39_fu_1304_p3;
    count_41_fu_1330_p3 <= 
        count_40_fu_1312_p3 when (flag_20_fu_1319_p2(0) = '1') else 
        add_ln101_19_fu_1324_p2;
    count_42_fu_1338_p3 <= 
        count_40_fu_1312_p3 when (tmp_36_reg_1885_pp0_iter3_reg(0) = '1') else 
        count_41_fu_1330_p3;
    count_43_fu_1356_p3 <= 
        count_42_fu_1338_p3 when (flag_21_fu_1345_p2(0) = '1') else 
        add_ln101_20_fu_1350_p2;
    count_44_fu_1364_p3 <= 
        count_42_fu_1338_p3 when (tmp_37_reg_1891_pp0_iter3_reg(0) = '1') else 
        count_43_fu_1356_p3;
    count_45_fu_1381_p3 <= 
        count_44_reg_1965 when (flag_22_reg_1972(0) = '1') else 
        add_ln101_21_fu_1376_p2;
    count_46_fu_1387_p3 <= 
        count_44_reg_1965 when (tmp_38_reg_1897_pp0_iter4_reg(0) = '1') else 
        count_45_fu_1381_p3;
    count_47_fu_1403_p3 <= 
        count_46_fu_1387_p3 when (flag_23_fu_1393_p2(0) = '1') else 
        add_ln101_22_fu_1397_p2;
    count_48_fu_1411_p3 <= 
        count_46_fu_1387_p3 when (tmp_39_reg_1903_pp0_iter4_reg(0) = '1') else 
        count_47_fu_1403_p3;
    count_49_fu_1429_p3 <= 
        count_48_fu_1411_p3 when (flag_24_fu_1418_p2(0) = '1') else 
        add_ln101_23_fu_1423_p2;
    count_4_fu_619_p3 <= 
        count_2_fu_583_p3 when (tmp_17_fu_597_p3(0) = '1') else 
        count_3_fu_611_p3;
    count_50_fu_1437_p3 <= 
        count_48_fu_1411_p3 when (tmp_40_reg_1909_pp0_iter4_reg(0) = '1') else 
        count_49_fu_1429_p3;
    count_51_fu_1455_p3 <= 
        count_50_fu_1437_p3 when (flag_25_fu_1444_p2(0) = '1') else 
        add_ln101_24_fu_1449_p2;
    count_52_fu_1463_p3 <= 
        count_50_fu_1437_p3 when (tmp_41_reg_1915_pp0_iter4_reg(0) = '1') else 
        count_51_fu_1455_p3;
    count_53_fu_1481_p3 <= 
        count_52_fu_1463_p3 when (flag_26_fu_1470_p2(0) = '1') else 
        add_ln101_25_fu_1475_p2;
    count_54_fu_1489_p3 <= 
        count_52_fu_1463_p3 when (tmp_42_reg_1921_pp0_iter4_reg(0) = '1') else 
        count_53_fu_1481_p3;
    count_55_fu_1506_p3 <= 
        count_54_reg_1978 when (flag_27_reg_1985(0) = '1') else 
        add_ln101_26_fu_1501_p2;
    count_56_fu_1512_p3 <= 
        count_54_reg_1978 when (tmp_43_reg_1927_pp0_iter5_reg(0) = '1') else 
        count_55_fu_1506_p3;
    count_57_fu_1528_p3 <= 
        count_56_fu_1512_p3 when (flag_28_fu_1518_p2(0) = '1') else 
        add_ln101_27_fu_1522_p2;
    count_58_fu_1536_p3 <= 
        count_56_fu_1512_p3 when (tmp_44_reg_1933_pp0_iter5_reg(0) = '1') else 
        count_57_fu_1528_p3;
    count_59_fu_1557_p3 <= 
        count_58_fu_1536_p3 when (flag_29_fu_1543_p2(0) = '1') else 
        add_ln101_28_fu_1551_p2;
    count_5_fu_651_p3 <= 
        zext_ln98_fu_627_p1 when (flag_2_fu_631_p2(0) = '1') else 
        add_ln101_1_fu_645_p2;
    count_60_fu_1565_p3 <= 
        count_58_fu_1536_p3 when (trunc_ln100_fu_1548_p1(0) = '1') else 
        count_59_fu_1557_p3;
    count_6_fu_659_p3 <= 
        zext_ln98_fu_627_p1 when (tmp_18_fu_637_p3(0) = '1') else 
        count_5_fu_651_p3;
    count_7_fu_687_p3 <= 
        count_6_fu_659_p3 when (flag_3_fu_667_p2(0) = '1') else 
        add_ln101_2_fu_681_p2;
    count_8_fu_695_p3 <= 
        count_6_fu_659_p3 when (tmp_19_fu_673_p3(0) = '1') else 
        count_7_fu_687_p3;
    count_9_fu_723_p3 <= 
        count_8_fu_695_p3 when (flag_4_fu_703_p2(0) = '1') else 
        add_ln101_3_fu_717_p2;
    count_fu_557_p2 <= (flag_fu_549_p3 xor ap_const_lv1_1);
    diff_fu_352_p2 <= std_logic_vector(unsigned(empty_74_fu_320_p3) - unsigned(empty_76_fu_336_p3));
    empty_74_fu_320_p3 <= 
        sf_x_fu_216_p2 when (or_ln542_1_fu_302_p2(0) = '1') else 
        sf_y_fu_230_p2;
    empty_75_fu_328_p3 <= 
        x_sign when (or_ln542_1_fu_302_p2(0) = '1') else 
        y_sign_val;
    empty_76_fu_336_p3 <= 
        sf_y_fu_230_p2 when (or_ln542_1_fu_302_p2(0) = '1') else 
        sf_x_fu_216_p2;
    empty_fu_308_p3 <= 
        x_mantissa3 when (or_ln542_1_fu_302_p2(0) = '1') else 
        y_mantissa3_val;
    exponent_fu_504_p6 <= (y_isZero_val and x_exponent2);
    exponent_fu_504_p7 <= "X";
    flag_10_fu_1065_p2 <= (tmp_25_reg_1819 or flag_9_fu_1039_p2);
    flag_11_fu_1091_p2 <= (tmp_26_reg_1825 or flag_10_fu_1065_p2);
    flag_12_fu_1117_p2 <= (tmp_27_reg_1831 or flag_11_fu_1091_p2);
    flag_13_fu_1139_p2 <= (tmp_28_reg_1837_pp0_iter2_reg or flag_12_reg_1946);
    flag_14_fu_1168_p2 <= (tmp_29_reg_1843_pp0_iter2_reg or flag_13_fu_1139_p2);
    flag_15_fu_1194_p2 <= (tmp_30_reg_1849_pp0_iter2_reg or flag_14_fu_1168_p2);
    flag_16_fu_1220_p2 <= (tmp_31_reg_1855_pp0_iter2_reg or flag_15_fu_1194_p2);
    flag_17_fu_1246_p2 <= (tmp_32_reg_1861_pp0_iter2_reg or flag_16_fu_1220_p2);
    flag_18_fu_1268_p2 <= (tmp_33_reg_1867_pp0_iter3_reg or flag_17_reg_1959);
    flag_19_fu_1293_p2 <= (tmp_34_reg_1873_pp0_iter3_reg or flag_18_fu_1268_p2);
    flag_1_fu_591_p2 <= (tmp_16_fu_567_p3 or flag_fu_549_p3);
    flag_20_fu_1319_p2 <= (tmp_35_reg_1879_pp0_iter3_reg or flag_19_fu_1293_p2);
    flag_21_fu_1345_p2 <= (tmp_36_reg_1885_pp0_iter3_reg or flag_20_fu_1319_p2);
    flag_22_fu_1371_p2 <= (tmp_37_reg_1891_pp0_iter3_reg or flag_21_fu_1345_p2);
    flag_23_fu_1393_p2 <= (tmp_38_reg_1897_pp0_iter4_reg or flag_22_reg_1972);
    flag_24_fu_1418_p2 <= (tmp_39_reg_1903_pp0_iter4_reg or flag_23_fu_1393_p2);
    flag_25_fu_1444_p2 <= (tmp_40_reg_1909_pp0_iter4_reg or flag_24_fu_1418_p2);
    flag_26_fu_1470_p2 <= (tmp_41_reg_1915_pp0_iter4_reg or flag_25_fu_1444_p2);
    flag_27_fu_1496_p2 <= (tmp_42_reg_1921_pp0_iter4_reg or flag_26_fu_1470_p2);
    flag_28_fu_1518_p2 <= (tmp_43_reg_1927_pp0_iter5_reg or flag_27_reg_1985);
    flag_29_fu_1543_p2 <= (tmp_44_reg_1933_pp0_iter5_reg or flag_28_fu_1518_p2);
    flag_2_fu_631_p2 <= (tmp_17_fu_597_p3 or flag_1_fu_591_p2);
    flag_3_fu_667_p2 <= (tmp_18_fu_637_p3 or flag_2_fu_631_p2);
    flag_4_fu_703_p2 <= (tmp_19_fu_673_p3 or flag_3_fu_667_p2);
    flag_5_fu_739_p2 <= (tmp_20_fu_709_p3 or flag_4_fu_703_p2);
    flag_6_fu_779_p2 <= (tmp_21_fu_745_p3 or flag_5_fu_739_p2);
    flag_7_fu_815_p2 <= (tmp_22_fu_785_p3 or flag_6_fu_779_p2);
    flag_8_fu_1014_p2 <= (tmp_23_reg_1807 or flag_7_reg_1801);
    flag_9_fu_1039_p2 <= (tmp_24_reg_1813 or flag_8_fu_1014_p2);
    flag_fu_549_p3 <= mantissa_23_fu_544_p3(30 downto 30);
    icmp_ln541_1_fu_236_p0 <= x_regime1;
    icmp_ln541_1_fu_236_p1 <= y_regime1_val;
    icmp_ln541_1_fu_236_p2 <= "1" when (icmp_ln541_1_fu_236_p0 = icmp_ln541_1_fu_236_p1) else "0";
    icmp_ln541_fu_202_p0 <= x_regime1;
    icmp_ln541_fu_202_p1 <= y_regime1_val;
    icmp_ln541_fu_202_p2 <= "1" when (signed(icmp_ln541_fu_202_p0) > signed(icmp_ln541_fu_202_p1)) else "0";
    icmp_ln542_fu_278_p2 <= "1" when (unsigned(x_mantissa3) < unsigned(y_mantissa3_val)) else "0";
    icmp_ln567_fu_1587_p2 <= "0" when (count_60_fu_1565_p3 = ap_const_lv5_0) else "1";
    icmp_ln601_fu_434_p2 <= "1" when (x_mantissa3 = y_mantissa3_val) else "0";
    isZero_fu_472_p2 <= (and_ln601_2_fu_466_p2 or and_ln601_1_fu_446_p2);
    lshr_ln558_fu_390_p2 <= std_logic_vector(shift_right(unsigned(zext_ln558_fu_366_p1),to_integer(unsigned('0' & zext_ln558_2_fu_386_p1(31-1 downto 0)))));
    lshr_ln567_fu_1612_p2 <= std_logic_vector(shift_right(unsigned(zext_ln567_fu_1593_p1),to_integer(unsigned('0' & sext_ln567_fu_1608_p1(31-1 downto 0)))));
    mS_1_fu_404_p3 <= 
        trunc_ln558_fu_396_p1 when (tmp_fu_358_p3(0) = '1') else 
        trunc_ln558_1_fu_400_p1;
    mS_fu_344_p3 <= 
        y_mantissa3_val when (or_ln542_1_fu_302_p2(0) = '1') else 
        x_mantissa3;
    mantissa_19_fu_424_p2 <= std_logic_vector(unsigned(mS_1_fu_404_p3) + unsigned(p_cast_fu_316_p1));
    mantissa_21_fu_1626_p3 <= 
        trunc_ln594_fu_1618_p1 when (icmp_ln567_fu_1587_p2(0) = '1') else 
        trunc_ln594_1_fu_1622_p1;
    mantissa_23_fu_544_p3 <= 
        mantissa_reg_1752 when (xor_ln559_reg_1747(0) = '1') else 
        mantissa_19_reg_1757;
    mantissa_24_fu_1678_p7 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    mantissa_fu_418_p2 <= std_logic_vector(unsigned(p_cast_fu_316_p1) - unsigned(mS_1_fu_404_p3));
    or_ln542_1_fu_302_p2 <= (or_ln542_fu_296_p2 or icmp_ln541_fu_202_p2);
    or_ln542_fu_296_p2 <= (and_ln542_1_fu_290_p2 or and_ln541_1_fu_254_p2);
    or_ln605_fu_478_p2 <= (y_isZero_val or and_ln601_1_fu_446_p2);
    p_cast_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_308_p3),31));
    regime_13_fu_1659_p6 <= 
        x_regime1_read_reg_1742_pp0_iter5_reg when (y_isZero_val_read_reg_1731_pp0_iter5_reg(0) = '1') else 
        regime_fu_1634_p2;
    regime_13_fu_1659_p7 <= "XXXXXX";
    regime_13_fu_1659_p8 <= ((isZero_reg_1767_pp0_iter5_reg & and_ln605_reg_1773_pp0_iter5_reg) & ap_const_lv1_0);
    regime_fu_1634_p2 <= std_logic_vector(unsigned(trunc_ln568_reg_1762_pp0_iter5_reg) - unsigned(SA_fu_1577_p2));
    sel_tmp1_fu_496_p3 <= (isZero_fu_472_p2 & and_ln605_fu_490_p2);
    sel_tmp_fu_1651_p4 <= ((isZero_reg_1767_pp0_iter5_reg & and_ln605_reg_1773_pp0_iter5_reg) & ap_const_lv1_0);
    select_ln611_fu_1639_p3 <= 
        x_mantissa3_read_reg_1737_pp0_iter5_reg when (y_isZero_val_read_reg_1731_pp0_iter5_reg(0) = '1') else 
        mantissa_21_fu_1626_p3;
        sext_ln529_fu_1583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(SA_fu_1577_p2),32));

    sext_ln546_fu_208_p0 <= x_regime1;
        sext_ln546_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln546_fu_208_p0),7));

    sext_ln547_fu_222_p0 <= y_regime1_val;
        sext_ln547_fu_222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln547_fu_222_p0),7));

        sext_ln567_fu_1608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln567_fu_1602_p2),32));

    sf_x_fu_216_p2 <= std_logic_vector(signed(sext_ln546_fu_208_p1) + signed(zext_ln546_fu_212_p1));
    sf_y_fu_230_p2 <= std_logic_vector(signed(sext_ln547_fu_222_p1) + signed(zext_ln547_fu_226_p1));
    shl_ln558_fu_380_p2 <= std_logic_vector(shift_left(unsigned(zext_ln558_fu_366_p1),to_integer(unsigned('0' & zext_ln558_1_fu_376_p1(31-1 downto 0)))));
    shl_ln567_fu_1596_p2 <= std_logic_vector(shift_left(unsigned(zext_ln567_fu_1593_p1),to_integer(unsigned('0' & sext_ln529_fu_1583_p1(31-1 downto 0)))));
    sign_fu_524_p6 <= 
        x_sign when (y_isZero_val(0) = '1') else 
        empty_75_fu_328_p3;
    sign_fu_524_p7 <= "X";
    sub_ln558_fu_370_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(diff_fu_352_p2));
    sub_ln567_fu_1602_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(zext_ln98_3_fu_1573_p1));
    tmp_16_fu_567_p3 <= mantissa_23_fu_544_p3(29 downto 29);
    tmp_17_fu_597_p3 <= mantissa_23_fu_544_p3(28 downto 28);
    tmp_18_fu_637_p3 <= mantissa_23_fu_544_p3(27 downto 27);
    tmp_19_fu_673_p3 <= mantissa_23_fu_544_p3(26 downto 26);
    tmp_20_fu_709_p3 <= mantissa_23_fu_544_p3(25 downto 25);
    tmp_21_fu_745_p3 <= mantissa_23_fu_544_p3(24 downto 24);
    tmp_22_fu_785_p3 <= mantissa_23_fu_544_p3(23 downto 23);
    tmp_fu_358_p3 <= diff_fu_352_p2(6 downto 6);
    trunc_ln100_fu_1548_p1 <= mantissa_23_reg_1788_pp0_iter5_reg(1 - 1 downto 0);
    trunc_ln558_1_fu_400_p1 <= lshr_ln558_fu_390_p2(31 - 1 downto 0);
    trunc_ln558_fu_396_p1 <= shl_ln558_fu_380_p2(31 - 1 downto 0);
    trunc_ln568_fu_430_p1 <= empty_74_fu_320_p3(6 - 1 downto 0);
    trunc_ln594_1_fu_1622_p1 <= lshr_ln567_fu_1612_p2(30 - 1 downto 0);
    trunc_ln594_fu_1618_p1 <= shl_ln567_fu_1596_p2(30 - 1 downto 0);
    xor_ln541_fu_242_p2 <= (y_exponent2_val xor ap_const_lv1_1);
    xor_ln542_1_fu_266_p2 <= (xor_ln542_fu_260_p2 xor ap_const_lv1_1);
    xor_ln542_2_fu_284_p2 <= (icmp_ln542_fu_278_p2 xor ap_const_lv1_1);
    xor_ln542_fu_260_p2 <= (y_exponent2_val xor x_exponent2);
    xor_ln559_fu_412_p2 <= (y_sign_val xor x_sign);
    xor_ln605_fu_484_p2 <= (or_ln605_fu_478_p2 xor ap_const_lv1_1);
    zext_ln546_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_exponent2),7));
    zext_ln547_fu_226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_exponent2_val),7));
    zext_ln558_1_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln558_fu_370_p2),32));
    zext_ln558_2_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(diff_fu_352_p2),32));
    zext_ln558_fu_366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mS_fu_344_p3),32));
    zext_ln567_fu_1593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_23_reg_1788_pp0_iter5_reg),32));
    zext_ln97_fu_563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_fu_557_p2),2));
    zext_ln98_1_fu_775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_12_fu_767_p3),4));
    zext_ln98_2_fu_1164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_28_fu_1157_p3),5));
    zext_ln98_3_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_60_fu_1565_p3),6));
    zext_ln98_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_4_fu_619_p3),3));
end behav;
