;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <-127, @106
	SPL <-127, @106
	DJN 100, -104
	SUB @0, @0
	DJN 100, -104
	JMN 74, 480
	JMN 0, <2
	CMP @-127, 106
	SPL 0
	MOV -1, <-8
	SUB #12, @20
	ADD 74, 480
	SUB 233, 66
	MOV -1, <-8
	MOV -1, <-8
	CMP @-127, 100
	JMN 74, 480
	CMP 270, 60
	JMN 74, 480
	JMN 74, 480
	ADD 270, 60
	SLT -1, <-20
	CMP @-127, 100
	JMN -207, @-120
	JMN -207, @-120
	ADD 3, @20
	SUB @-127, 100
	SUB -1, <-8
	ADD 210, 30
	SPL 0, <-2
	SUB 4, @8
	SUB 130, 9
	ADD 210, 30
	SUB 4, @8
	SPL 0, #2
	SUB -207, <-120
	SLT 121, 200
	SUB #12, @26
	CMP -207, <-120
	CMP -207, <-120
	SPL <-127, 100
	JMN 74, 480
	SPL 0, <-2
	SPL <12, #10
	DJN -1, @-20
	MOV -1, <-20
