{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701965151779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701965151780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 16:05:51 2023 " "Processing started: Thu Dec  7 16:05:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701965151780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965151780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IntegrationAndASM -c IntegrationAndASM " "Command: quartus_map --read_settings_files=on --write_settings_files=off IntegrationAndASM -c IntegrationAndASM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965151780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701965152918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701965152918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/vga controller/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/vga controller/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "../VGA Controller/VgaController.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/VGA Controller/VgaController.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965163884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/register file/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/register file/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Register File/RegisterFile.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Register File/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965163892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/program counter/programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/program counter/programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../Program Counter/ProgramCounter.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Program Counter/ProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965163899 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \"end\" ArithmeticLogicUnit.sv(86) " "Verilog HDL syntax error at ArithmeticLogicUnit.sv(86) near text: \"logic\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 86 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701965163920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \"end\" ArithmeticLogicUnit.sv(87) " "Verilog HDL syntax error at ArithmeticLogicUnit.sv(87) near text: \"logic\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 87 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701965163920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \"end\" ArithmeticLogicUnit.sv(88) " "Verilog HDL syntax error at ArithmeticLogicUnit.sv(88) near text: \"logic\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701965163920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \"end\" ArithmeticLogicUnit.sv(102) " "Verilog HDL syntax error at ArithmeticLogicUnit.sv(102) near text: \"logic\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 102 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701965163920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \"end\" ArithmeticLogicUnit.sv(103) " "Verilog HDL syntax error at ArithmeticLogicUnit.sv(103) near text: \"logic\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 103 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701965163920 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \"end\" ArithmeticLogicUnit.sv(104) " "Verilog HDL syntax error at ArithmeticLogicUnit.sv(104) near text: \"logic\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 104 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701965163920 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ArithmeticLogicUnit ArithmeticLogicUnit.sv(10) " "Ignored design unit \"ArithmeticLogicUnit\" at ArithmeticLogicUnit.sv(10) due to previous errors" {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701965163921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/arithmetic logic unit/arithmeticlogicunit.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/arithmetic logic unit/arithmeticlogicunit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965163921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romblock.v 1 1 " "Found 1 design units, including 1 entities, in source file romblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomBlock " "Found entity 1: RomBlock" {  } { { "RomBlock.v" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/RomBlock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965163924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965163926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionset.sv 1 0 " "Found 1 design units, including 0 entities, in source file instructionset.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionSetPkg (SystemVerilog) " "Found design unit 1: InstructionSetPkg (SystemVerilog)" {  } { { "InstructionSet.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/InstructionSet.sv" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965163940 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HighRiscSystem.sv(257) " "Verilog HDL information at HighRiscSystem.sv(257): always construct contains both blocking and non-blocking assignments" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 257 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701965163954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highriscsystem.sv 7 7 " "Found 7 design units, including 7 entities, in source file highriscsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HighRiscSystem " "Found entity 1: HighRiscSystem" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163955 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bus " "Found entity 2: Bus" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163955 ""} { "Info" "ISGN_ENTITY_NAME" "3 VgaSystem " "Found entity 3: VgaSystem" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163955 ""} { "Info" "ISGN_ENTITY_NAME" "4 BusInPort " "Found entity 4: BusInPort" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163955 ""} { "Info" "ISGN_ENTITY_NAME" "5 BusOutPort " "Found entity 5: BusOutPort" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163955 ""} { "Info" "ISGN_ENTITY_NAME" "6 ProgramMemory " "Found entity 6: ProgramMemory" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163955 ""} { "Info" "ISGN_ENTITY_NAME" "7 DataMemory " "Found entity 7: DataMemory" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965163955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highriscprocessor.sv 4 4 " "Found 4 design units, including 4 entities, in source file highriscprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HighRiscProcessor " "Found entity 1: HighRiscProcessor" {  } { { "HighRiscProcessor.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163971 ""} { "Info" "ISGN_ENTITY_NAME" "2 InstructionDecoder " "Found entity 2: InstructionDecoder" {  } { { "HighRiscProcessor.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163971 ""} { "Info" "ISGN_ENTITY_NAME" "3 FlagsRegister " "Found entity 3: FlagsRegister" {  } { { "HighRiscProcessor.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163971 ""} { "Info" "ISGN_ENTITY_NAME" "4 SourceSelector " "Found entity 4: SourceSelector" {  } { { "HighRiscProcessor.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701965163971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965163971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/output_files/IntegrationAndASM.map.smsg " "Generated suppressed messages file C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/output_files/IntegrationAndASM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965163997 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701965164065 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  7 16:06:04 2023 " "Processing ended: Thu Dec  7 16:06:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701965164065 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701965164065 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701965164065 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965164065 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701965164713 ""}
