// Seed: 3944069684
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3,
    input tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8
);
  wire id_10;
  assign id_5 = id_6#(.id_3(""));
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input uwire id_4,
    output wor id_5
);
  assign id_0 = 1;
  wire id_7;
  wire id_8;
  logic [7:0] id_9;
  initial id_9[1] = 1;
  id_10(
      .id_0(1), .id_1(1)
  ); module_0(
      id_1, id_5, id_4, id_4, id_4, id_5, id_2, id_4, id_2
  );
endmodule
