#ifndef MATRIX_H
#define MATRIX_H


#define ROW0(x)         WRITE_REG(GPIOB->BSRR, (x)?GPIO_BSRR_BS2:GPIO_BSRR_BR2)
#define ROW1(x)         WRITE_REG(GPIOA->BSRR, (x)?GPIO_BSRR_BS15:GPIO_BSRR_BR15)
#define ROW2(x)         WRITE_REG(GPIOA->BSRR, (x)?GPIO_BSRR_BS2:GPIO_BSRR_BR2)
#define ROW3(x)         WRITE_REG(GPIOA->BSRR, (x)?GPIO_BSRR_BS7:GPIO_BSRR_BR7)
#define ROW4(x)         WRITE_REG(GPIOA->BSRR, (x)?GPIO_BSRR_BS6:GPIO_BSRR_BR6)
#define ROW5(x)         WRITE_REG(GPIOA->BSRR, (x)?GPIO_BSRR_BS5:GPIO_BSRR_BR5)
#define ROW6(x)         WRITE_REG(GPIOB->BSRR, (x)?GPIO_BSRR_BS0:GPIO_BSRR_BR0)
#define ROW7(x)         WRITE_REG(GPIOA->BSRR, (x)?GPIO_BSRR_BS3:GPIO_BSRR_BR3)

#define RST(x)          WRITE_REG(GPIOC->BSRR, (x)?GPIO_BSRR_BS3:GPIO_BSRR_BR3)
#define LAT(x)          WRITE_REG(GPIOC->BSRR, (x)?GPIO_BSRR_BS4:GPIO_BSRR_BR4)
#define SB(x)           WRITE_REG(GPIOC->BSRR, (x)?GPIO_BSRR_BS5:GPIO_BSRR_BR5)
#define SCK(x)          WRITE_REG(GPIOB->BSRR, (x)?GPIO_BSRR_BS1:GPIO_BSRR_BR1)
#define SDA(x)          WRITE_REG(GPIOA->BSRR, (x)?GPIO_BSRR_BS4:GPIO_BSRR_BR4)

#define pulse_SCK()     do \
                          SCK(0);  \
                          wait(3); \
                          SCK(1);  \
                          wait(3); \
                          SCK(0);  \
                          wait(3); \
                        while (0)

#define pulse_SDA()     do \
                          SCK(1);  \
                          wait(3); \
                          SCK(0);  \
                          wait(1); \
                          SCK(1);  \
                          wait(3);
                        while (0)

void matrix_init(void);
void deactivate_rows(void);
void activate_row(int);
void send_byte(uint8_t, int);

#endif
