{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  4 16:32:20 2010 " "Info: Processing started: Thu Nov  4 16:32:20 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test_1 -c test_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test_1 -c test_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test_1 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"test_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_1Hz " "Info: Destination node clk_div:inst\|clock_1Hz" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 17 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Hz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100Hz " "Info: Destination node clk_div:inst\|clock_100Hz" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Hz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "onepulse:inst2\|PB_single_pulse " "Info: Destination node onepulse:inst2\|PB_single_pulse" {  } { { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 12 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { onepulse:inst2|PB_single_pulse } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100hz_reg " "Info: Destination node clk_div:inst\|clock_100hz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100hz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_10Hz_reg " "Info: Destination node clk_div:inst\|clock_10Hz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Hz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_1Khz_reg " "Info: Destination node clk_div:inst\|clock_1Khz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Khz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_10Khz_reg " "Info: Destination node clk_div:inst\|clock_10Khz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Khz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100Khz_reg " "Info: Destination node clk_div:inst\|clock_100Khz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Khz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_1Mhz_reg " "Info: Destination node clk_div:inst\|clock_1Mhz_reg" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Mhz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst3\|5  " "Info: Automatically promoted node 21mux:inst3\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 54 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 74 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 94 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 114 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 134 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 154 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 174 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 194 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9 " "Info: Destination node SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 214 2 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { 21mux:inst3|5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_100Hz  " "Info: Automatically promoted node clk_div:inst\|clock_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "21mux:inst5\|5~0 " "Info: Destination node 21mux:inst5\|5~0" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { 21mux:inst5|5~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Hz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_100hz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_100hz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100Hz " "Info: Destination node clk_div:inst\|clock_100Hz" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Hz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100hz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_100Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_100Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Khz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_10Hz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_10Hz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Hz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_10Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_10Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Khz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_1Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_1Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Khz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_1Mhz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_1Mhz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Mhz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116  " "Info: Automatically promoted node SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SingleCycle:inst7\|SCControlJ2:inst2\|always0~4  " "Info: Automatically promoted node SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCbranch:inst7\|Add0~1 " "Info: Destination node SingleCycle:inst7\|SCbranch:inst7\|Add0~1" {  } { { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 17 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCbranch:inst7|Add0~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[9\]~32 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[9\]~32" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[9]~32 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[8\]~35 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[8\]~35" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[8]~35 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[7\]~37 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[7\]~37" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[7]~37 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[6\]~39 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[6\]~39" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[6]~39 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[5\]~41 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[5\]~41" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[5]~41 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[4\]~43 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[4\]~43" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[4]~43 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[3\]~45 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[3\]~45" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[3]~45 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[2\]~48 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[2\]~48" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[2]~48 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[1\]~50 " "Info: Destination node SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[1\]~50" {  } { { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[1]~50 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Warning: Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Warning: Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Warning: Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Warning: Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Warning: Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning: Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning: Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning: Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning: Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Warning: Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Warning: Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Warning: Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Warning: Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Warning: Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning: Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning: Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning: Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning: Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning: Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning: Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning: Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Info: Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Info: Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4 register LCD_Display:inst10\|DATA_BUS_VALUE\[2\] -29.361 ns " "Info: Slack time is -29.361 ns between source memory \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4\" and destination register \"LCD_Display:inst10\|DATA_BUS_VALUE\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-5.266 ns + Largest memory register " "Info: + Largest memory to register requirement is -5.266 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"CLOCK_50\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLOCK_50 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns CLOCK_50~clkctrl 2 COMB Unassigned 69 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.444 ns   Longest register " "Info:   Longest clock path from clock \"CLOCK_50\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLOCK_50 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns CLOCK_50~clkctrl 2 COMB Unassigned 69 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.116 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 7.392 ns   Shortest register " "Info:   Shortest clock path from clock \"SW\[17\]\" to source register is 7.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns SW\[17\] 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.441 ns) + CELL(0.275 ns) 3.476 ns 21mux:inst3\|5 2 COMB Unassigned 86 " "Info: 2: + IC(2.441 ns) + CELL(0.275 ns) = 3.476 ns; Loc. = Unassigned; Fanout = 86; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.716 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.000 ns) 5.700 ns 21mux:inst3\|5~clkctrl 3 COMB Unassigned 2404 " "Info: 3: + IC(2.224 ns) + CELL(0.000 ns) = 5.700 ns; Loc. = Unassigned; Fanout = 2404; COMB Node = '21mux:inst3\|5~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.224 ns" { 21mux:inst3|5 21mux:inst3|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.661 ns) 7.392 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4 4 MEM Unassigned 1 " "Info: 4: + IC(1.031 ns) + CELL(0.661 ns) = 7.392 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.692 ns" { 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.696 ns ( 22.94 % ) " "Info: Total cell delay = 1.696 ns ( 22.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.696 ns ( 77.06 % ) " "Info: Total interconnect delay = 5.696 ns ( 77.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.537 ns   Longest register " "Info:   Longest clock path from clock \"CLOCK_50\" to source register is 8.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLOCK_50 1 CLK Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.787 ns) 3.438 ns clk_div:inst\|clock_100Hz 2 REG Unassigned 2 " "Info: 2: + IC(1.891 ns) + CELL(0.787 ns) = 3.438 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.416 ns) 4.057 ns 21mux:inst5\|5~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.203 ns) + CELL(0.416 ns) = 4.057 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.619 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 4.621 ns 21mux:inst3\|5 4 COMB Unassigned 86 " "Info: 4: + IC(0.127 ns) + CELL(0.437 ns) = 4.621 ns; Loc. = Unassigned; Fanout = 86; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.564 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(0.000 ns) 6.845 ns 21mux:inst3\|5~clkctrl 5 COMB Unassigned 2404 " "Info: 5: + IC(2.224 ns) + CELL(0.000 ns) = 6.845 ns; Loc. = Unassigned; Fanout = 2404; COMB Node = '21mux:inst3\|5~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.224 ns" { 21mux:inst3|5 21mux:inst3|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.661 ns) 8.537 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4 6 MEM Unassigned 1 " "Info: 6: + IC(1.031 ns) + CELL(0.661 ns) = 8.537 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.692 ns" { 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.061 ns ( 35.86 % ) " "Info: Total cell delay = 3.061 ns ( 35.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.476 ns ( 64.14 % ) " "Info: Total interconnect delay = 5.476 ns ( 64.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns   " "Info:   Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.095 ns - Longest memory register " "Info: - Longest memory to register delay is 24.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20 2 MEM Unassigned 226 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = Unassigned; Fanout = 226; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.275 ns) 4.804 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~17 3 COMB Unassigned 1 " "Info: 3: + IC(1.536 ns) + CELL(0.275 ns) = 4.804 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~17'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.811 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 5.365 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~18 4 COMB Unassigned 1 " "Info: 4: + IC(0.290 ns) + CELL(0.271 ns) = 5.365 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~18'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.561 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.150 ns) 7.173 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~19 5 COMB Unassigned 2 " "Info: 5: + IC(1.658 ns) + CELL(0.150 ns) = 7.173 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.808 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 7.738 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~20 6 COMB Unassigned 34 " "Info: 6: + IC(0.145 ns) + CELL(0.420 ns) = 7.738 ns; Loc. = Unassigned; Fanout = 34; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.419 ns) 8.794 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~71 7 COMB Unassigned 1 " "Info: 7: + IC(0.637 ns) + CELL(0.419 ns) = 8.794 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~71'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.056 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.438 ns) 10.163 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~73 8 COMB Unassigned 3 " "Info: 8: + IC(0.931 ns) + CELL(0.438 ns) = 10.163 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~73'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.369 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 10.727 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~103 9 COMB Unassigned 2 " "Info: 9: + IC(0.127 ns) + CELL(0.437 ns) = 10.727 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~103'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.564 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.275 ns) 12.328 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~153 10 COMB Unassigned 1 " "Info: 10: + IC(1.326 ns) + CELL(0.275 ns) = 12.328 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~153'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.601 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.438 ns) 13.929 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~154 11 COMB Unassigned 2 " "Info: 11: + IC(1.163 ns) + CELL(0.438 ns) = 13.929 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~154'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.601 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.150 ns) 14.988 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~698 12 COMB Unassigned 1 " "Info: 12: + IC(0.909 ns) + CELL(0.150 ns) = 14.988 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~698'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.059 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.419 ns) 16.341 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~699 13 COMB Unassigned 1 " "Info: 13: + IC(0.934 ns) + CELL(0.419 ns) = 16.341 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~699'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.353 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 16.906 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~700 14 COMB Unassigned 1 " "Info: 14: + IC(0.415 ns) + CELL(0.150 ns) = 16.906 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~700'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.420 ns) 17.963 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~701 15 COMB Unassigned 3 " "Info: 15: + IC(0.637 ns) + CELL(0.420 ns) = 17.963 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~701'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.057 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.271 ns) 19.595 ns SingleCycle:inst7\|SCbranch:inst7\|Add0~8 16 COMB Unassigned 3 " "Info: 16: + IC(1.361 ns) + CELL(0.271 ns) = 19.595 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCbranch:inst7\|Add0~8'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.632 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 SingleCycle:inst7|SCbranch:inst7|Add0~8 } "NODE_NAME" } } { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.438 ns) 20.621 ns LCD_Display:inst10\|Mux5~89 17 COMB Unassigned 1 " "Info: 17: + IC(0.588 ns) + CELL(0.438 ns) = 20.621 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux5~89'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.026 ns" { SingleCycle:inst7|SCbranch:inst7|Add0~8 LCD_Display:inst10|Mux5~89 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 21.186 ns LCD_Display:inst10\|Mux5~179 18 COMB Unassigned 1 " "Info: 18: + IC(0.127 ns) + CELL(0.438 ns) = 21.186 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux5~179'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5~89 LCD_Display:inst10|Mux5~179 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 21.751 ns LCD_Display:inst10\|Mux5 19 COMB Unassigned 3 " "Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 21.751 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Mux5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5~179 LCD_Display:inst10|Mux5 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 22.316 ns LCD_Display:inst10\|LessThan1~0 20 COMB Unassigned 4 " "Info: 20: + IC(0.145 ns) + CELL(0.420 ns) = 22.316 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'LCD_Display:inst10\|LessThan1~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5 LCD_Display:inst10|LessThan1~0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 22.881 ns LCD_Display:inst10\|Selector3~0 21 COMB Unassigned 3 " "Info: 21: + IC(0.415 ns) + CELL(0.150 ns) = 22.881 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Selector3~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 23.446 ns LCD_Display:inst10\|Selector7~0 22 COMB Unassigned 1 " "Info: 22: + IC(0.127 ns) + CELL(0.438 ns) = 23.446 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 24.011 ns LCD_Display:inst10\|Selector7~2 23 COMB Unassigned 1 " "Info: 23: + IC(0.127 ns) + CELL(0.438 ns) = 24.011 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~2'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 24.095 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 24 REG Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 24.095 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.082 ns ( 41.84 % ) " "Info: Total cell delay = 10.082 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.013 ns ( 58.16 % ) " "Info: Total interconnect delay = 14.013 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "24.095 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 SingleCycle:inst7|SCbranch:inst7|Add0~8 LCD_Display:inst10|Mux5~89 LCD_Display:inst10|Mux5~179 LCD_Display:inst10|Mux5 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "24.095 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 SingleCycle:inst7|SCbranch:inst7|Add0~8 LCD_Display:inst10|Mux5~89 LCD_Display:inst10|Mux5~179 LCD_Display:inst10|Mux5 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "24.095 ns memory register " "Info: Estimated most critical path is memory to register delay of 24.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4 1 MEM M4K_X26_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y18; Fanout = 1; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20 2 MEM M4K_X26_Y18 226 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y18; Fanout = 226; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 434 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.275 ns) 4.804 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~17 3 COMB LAB_X43_Y21 1 " "Info: 3: + IC(1.536 ns) + CELL(0.275 ns) = 4.804 ns; Loc. = LAB_X43_Y21; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~17'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.811 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 5.365 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~18 4 COMB LAB_X43_Y21 1 " "Info: 4: + IC(0.290 ns) + CELL(0.271 ns) = 5.365 ns; Loc. = LAB_X43_Y21; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~18'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.561 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.150 ns) 7.173 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~19 5 COMB LAB_X34_Y17 2 " "Info: 5: + IC(1.658 ns) + CELL(0.150 ns) = 7.173 ns; Loc. = LAB_X34_Y17; Fanout = 2; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.808 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 7.738 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~20 6 COMB LAB_X34_Y17 34 " "Info: 6: + IC(0.145 ns) + CELL(0.420 ns) = 7.738 ns; Loc. = LAB_X34_Y17; Fanout = 34; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux34~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.419 ns) 8.794 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~71 7 COMB LAB_X33_Y14 1 " "Info: 7: + IC(0.637 ns) + CELL(0.419 ns) = 8.794 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~71'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.056 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.438 ns) 10.163 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~73 8 COMB LAB_X34_Y19 3 " "Info: 8: + IC(0.931 ns) + CELL(0.438 ns) = 10.163 ns; Loc. = LAB_X34_Y19; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~73'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.369 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 10.727 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~103 9 COMB LAB_X34_Y19 2 " "Info: 9: + IC(0.127 ns) + CELL(0.437 ns) = 10.727 ns; Loc. = LAB_X34_Y19; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~103'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.564 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.275 ns) 12.328 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~153 10 COMB LAB_X29_Y23 1 " "Info: 10: + IC(1.326 ns) + CELL(0.275 ns) = 12.328 ns; Loc. = LAB_X29_Y23; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~153'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.601 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.438 ns) 13.929 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~154 11 COMB LAB_X34_Y19 2 " "Info: 11: + IC(1.163 ns) + CELL(0.438 ns) = 13.929 ns; Loc. = LAB_X34_Y19; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftRight0~154'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.601 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.150 ns) 14.988 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~698 12 COMB LAB_X33_Y23 1 " "Info: 12: + IC(0.909 ns) + CELL(0.150 ns) = 14.988 ns; Loc. = LAB_X33_Y23; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~698'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.059 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.419 ns) 16.341 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~699 13 COMB LAB_X30_Y19 1 " "Info: 13: + IC(0.934 ns) + CELL(0.419 ns) = 16.341 ns; Loc. = LAB_X30_Y19; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~699'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.353 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 16.906 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~700 14 COMB LAB_X30_Y19 1 " "Info: 14: + IC(0.415 ns) + CELL(0.150 ns) = 16.906 ns; Loc. = LAB_X30_Y19; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~700'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.420 ns) 17.963 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~701 15 COMB LAB_X31_Y16 3 " "Info: 15: + IC(0.637 ns) + CELL(0.420 ns) = 17.963 ns; Loc. = LAB_X31_Y16; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[7\]~701'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.057 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.271 ns) 19.595 ns SingleCycle:inst7\|SCbranch:inst7\|Add0~8 16 COMB LAB_X27_Y23 3 " "Info: 16: + IC(1.361 ns) + CELL(0.271 ns) = 19.595 ns; Loc. = LAB_X27_Y23; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCbranch:inst7\|Add0~8'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.632 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 SingleCycle:inst7|SCbranch:inst7|Add0~8 } "NODE_NAME" } } { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.438 ns) 20.621 ns LCD_Display:inst10\|Mux5~89 17 COMB LAB_X24_Y23 1 " "Info: 17: + IC(0.588 ns) + CELL(0.438 ns) = 20.621 ns; Loc. = LAB_X24_Y23; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux5~89'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.026 ns" { SingleCycle:inst7|SCbranch:inst7|Add0~8 LCD_Display:inst10|Mux5~89 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 21.186 ns LCD_Display:inst10\|Mux5~179 18 COMB LAB_X24_Y23 1 " "Info: 18: + IC(0.127 ns) + CELL(0.438 ns) = 21.186 ns; Loc. = LAB_X24_Y23; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux5~179'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5~89 LCD_Display:inst10|Mux5~179 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 21.751 ns LCD_Display:inst10\|Mux5 19 COMB LAB_X24_Y23 3 " "Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 21.751 ns; Loc. = LAB_X24_Y23; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Mux5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5~179 LCD_Display:inst10|Mux5 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 22.316 ns LCD_Display:inst10\|LessThan1~0 20 COMB LAB_X24_Y23 4 " "Info: 20: + IC(0.145 ns) + CELL(0.420 ns) = 22.316 ns; Loc. = LAB_X24_Y23; Fanout = 4; COMB Node = 'LCD_Display:inst10\|LessThan1~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Mux5 LCD_Display:inst10|LessThan1~0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 22.881 ns LCD_Display:inst10\|Selector3~0 21 COMB LAB_X24_Y23 3 " "Info: 21: + IC(0.415 ns) + CELL(0.150 ns) = 22.881 ns; Loc. = LAB_X24_Y23; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Selector3~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 23.446 ns LCD_Display:inst10\|Selector7~0 22 COMB LAB_X24_Y23 1 " "Info: 22: + IC(0.127 ns) + CELL(0.438 ns) = 23.446 ns; Loc. = LAB_X24_Y23; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 24.011 ns LCD_Display:inst10\|Selector7~2 23 COMB LAB_X24_Y23 1 " "Info: 23: + IC(0.127 ns) + CELL(0.438 ns) = 24.011 ns; Loc. = LAB_X24_Y23; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~2'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 24.095 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 24 REG LAB_X24_Y23 2 " "Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 24.095 ns; Loc. = LAB_X24_Y23; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.082 ns ( 41.84 % ) " "Info: Total cell delay = 10.082 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.013 ns ( 58.16 % ) " "Info: Total interconnect delay = 14.013 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "24.095 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a20 SingleCycle:inst7|IdecodeJ:inst6|Mux34~17 SingleCycle:inst7|IdecodeJ:inst6|Mux34~18 SingleCycle:inst7|IdecodeJ:inst6|Mux34~19 SingleCycle:inst7|IdecodeJ:inst6|Mux34~20 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~71 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~73 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~103 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~153 SingleCycle:inst7|SCALUJ:inst4|ShiftRight0~154 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~698 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~699 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~700 SingleCycle:inst7|SCALUJ:inst4|DataOut[7]~701 SingleCycle:inst7|SCbranch:inst7|Add0~8 LCD_Display:inst10|Mux5~89 LCD_Display:inst10|Mux5~179 LCD_Display:inst10|Mux5 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "63 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 63% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Info: Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "88 " "Warning: Found 88 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "6 " "Warning: Following 6 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { LCD_ON } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 792 896 1072 808 "LCD_ON" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { LCD_BLON } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 824 896 1072 840 "LCD_BLON" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { LCD_RW } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 776 1752 1928 792 "LCD_RW" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[6\] VCC " "Info: Pin HEX7\[6\] has VCC driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { HEX7[6] } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[2\] GND " "Info: Pin HEX7\[2\] has GND driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { HEX7[2] } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[1\] GND " "Info: Pin HEX7\[1\] has GND driving its datain port" {  } { { "/usr/local/quartus/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/quartus/quartus/linux/pin_planner.ppl" { HEX7[1] } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 1376 1552 16 "HEX7\[0\]" "" } { 16 1376 1552 32 "HEX7\[1\]" "" } { 32 1376 1552 48 "HEX7\[2\]" "" } { 48 1376 1552 64 "HEX7\[3\]" "" } { 80 1376 1552 96 "HEX7\[5\]" "" } { 96 1376 1552 112 "HEX7\[6\]" "" } { 64 1376 1552 80 "HEX7\[4\]" "" } } } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 329 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 329 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  4 16:33:32 2010 " "Info: Processing ended: Thu Nov  4 16:33:32 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Info: Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Info: Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
