<stg><name>backProp<64, 8, 4>_Pipeline_VITIS_LOOP_208_3</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ii = alloca i32 1

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln208 = store i4 0, i4 %ii

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %VITIS_LOOP_209_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_209_4:0 %ii_2 = load i4 %ii

]]></Node>
<StgValue><ssdm name="ii_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_209_4:1 %icmp_ln208 = icmp_eq  i4 %ii_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_209_4:2 %add_ln208 = add i4 %ii_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_209_4:3 %br_ln208 = br i1 %icmp_ln208, void %VITIS_LOOP_209_4.split, void %for.end39.exitStub

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_209_4.split:0 %zext_ln208 = zext i4 %ii_2

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_209_4.split:4 %d_activation_0_addr = getelementptr i18 %d_activation_0, i64 0, i64 %zext_ln208

]]></Node>
<StgValue><ssdm name="d_activation_0_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_209_4.split:5 %agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln208

]]></Node>
<StgValue><ssdm name="agg_result_0_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_209_4.split:6 %agg_result_0_load = load i3 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="agg_result_0_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="3">
<![CDATA[
VITIS_LOOP_209_4.split:8 %d_activation_0_load = load i3 %d_activation_0_addr

]]></Node>
<StgValue><ssdm name="d_activation_0_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_209_4.split:13 %store_ln208 = store i4 %add_ln208, i4 %ii

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.end39.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_209_4.split:1 %specpipeline_ln208 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln208"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_209_4.split:2 %speclooptripcount_ln208 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln208"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_209_4.split:3 %specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90

]]></Node>
<StgValue><ssdm name="specloopname_ln208"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="25" op_0_bw="3">
<![CDATA[
VITIS_LOOP_209_4.split:6 %agg_result_0_load = load i3 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="agg_result_0_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="42" op_0_bw="25">
<![CDATA[
VITIS_LOOP_209_4.split:7 %sext_ln211 = sext i25 %agg_result_0_load

]]></Node>
<StgValue><ssdm name="sext_ln211"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="3">
<![CDATA[
VITIS_LOOP_209_4.split:8 %d_activation_0_load = load i3 %d_activation_0_addr

]]></Node>
<StgValue><ssdm name="d_activation_0_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="42" op_0_bw="18">
<![CDATA[
VITIS_LOOP_209_4.split:9 %zext_ln211 = zext i18 %d_activation_0_load

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
VITIS_LOOP_209_4.split:10 %mul_ln211 = mul i42 %zext_ln211, i42 %sext_ln211

]]></Node>
<StgValue><ssdm name="mul_ln211"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_209_4.split:11 %trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %mul_ln211, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="25" op_1_bw="3" op_2_bw="0">
<![CDATA[
VITIS_LOOP_209_4.split:12 %store_ln211 = store i25 %trunc_ln, i3 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_209_4.split:14 %br_ln208 = br void %VITIS_LOOP_209_4

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
