Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/testbench_isim_beh.exe -prj C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/testbench_beh.prj work.testbench work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/signextend.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/shift.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/register.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/regfile16.v" into library work
WARNING:HDLCompiler:991 - "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/regfile16.v" Line 61: Event expressions must result in a singular type
WARNING:HDLCompiler:991 - "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/regfile16.v" Line 63: Event expressions must result in a singular type
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/mux.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/memdev.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/imm2word.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/hazard_ctrl.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/hazard.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/decoder.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/ctrl.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/branch_ctrl.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/aluctrl.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/alu.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/add.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/rom.v" into library work
WARNING:HDLCompiler:991 - "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/rom.v" Line 114: Event expressions must result in a singular type
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/ram.v" into library work
WARNING:HDLCompiler:991 - "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/ram.v" Line 172: Event expressions must result in a singular type
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/mmips.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/mMIPS_sim.v" into library work
Analyzing Verilog file "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/testbench.v" Line 33: Port dev_dout is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/martijn/Documents/GitHub/Computation-2/Work_Folder_Mips/mMips/mmips_3/workspace/../verilog/mmips.v" Line 392: Port BranchOpEX is not connected to this instance
Completed static elaboration
Compiling module MUX2
Compiling module MUX3
Compiling module MUX3(WIDTH=5)
Compiling module MUX4
Compiling module DECODER
Compiling module CTRL
Compiling module SHIFTLEFT
Compiling module SIGNEXTEND_BYTE
Compiling module IMM2WORD
Compiling module ALUCTRL
Compiling module ALU
Compiling module REGFILE16
Compiling module ADD
Compiling module BRANCH_CTRL
Compiling module HAZARD_CTRL
Compiling module HAZARD
Compiling module REGISTER
Compiling module REGISTER(WIDTH=5)
Compiling module REGISTER(WIDTH=6)
Compiling module REGISTER(WIDTH=1)
Compiling module REGISTER(WIDTH=2)
Compiling module MEMDEV
Compiling module mMIPS
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module ram
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,INIT_...
Compiling module rom(ROM_BRAM=48)
Compiling module mMIPS_sim
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 58 sub-compilation(s) to finish...
