module wideexpr_00226(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (~&(((u4)+((ctrl[0]?(1'sb0)^((s4)<((6'sb110000)<<(u5))):u6)))>>>({3{{4{s0}}}})))<<<((ctrl[7]?{1{(ctrl[1]?4'sb1111:(s1)<<((((s6)>(3'sb011))<<<(6'sb000110))>>>($signed(-(s4)))))}}:{1{(6'sb011000)!=($signed($signed($signed($signed(3'sb011)))))}}));
  assign y1 = $unsigned((-(2'sb00))+(s0));
  assign y2 = $signed(-(-((-(3'sb110))|(s7))));
  assign y3 = (ctrl[7]?+((6'sb001100)!=((s6)<<<((ctrl[7]?$signed(6'sb010010):(3'sb001)>>((s0)|((-(3'sb000))|(5'sb01010))))))):s1);
  assign y4 = s7;
  assign y5 = $signed($signed($signed((((s3)>>>(-(+(3'sb011))))&((ctrl[1]?($signed(1'sb0))<<<(u3):-((s6)>>>(u3)))))^~(2'sb01))));
  assign y6 = ~|(u5);
  assign y7 = u1;
endmodule
