#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001de696cabe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001de696ab1e0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
P_000001de696c2e00 .param/l "in_cnt_w" 1 3 38, +C4<00000000000000000000000000001010>;
P_000001de696c2e38 .param/l "n_inputs" 1 3 35, +C4<0000000000000000000000000000000000000000000000000000001100100000>;
P_000001de696c2e70 .param/l "n_outputs" 1 3 34, +C4<00000000000000000000000001100100>;
P_000001de696c2ea8 .param/l "out_cnt_w" 1 3 40, +C4<00000000000000000000000000000111>;
P_000001de696c2ee0 .param/l "width" 1 3 32, +C4<00000000000000000000000000001000>;
v000001de696cb7e0_0 .var "clk", 0 0;
v000001de696cbc40_0 .var/2s "current_inputs", 31 0;
v000001de696cb380_0 .var "d_serial_data", 0 0;
v000001de69723820_0 .var "d_serial_valid", 0 0;
v000001de69724360_0 .var "in_vld_cnt", 9 0;
v000001de69724040_0 .var "out_vld_cnt", 6 0;
v000001de69723be0_0 .net "parallel_data", 7 0, L_000001de69725080;  1 drivers
v000001de69725300_0 .var "parallel_data_expected", 7 0;
v000001de69725580_0 .net "parallel_valid", 0 0, L_000001de69725120;  1 drivers
v000001de69723c80_0 .var/queue "queue", 1;
v000001de697253a0_0 .var "rst", 0 0;
v000001de697238c0_0 .var "serial_data", 0 0;
v000001de69724d60_0 .var "serial_valid", 0 0;
v000001de69725260_0 .var/2u "was_reset", 0 0;
E_000001de696cd6e0 .event negedge, v000001de696cbf60_0;
S_000001de696ab370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 94, 3 94 0, S_000001de696ab1e0;
 .timescale 0 0;
v000001de696cb600_0 .var/2s "i", 31 0;
S_000001de696d0a20 .scope module, "dut" "serial_to_parallel" 3 51, 4 5 0, S_000001de696ab1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "serial_valid";
    .port_info 3 /INPUT 1 "serial_data";
    .port_info 4 /OUTPUT 1 "parallel_valid";
    .port_info 5 /OUTPUT 8 "parallel_data";
P_000001de69659a30 .param/l "w_index" 1 4 33, +C4<00000000000000000000000000000011>;
P_000001de69659a68 .param/l "width" 0 4 7, +C4<00000000000000000000000000001000>;
enum000001de696bdc40 .enum2 (1)
   "DATA_IN" 0,
   "DATA_OUT" 1
 ;
L_000001de69760118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001de696c77e0 .functor XNOR 1, v000001de696cb740_0, L_000001de69760118, C4<0>, C4<0>;
L_000001de696c82d0 .functor AND 1, v000001de69724d60_0, L_000001de696c77e0, C4<1>, C4<1>;
L_000001de69760088 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v000001de696cb1a0_0 .net/2u *"_ivl_0", 2 0, L_000001de69760088;  1 drivers
v000001de696cb240_0 .net/2u *"_ivl_12", 0 0, L_000001de69760118;  1 drivers
v000001de696cbb00_0 .net *"_ivl_14", 0 0, L_000001de696c77e0;  1 drivers
v000001de696cbce0_0 .net *"_ivl_17", 0 0, L_000001de696c82d0;  1 drivers
L_000001de69760160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de696cbec0_0 .net/2u *"_ivl_18", 0 0, L_000001de69760160;  1 drivers
v000001de696cb920_0 .net *"_ivl_2", 0 0, L_000001de69723fa0;  1 drivers
L_000001de697601a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001de696cb100_0 .net/2u *"_ivl_20", 0 0, L_000001de697601a8;  1 drivers
v000001de696cb880_0 .net *"_ivl_5", 6 0, L_000001de69724fe0;  1 drivers
v000001de696cba60_0 .net *"_ivl_6", 7 0, L_000001de69724400;  1 drivers
L_000001de697600d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001de696cbd80_0 .net/2u *"_ivl_8", 7 0, L_000001de697600d0;  1 drivers
v000001de696cb420_0 .net "clk", 0 0, v000001de696cb7e0_0;  1 drivers
v000001de696cb4c0_0 .var "index", 2 0;
v000001de696cb560_0 .var/2u "next_state", 0 0;
v000001de696cbba0_0 .net "parallel_data", 7 0, L_000001de69725080;  alias, 1 drivers
v000001de696cb2e0_0 .net "parallel_valid", 0 0, L_000001de69725120;  alias, 1 drivers
v000001de696cb6a0_0 .var "reg_serial_in_parallel", 7 0;
v000001de696cbf60_0 .net "rst", 0 0, v000001de697253a0_0;  1 drivers
v000001de696cc000_0 .net "serial_data", 0 0, v000001de697238c0_0;  1 drivers
v000001de696cbe20_0 .net "serial_valid", 0 0, v000001de69724d60_0;  1 drivers
v000001de696cb740_0 .var/2u "state", 0 0;
E_000001de696ccb60 .event posedge, v000001de696cb420_0;
E_000001de696cd5a0 .event anyedge, v000001de696cb740_0, v000001de696cb4c0_0, v000001de696cbe20_0;
L_000001de69723fa0 .cmp/eq 3, v000001de696cb4c0_0, L_000001de69760088;
L_000001de69724fe0 .part v000001de696cb6a0_0, 0, 7;
L_000001de69724400 .concat [ 7 1 0 0], L_000001de69724fe0, v000001de697238c0_0;
L_000001de69725080 .functor MUXZ 8, L_000001de697600d0, L_000001de69724400, L_000001de69723fa0, C4<>;
L_000001de69725120 .functor MUXZ 1, L_000001de697601a8, L_000001de69760160, L_000001de696c82d0, C4<>;
    .scope S_000001de696d0a20;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001de696cb4c0_0, 0, 3;
    %end;
    .thread T_0, $init;
    .scope S_000001de696d0a20;
T_1 ;
    %wait E_000001de696ccb60;
    %load/vec4 v000001de696cbf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de696cb740_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001de696cb560_0;
    %assign/vec4 v000001de696cb740_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001de696d0a20;
T_2 ;
Ewait_0 .event/or E_000001de696cd5a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001de696cb740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v000001de696cb740_0;
    %store/vec4 v000001de696cb560_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001de696cb4c0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de696cb560_0, 0, 1;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000001de696cbe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de696cb560_0, 0, 1;
T_2.6 ;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001de696d0a20;
T_3 ;
    %wait E_000001de696ccb60;
    %load/vec4 v000001de696cbf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001de696cb6a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001de696cb4c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001de696cb740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %load/vec4 v000001de696cb6a0_0;
    %assign/vec4 v000001de696cb6a0_0, 0;
    %load/vec4 v000001de696cb4c0_0;
    %assign/vec4 v000001de696cb4c0_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v000001de696cbe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000001de696cc000_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001de696cb4c0_0;
    %assign/vec4/off/d v000001de696cb6a0_0, 4, 5;
    %load/vec4 v000001de696cb4c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001de696cb4c0_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v000001de696cbe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v000001de696cc000_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001de696cb4c0_0;
    %assign/vec4/off/d v000001de696cb6a0_0, 4, 5;
    %load/vec4 v000001de696cb4c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001de696cb4c0_0, 0;
T_3.8 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001de696ab1e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de69725260_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001de696ab1e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de696cb7e0_0, 0, 1;
T_5.0 ;
    %delay 500, 0;
    %load/vec4 v000001de696cb7e0_0;
    %inv;
    %store/vec4 v000001de696cb7e0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001de696ab1e0;
T_6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001de697253a0_0, 0;
    %pushi/vec4 2, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001de696ccb60;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de697253a0_0, 0;
    %pushi/vec4 2, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001de696ccb60;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de697253a0_0, 0;
    %end;
    .thread T_6;
    .scope S_000001de696ab1e0;
T_7 ;
    %wait E_000001de696ccb60;
    %load/vec4 v000001de697253a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de69725260_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001de69724040_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001de69724360_0, 0;
    %ix/load 4, 0, 0;
    %null;
    %store/obj v000001de69723c80_0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001de69725260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001de69724d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001de69724360_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001de69724360_0, 0;
    %ix/load 4, 0, 0;
    %load/vec4 v000001de697238c0_0;
    %store/qb/v v000001de69723c80_0, 4, 1;
T_7.4 ;
    %load/vec4 v000001de69725580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v000001de69724040_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001de69724040_0, 0;
    %vpi_func 3 83 "$size" 32, v000001de69723c80_0 {0 0 0};
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_7.8, 5;
    %vpi_call/w 3 85 "$display", "FAIL %s", "testbench.sv" {0 0 0};
    %vpi_func 3 88 "$size" 32, v000001de69723c80_0 {0 0 0};
    %vpi_func/s 3 88 "$sformatf", "queue.size ():%0d", S<0,vec4,s32> {1 0 0};
    %vpi_func/s 3 88 "$sformatf", "width:%0d", P_000001de696c2ee0 {0 0 0};
    %vpi_call/w 3 87 "$display", "++ TEST     => {%s, %s}", S<1,str>, S<0,str> {0 0 2};
    %vpi_call/w 3 90 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
    %jmp T_7.9;
T_7.8 ;
    %fork t_1, S_000001de696ab370;
    %jmp t_0;
    .scope S_000001de696ab370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de696cb600_0, 0, 32;
T_7.10 ;
    %load/vec4 v000001de696cb600_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.11, 5;
    %qpop/f/v v000001de69723c80_0, 1;
    %ix/getv/s 4, v000001de696cb600_0;
    %store/vec4 v000001de69725300_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001de696cb600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001de696cb600_0, 0, 32;
    %jmp T_7.10;
T_7.11 ;
    %end;
    .scope S_000001de696ab1e0;
t_0 %join;
    %load/vec4 v000001de69723be0_0;
    %load/vec4 v000001de69725300_0;
    %cmp/ne;
    %jmp/0xz  T_7.12, 6;
    %vpi_call/w 3 101 "$display", "FAIL %s", "testbench.sv" {0 0 0};
    %vpi_func/s 3 104 "$sformatf", "parallel_data:%h", v000001de69723be0_0 {0 0 0};
    %vpi_func/s 3 104 "$sformatf", "parallel_data_expected:%h", v000001de69725300_0 {0 0 0};
    %vpi_call/w 3 103 "$display", "++ TEST     => {%s, %s}", S<1,str>, S<0,str> {0 0 2};
    %vpi_call/w 3 106 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
T_7.12 ;
T_7.9 ;
T_7.6 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001de696ab1e0;
T_8 ;
    %vpi_call/w 3 126 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001de697238c0_0, 0;
    %assign/vec4 v000001de69724d60_0, 0;
    %wait E_000001de696cd6e0;
T_8.0 ;
    %load/vec4 v000001de696cbc40_0;
    %pad/s 64;
    %cmpi/ne 800, 0, 64;
    %jmp/0xz T_8.1, 4;
    %load/vec4 v000001de696cbc40_0;
    %cmpi/s 20, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_8.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de69723820_0, 0, 1;
    %load/vec4 v000001de697238c0_0;
    %inv;
    %store/vec4 v000001de696cb380_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %vpi_func 3 142 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %store/vec4 v000001de69723820_0, 0, 1;
    %vpi_func 3 143 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %store/vec4 v000001de696cb380_0, 0, 1;
T_8.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001de696cbc40_0;
    %load/vec4 v000001de69723820_0;
    %pad/u 32;
    %cast2;
    %add;
    %cast2;
    %store/vec4 v000001de696cbc40_0, 0, 32;
    %load/vec4 v000001de69723820_0;
    %load/vec4 v000001de696cb380_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v000001de697238c0_0, 0;
    %assign/vec4 v000001de69724d60_0, 0;
    %wait E_000001de696ccb60;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de69724d60_0, 0;
    %wait E_000001de696ccb60;
    %wait E_000001de696ccb60;
    %load/vec4 v000001de69724040_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %pad/u 10;
    %load/vec4 v000001de69724360_0;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %vpi_call/w 3 161 "$display", "FAIL %s", "testbench.sv" {0 0 0};
    %load/vec4 v000001de69724040_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %vpi_func/s 3 163 "$sformatf", "out_vld_cnt*width:%0d", S<0,vec4,u32> {1 0 0};
    %vpi_func/s 3 163 "$sformatf", "in_vld_cnt:%0d", v000001de69724360_0 {0 0 0};
    %vpi_call/w 3 163 "$display", "++ TEST     => {%s != %s}", S<1,str>, S<0,str> {0 0 2};
    %vpi_call/w 3 164 "$display", "++ EXPECTED => out_vld_cnt * width == in_vld_cnt" {0 0 0};
    %vpi_call/w 3 166 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
T_8.4 ;
    %vpi_call/w 3 169 "$display", "PASS %s", "testbench.sv" {0 0 0};
    %vpi_call/w 3 170 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "02_07_serial_to_parallel.sv";
