#define HDMIRX_P0_PHY_ATOP_0_BASE 0x220200
//Page P0_HDMIRX_PHY_ATOP_0
#define REG_0000_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x00)//0x2202_00h
    #define REG_0000_P0_HDMIRX_PHY_ATOP_0_REG_GLOBAL_OV_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0008_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x04)//0x2202_02h
    #define REG_0008_P0_HDMIRX_PHY_ATOP_0_REG_PD_PHDAC_VRINGLDO Fld(4,8,AC_MSKB1)//[11:8]
#define REG_000C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x06)//0x2202_03h
    #define REG_000C_P0_HDMIRX_PHY_ATOP_0_REG_GC_EN_TAPF_SHIFT_L0_OV Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_000C_P0_HDMIRX_PHY_ATOP_0_REG_GC_EN_TAPF_SHIFT_L1_OV Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_000C_P0_HDMIRX_PHY_ATOP_0_REG_GC_EN_TAPF_SHIFT_L2_OV Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_000C_P0_HDMIRX_PHY_ATOP_0_REG_GC_EN_TAPF_SHIFT_L3_OV Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0010_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x08)//0x2202_04h
    #define REG_0010_P0_HDMIRX_PHY_ATOP_0_REG_PD_CML_DFF Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0010_P0_HDMIRX_PHY_ATOP_0_REG_PD_DFE Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0010_P0_HDMIRX_PHY_ATOP_0_REG_PD_DFE_VDAC Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0010_P0_HDMIRX_PHY_ATOP_0_REG_PD_DLEV_SAFF Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0014_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x0a)//0x2202_05h
    #define REG_0014_P0_HDMIRX_PHY_ATOP_0_REG_PD_VCO_VPUMP Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0014_P0_HDMIRX_PHY_ATOP_0_REG_PD_PHDAC_HF Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0018_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x0c)//0x2202_06h
    #define REG_0018_P0_HDMIRX_PHY_ATOP_0_REG_PGA_BW_L0 Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_0_REG_PGA_BW_L1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_0_REG_PGA_BW_L2 Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0018_P0_HDMIRX_PHY_ATOP_0_REG_PGA_BW_L3 Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0048_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x24)//0x2202_12h
    #define REG_0048_P0_HDMIRX_PHY_ATOP_0_REG_SEL_ERR_ACC_LSB_DVSS Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0048_P0_HDMIRX_PHY_ATOP_0_REG_EN_PHD_FB_LF Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0060_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x30)//0x2202_18h
    #define REG_0060_P0_HDMIRX_PHY_ATOP_0_REG_SQH_DEGLITCH_L0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0060_P0_HDMIRX_PHY_ATOP_0_REG_SQH_DEGLITCH_L1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0064_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x32)//0x2202_19h
    #define REG_0064_P0_HDMIRX_PHY_ATOP_0_REG_SQH_DEGLITCH_L2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0064_P0_HDMIRX_PHY_ATOP_0_REG_SQH_DEGLITCH_L3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0068_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x34)//0x2202_1ah
    #define REG_0068_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PGA_L0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0068_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PGA_L1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_006C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x36)//0x2202_1bh
    #define REG_006C_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PGA_L2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_006C_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PGA_L3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0074_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x3a)//0x2202_1dh
    #define REG_0074_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DVICLK Fld(3,12,AC_MSKB1)//[14:12]
#define REG_0080_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x40)//0x2202_20h
    #define REG_0080_P0_HDMIRX_PHY_ATOP_0_REG_EN_IDAC_TAP_L0 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0084_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x42)//0x2202_21h
    #define REG_0084_P0_HDMIRX_PHY_ATOP_0_REG_EN_IDAC_TAP_L1 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0088_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x44)//0x2202_22h
    #define REG_0088_P0_HDMIRX_PHY_ATOP_0_REG_EN_IDAC_TAP_L2 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_008C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x46)//0x2202_23h
    #define REG_008C_P0_HDMIRX_PHY_ATOP_0_REG_EN_IDAC_TAP_L3 Fld(12,0,AC_MSKW10)//[11:0]
#define REG_00B0_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x58)//0x2202_2ch
    #define REG_00B0_P0_HDMIRX_PHY_ATOP_0_REG_RST_ERR_ACC_DVSS Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00B8_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x5c)//0x2202_2eh
    #define REG_00B8_P0_HDMIRX_PHY_ATOP_0_REG_EN_MHL_BIST Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00B8_P0_HDMIRX_PHY_ATOP_0_REG_EN_MHL_LPF Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00B8_P0_HDMIRX_PHY_ATOP_0_REG_PD_BG Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00B8_P0_HDMIRX_PHY_ATOP_0_REG_PD_CLKIN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00BC_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x5e)//0x2202_2fh
    #define REG_00BC_P0_HDMIRX_PHY_ATOP_0_REG_PD_LANE_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00BC_P0_HDMIRX_PHY_ATOP_0_REG_PD_PLL_OV Fld(4,4,AC_MSKB0)//[7:4]
#define REG_0098_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x4c)//0x2202_26h
    #define REG_0098_P0_HDMIRX_PHY_ATOP_0_REG_PD_LANE_OV_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0098_P0_HDMIRX_PHY_ATOP_0_REG_PD_PLL_OV_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0100_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x80)//0x2202_40h
    #define REG_0100_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CAL_L0_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0104_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x82)//0x2202_41h
    #define REG_0104_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CAL_L0_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0108_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x84)//0x2202_42h
    #define REG_0108_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CAL_L1_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_010C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x86)//0x2202_43h
    #define REG_010C_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CAL_L1_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0110_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x88)//0x2202_44h
    #define REG_0110_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CAL_L2_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0114_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x8a)//0x2202_45h
    #define REG_0114_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CAL_L2_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0118_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x8c)//0x2202_46h
    #define REG_0118_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CAL_L3_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_011C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x8e)//0x2202_47h
    #define REG_011C_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CAL_L3_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x90)//0x2202_48h
    #define REG_0120_P0_HDMIRX_PHY_ATOP_0_REG_TEST_ATOP2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x94)//0x2202_4ah
    #define REG_0128_P0_HDMIRX_PHY_ATOP_0_REG_TEST_BIST_L0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0128_P0_HDMIRX_PHY_ATOP_0_REG_TEST_BIST_L1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_012C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0x96)//0x2202_4bh
    #define REG_012C_P0_HDMIRX_PHY_ATOP_0_REG_TEST_BIST_L2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_012C_P0_HDMIRX_PHY_ATOP_0_REG_VBG_TRIM Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0140_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xa0)//0x2202_50h
    #define REG_0140_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L0_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0144_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xa2)//0x2202_51h
    #define REG_0144_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L0_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0148_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xa4)//0x2202_52h
    #define REG_0148_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L0_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_014C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xa6)//0x2202_53h
    #define REG_014C_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L0_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0150_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xa8)//0x2202_54h
    #define REG_0150_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L1_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0154_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xaa)//0x2202_55h
    #define REG_0154_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L1_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0158_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xac)//0x2202_56h
    #define REG_0158_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L1_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_015C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xae)//0x2202_57h
    #define REG_015C_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L1_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0160_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xb0)//0x2202_58h
    #define REG_0160_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L2_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0164_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xb2)//0x2202_59h
    #define REG_0164_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L2_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0168_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xb4)//0x2202_5ah
    #define REG_0168_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L2_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_016C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xb6)//0x2202_5bh
    #define REG_016C_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L2_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0170_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xb8)//0x2202_5ch
    #define REG_0170_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L3_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0174_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xba)//0x2202_5dh
    #define REG_0174_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L3_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0178_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xbc)//0x2202_5eh
    #define REG_0178_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L3_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_017C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xbe)//0x2202_5fh
    #define REG_017C_P0_HDMIRX_PHY_ATOP_0_REG_TEST_DFE_L3_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0180_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xc0)//0x2202_60h
    #define REG_0180_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L0_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xc2)//0x2202_61h
    #define REG_0184_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L0_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xc4)//0x2202_62h
    #define REG_0188_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L0_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_018C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xc6)//0x2202_63h
    #define REG_018C_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L1_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0190_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xc8)//0x2202_64h
    #define REG_0190_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L1_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0194_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xca)//0x2202_65h
    #define REG_0194_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L1_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0198_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xcc)//0x2202_66h
    #define REG_0198_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L2_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_019C_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xce)//0x2202_67h
    #define REG_019C_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L2_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xd0)//0x2202_68h
    #define REG_01A0_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L2_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01A4_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xd2)//0x2202_69h
    #define REG_01A4_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L3_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A8_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xd4)//0x2202_6ah
    #define REG_01A8_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L3_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01AC_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xd6)//0x2202_6bh
    #define REG_01AC_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CH_L3_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_01B8_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xdc)//0x2202_6eh
    #define REG_01B8_P0_HDMIRX_PHY_ATOP_0_REG_EN_CLKO_VCODIV_L0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_01B8_P0_HDMIRX_PHY_ATOP_0_REG_EN_CLKO_VCODIV_L1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01B8_P0_HDMIRX_PHY_ATOP_0_REG_EN_CLKO_VCODIV_L2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_01B8_P0_HDMIRX_PHY_ATOP_0_REG_EN_CLKO_VCODIV_L3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_01B8_P0_HDMIRX_PHY_ATOP_0_REG_CLKI_MHL3_ECBUS Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_01B8_P0_HDMIRX_PHY_ATOP_0_REG_CLKI_MHL3_ECBUS_PR Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01B8_P0_HDMIRX_PHY_ATOP_0_REG_TEST_CLKIN Fld(2,14,AC_MSKB1)//[15:14]
#define REG_01BC_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xde)//0x2202_6fh
    #define REG_01BC_P0_HDMIRX_PHY_ATOP_0_REG_PD_LDO Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_01BC_P0_HDMIRX_PHY_ATOP_0_REG_TEST_BIST_CK Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C0_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xe0)//0x2202_70h
    #define REG_01C0_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PLL_L0_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C4_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xe2)//0x2202_71h
    #define REG_01C4_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PLL_L0_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C8_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xe4)//0x2202_72h
    #define REG_01C8_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PLL_L1_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01CC_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xe6)//0x2202_73h
    #define REG_01CC_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PLL_L1_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D0_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xe8)//0x2202_74h
    #define REG_01D0_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PLL_L2_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D4_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xea)//0x2202_75h
    #define REG_01D4_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PLL_L2_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D8_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xec)//0x2202_76h
    #define REG_01D8_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PLL_L3_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01DC_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xee)//0x2202_77h
    #define REG_01DC_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PLL_L3_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E0_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xf0)//0x2202_78h
    #define REG_01E0_P0_HDMIRX_PHY_ATOP_0_REG_TEST_ATOP_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E4_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xf2)//0x2202_79h
    #define REG_01E4_P0_HDMIRX_PHY_ATOP_0_REG_TEST_ATOP_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E8_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xf4)//0x2202_7ah
    #define REG_01E8_P0_HDMIRX_PHY_ATOP_0_REG_TEST_ATOP_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01EC_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xf6)//0x2202_7bh
    #define REG_01EC_P0_HDMIRX_PHY_ATOP_0_REG_TEST_ATOP_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F0_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xf8)//0x2202_7ch
    #define REG_01F0_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PHDAC_L0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F4_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xfa)//0x2202_7dh
    #define REG_01F4_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PHDAC_L1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F8_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xfc)//0x2202_7eh
    #define REG_01F8_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PHDAC_L2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01FC_P0_HDMIRX_PHY_ATOP_0 (HDMIRX_P0_PHY_ATOP_0_BASE +0xfe)//0x2202_7fh
    #define REG_01FC_P0_HDMIRX_PHY_ATOP_0_REG_TEST_PHDAC_L3 Fld(16,0,AC_FULLW10)//[15:0]

