
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               491268357500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94848                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739076                       # Number of bytes of host memory used
host_op_rate                                    95163                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6467.37                       # Real time elapsed on the host
host_tick_rate                               75961036                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613416384                       # Number of instructions simulated
sim_ops                                     615455148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.491268                       # Number of seconds simulated
sim_ticks                                491268357500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.668840                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77258751                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89142477                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8465190                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119657229                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11642433                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11742937                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          100504                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155247231                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052435                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509401                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5576566                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138974398                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17380217                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532372                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54540586                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561808293                       # Number of instructions committed
system.cpu0.commit.committedOps             562318963                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    890833227                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.631228                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.427116                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    626942309     70.38%     70.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    156457662     17.56%     87.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     35828466      4.02%     91.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34863234      3.91%     95.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11719228      1.32%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4407049      0.49%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       984660      0.11%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2250402      0.25%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17380217      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    890833227                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672215                       # Number of function calls committed.
system.cpu0.commit.int_insts                543451533                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174759938                       # Number of loads committed
system.cpu0.commit.membars                    1019951                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019957      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311059189     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175269331     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815507     12.42%    100.00% # Class of committed instruction
=======
final_tick                               524862306500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63750                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701268                       # Number of bytes of host memory used
host_op_rate                                    63962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9608.95                       # Real time elapsed on the host
host_tick_rate                               54622242                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612566043                       # Number of instructions simulated
sim_ops                                     614603638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.524862                       # Number of seconds simulated
sim_ticks                                524862306500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.906918                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78196557                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89977367                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7181829                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122045953                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10770888                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11001040                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          230152                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156276747                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060360                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5009785                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143207259                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16072109                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35212410                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580301302                       # Number of instructions committed
system.cpu0.commit.committedOps             581320795                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    957034161                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.607419                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.380093                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    679556688     71.01%     71.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165240413     17.27%     88.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37713735      3.94%     92.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37028719      3.87%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12751851      1.33%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4161631      0.43%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2388781      0.25%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2120234      0.22%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16072109      1.68%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    957034161                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887280                       # Number of function calls committed.
system.cpu0.commit.int_insts                561298355                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179951920                       # Number of loads committed
system.cpu0.commit.membars                    2037595                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037601      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322239032     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970119     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70919152     12.20%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total        562318963                       # Class of committed instruction
system.cpu0.commit.refs                     245084866                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561808293                       # Number of Instructions Simulated
system.cpu0.committedOps                    562318963                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.726385                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.726385                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            109193454                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2893258                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75642646                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             629134951                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               348196545                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                435949637                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5581640                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9523242                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2526777                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        581320795                       # Class of committed instruction
system.cpu0.commit.refs                     251889299                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580301302                       # Number of Instructions Simulated
system.cpu0.committedOps                    581320795                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.789560                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.789560                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            180732693                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2181946                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77161834                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             630109725                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               348891404                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                427304051                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5014421                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7680847                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2968906                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  155247231                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102195778                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    553378914                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2917871                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          151                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     648272606                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16940560                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160066                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         339598579                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88901184                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.668393                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         901448053                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.719713                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.934555                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               447040153     49.59%     49.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               336477435     37.33%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61016645      6.77%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43495872      4.83%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10512362      1.17%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1739576      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  144827      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     469      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020714      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           901448053                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       68449173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5686019                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146404028                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.630794                       # Inst execution rate
system.cpu0.iew.exec_refs                   275503116                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77589858                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               88292196                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197532763                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512630                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2733653                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78610794                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616845136                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197913258                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3851993                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611805013                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                420134                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2070996                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5581640                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3130587                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        79978                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9462595                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30628                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5619                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3522819                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22772825                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8285866                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5619                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       826117                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4859902                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271608411                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605232836                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837519                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227477177                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.624017                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605337293                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744547490                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386985855                       # number of integer regfile writes
system.cpu0.ipc                              0.579245                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.579245                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020984      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332237718     53.96%     54.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213222      0.68%     54.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018064      0.17%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199687625     32.43%     87.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77479342     12.58%    100.00% # Type of FU issued
=======
system.cpu0.fetch.Branches                  156276747                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102077737                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    616238595                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2500065                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     643926583                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14372944                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150485                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         341486276                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88967445                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.620064                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         964911475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.668400                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.925415                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               516667516     53.55%     53.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               328841363     34.08%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61775826      6.40%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44223045      4.58%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10366489      1.07%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1847249      0.19%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  168732      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     416      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020839      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           964911475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       73572621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5130077                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147641760                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.587236                       # Inst execution rate
system.cpu0.iew.exec_refs                   268568689                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74550190                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              149744839                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194057410                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021114                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3087145                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75349003                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616513011                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194018499                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4646275                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609835008                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                913095                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2656118                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5014421                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4679003                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        85924                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9142527                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        36359                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5101                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2432112                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14105490                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3411624                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5101                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       878787                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4251290                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                275678865                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603829026                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838626                       # average fanout of values written-back
system.cpu0.iew.wb_producers                231191493                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.581452                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603888572                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744114474                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386205802                       # number of integer regfile writes
system.cpu0.ipc                              0.558797                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.558797                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038462      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            336800002     54.81%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213031      0.69%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018044      0.17%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196590101     31.99%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73821592     12.01%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu0.iq.FU_type_0::total             615657006                       # Type of FU issued
=======
system.cpu0.iq.FU_type_0::total             614481283                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu0.iq.fu_busy_cnt                     765524                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001243                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 149399     19.52%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                519320     67.84%     87.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                96797     12.64%    100.00% # attempts to use FU when none available
=======
system.cpu0.iq.fu_busy_cnt                    1278139                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002080                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 210464     16.47%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     5      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                926240     72.47%     88.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               141426     11.06%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses             615401491                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2133590966                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605232785                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        671376074                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615312393                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615657006                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532743                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54526170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63483                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           371                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11849397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    901448053                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.682964                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869621                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          473171294     52.49%     52.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286519277     31.78%     84.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104043253     11.54%     95.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31257024      3.47%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5648258      0.63%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             361970      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             314380      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              69787      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              62810      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      901448053                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.634765                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses             613720905                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2195243717                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603828975                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        651709425                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 613454132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614481283                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058879                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35192213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            91643                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           368                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12497868                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    964911475                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.636827                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858717                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          537318847     55.69%     55.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287056940     29.75%     85.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102071572     10.58%     96.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32420111      3.36%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5054137      0.52%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             399337      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             409917      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              96781      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              83833      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      964911475                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.591710                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads          7420866                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1375999                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197532763                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78610794                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1037                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       969897226                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12639518                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               95253021                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357828308                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3569172                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               354108791                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4066922                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8022                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            762534058                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             625441886                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          401344607                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                432137432                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6486540                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5581640                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14266571                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43516295                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       762534014                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        100598                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3146                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8070628                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3130                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1490299611                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1244341015                       # The number of ROB writes
system.cpu0.timesIdled                       11200821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1004                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.041919                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2929810                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3148914                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           389190                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4856895                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136385                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         139982                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3597                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5479186                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8870                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509169                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           288839                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419610                       # Number of branches committed
system.cpu1.commit.bw_lim_events               475885                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528202                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2392334                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19244447                       # Number of instructions committed
system.cpu1.commit.committedOps              19753820                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112242812                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175992                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.827613                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    104002802     92.66%     92.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4117273      3.67%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1388199      1.24%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1268531      1.13%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       324424      0.29%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       117161      0.10%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475784      0.42%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72753      0.06%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       475885      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112242812                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227444                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18553289                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320367                       # Number of loads committed
system.cpu1.commit.membars                    1018422                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018422      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11646093     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829536     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259631      6.38%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads          9938782                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2446494                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194057410                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75349003                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    885                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1038484096                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11240634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              162026413                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370578879                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6970039                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               354129150                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4482137                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10594                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            765761647                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             626543895                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402461616                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                424483354                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7620023                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5014421                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19169510                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31882733                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       765761603                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         88627                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2802                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13811659                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2788                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1557484233                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1240954019                       # The number of ROB writes
system.cpu0.timesIdled                       11146777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  852                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.931803                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4420904                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4971117                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           785518                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7613965                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            252132                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         379841                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          127709                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8562169                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3181                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017929                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           467987                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095804                       # Number of branches committed
system.cpu1.commit.bw_lim_events               717493                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3627209                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264741                       # Number of instructions committed
system.cpu1.commit.committedOps              33282843                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    192372420                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173013                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.814408                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    178277157     92.67%     92.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7130241      3.71%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2449266      1.27%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2112591      1.10%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       437289      0.23%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       186577      0.10%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       938330      0.49%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       123476      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       717493      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    192372420                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320858                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049619                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248948                       # Number of loads committed
system.cpu1.commit.membars                    2035970                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035970      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083682     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266877     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896176      5.70%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         19753820                       # Class of committed instruction
system.cpu1.commit.refs                       7089179                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19244447                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753820                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.885914                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.885914                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             98779493                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               105720                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2786684                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23205339                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3832363                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8657545                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                289276                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               262535                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1178278                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total         33282843                       # Class of committed instruction
system.cpu1.commit.refs                      12163065                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264741                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282843                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.996001                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.996001                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            171533002                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               321023                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4250297                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39051121                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6064964                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12959868                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                468203                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               609085                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2112009                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                    5479186                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3636669                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108274549                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71405                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23773735                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 779254                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048372                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4072736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3066195                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.209883                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112736955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.215409                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.644210                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                97572282     86.55%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9357801      8.30%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3466746      3.08%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1709311      1.52%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  406929      0.36%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  106099      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117589      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     186      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112736955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         534209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              307880                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4767128                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189175                       # Inst execution rate
system.cpu1.iew.exec_refs                     7720162                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1849944                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85787451                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5952337                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510023                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           307670                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1923147                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22140779                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5870218                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           270943                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21428025                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                422926                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               906568                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                289276                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1960759                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15530                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146034                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6990                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          461                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1207                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       631970                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       154335                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           461                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92564                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        215316                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12214769                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21174232                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842964                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10296610                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186934                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21182969                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26705989                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14183720                       # number of integer regfile writes
system.cpu1.ipc                              0.169897                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.169897                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018623      4.69%      4.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12873782     59.33%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6449763     29.72%     93.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1356654      6.25%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                    8562169                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6248112                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185736678                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               113507                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39844144                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1571468                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044258                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6615633                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4673036                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205956                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         193138046                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211573                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.643195                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               168194968     87.09%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14920396      7.73%     94.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5622078      2.91%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3301257      1.71%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  833579      0.43%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  134948      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  130597      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     212      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           193138046                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         321371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              490904                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7605862                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.183663                       # Inst execution rate
system.cpu1.iew.exec_refs                    12855075                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945835                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148518523                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9974710                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018630                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           772500                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2985015                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36904343                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9909240                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           589585                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35531365                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                717704                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1545964                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                468203                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3458282                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17566                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          167804                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5862                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          431                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       725762                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        70898                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           164                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        88398                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        402506                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20664355                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35289133                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857141                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17712265                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182411                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35297533                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43745363                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23918406                       # number of integer regfile writes
system.cpu1.ipc                              0.166778                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166778                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036081      5.64%      5.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21153101     58.56%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10995453     30.44%     94.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936173      5.36%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              21698968                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total              36120950                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                     587252                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027064                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 114492     19.50%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                419198     71.38%     90.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                53558      9.12%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    1067531                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029554                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 170732     15.99%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                806824     75.58%     91.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                89971      8.43%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              21267581                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         156754990                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21174220                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24528004                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20612234                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21698968                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528545                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2386958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            32875                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           343                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1065817                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112736955                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192474                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.643663                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           99331281     88.11%     88.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8726689      7.74%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2718321      2.41%     98.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             928777      0.82%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             706582      0.63%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             114539      0.10%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             152305      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              31235      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27226      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112736955                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191567                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses              35152384                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266511595                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35289121                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40525949                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33849619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36120950                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054724                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3621499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            64146                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           278                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1582535                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    193138046                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187021                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.630342                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          170360271     88.21%     88.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15474183      8.01%     96.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4020853      2.08%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1469901      0.76%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1314205      0.68%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             174595      0.09%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             239518      0.12%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              47705      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              36815      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      193138046                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.186711                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads          3274425                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          344188                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5952337                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1923147                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    201                       # number of misc regfile reads
system.cpu1.numCycles                       113271164                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   869246813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               91203445                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165806                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3295728                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4382577                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                752330                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5726                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28610033                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22836625                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15288347                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8936977                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3644303                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                289276                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7899941                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2122541                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28610021                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24739                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               852                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6937725                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           851                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   133912067                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44787481                       # The number of ROB writes
system.cpu1.timesIdled                          12764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.677809                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2413814                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3367589                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           422167                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4628982                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98889                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         154941                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           56052                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5114357                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2677                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509177                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           268661                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647043                       # Number of branches committed
system.cpu2.commit.bw_lim_events               431343                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3397827                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504214                       # Number of instructions committed
system.cpu2.commit.committedOps              17013590                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    110090387                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.154542                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.782274                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    103028186     93.59%     93.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3526728      3.20%     96.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1199780      1.09%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1101311      1.00%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       230730      0.21%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        87509      0.08%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       421440      0.38%     99.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63360      0.06%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       431343      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    110090387                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174051                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892006                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697030                       # Number of loads committed
system.cpu2.commit.membars                    1018425                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018425      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9795992     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206207     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992828      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013590                       # Class of committed instruction
system.cpu2.commit.refs                       6199047                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504214                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013590                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.720366                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.720366                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             97829042                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               156168                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2230586                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21591335                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3500585                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  8084327                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                269008                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               297799                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1018482                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads          6180449                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          540192                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9974710                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2985015                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    111                       # number of misc regfile reads
system.cpu1.numCycles                       193459417                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   856244783                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158928935                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22414011                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6698209                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7177693                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1386535                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3508                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47562015                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38533146                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26483244                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13275593                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4741944                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                468203                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13264638                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4069233                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47562003                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22984                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               638                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13518171                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           638                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   228564654                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74587050                       # The number of ROB writes
system.cpu1.timesIdled                           4666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                    5114357                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3531204                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    106430327                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                63585                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      23680209                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 845028                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046111                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3848602                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2512703                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.213500                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         110701444                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.220714                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.679025                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                95989549     86.71%     86.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8808296      7.96%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3619703      3.27%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1405903      1.27%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  492556      0.44%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  115217      0.10%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  270037      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     172      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           110701444                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         212919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              283403                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4098471                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.167031                       # Inst execution rate
system.cpu2.iew.exec_refs                     6617707                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526113                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               86318641                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5647384                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            588688                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           358463                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1710428                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20407060                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5091594                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           165207                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18526092                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                509145                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               979332                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                269008                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2009743                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12585                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          107729                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4057                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          218                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          510                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       950354                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       208411                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           218                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       117438                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        165965                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10731413                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18377855                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.853453                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9158759                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.165694                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18382694                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22978200                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12350115                       # number of integer regfile writes
system.cpu2.ipc                              0.148801                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.148801                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018631      5.45%      5.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11013372     58.92%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.37% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5636680     30.16%     94.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022473      5.47%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18691299                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     558173                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029863                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 109309     19.58%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                405932     72.73%     92.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                42928      7.69%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18230825                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         148681289                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18377843                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23800672                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18615888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18691299                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1791172                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3393469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            39102                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        262957                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2074659                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    110701444                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.168844                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.605954                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           99022364     89.45%     89.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7861642      7.10%     96.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2124111      1.92%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             720665      0.65%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             684893      0.62%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             106706      0.10%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             138848      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              24470      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              17745      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      110701444                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.168520                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads          3771849                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          476325                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5647384                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1710428                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu2.numCycles                       110914363                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   871602626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               91234983                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441345                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2752559                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4043421                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                783852                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3197                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26091124                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21122099                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14267219                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8299170                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3223080                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                269008                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6829188                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2825874                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26091112                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         25674                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               859                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5835444                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           857                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   130069447                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41434158                       # The number of ROB writes
system.cpu2.timesIdled                           4698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            76.480298                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3681939                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4814232                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1101104                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5797482                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            115379                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         203480                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           88101                       # Number of indirect misses.
system.cpu3.branchPred.lookups                6601940                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1253                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509154                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           701380                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470237                       # Number of branches committed
system.cpu3.commit.bw_lim_events               359319                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528168                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        9723877                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859430                       # Number of instructions committed
system.cpu3.commit.committedOps              16368775                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    103407623                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.158294                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.783184                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     96536880     93.36%     93.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3431046      3.32%     96.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1202915      1.16%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1054704      1.02%     98.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       213423      0.21%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        75405      0.07%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       474999      0.46%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        58932      0.06%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       359319      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    103407623                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151182                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15253882                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568583                       # Number of loads committed
system.cpu3.commit.membars                    1018385                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018385      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9352785     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077737     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919730      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16368775                       # Class of committed instruction
system.cpu3.commit.refs                       5997479                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859430                       # Number of Instructions Simulated
system.cpu3.committedOps                     16368775                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.643804                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.643804                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             85517188                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               401131                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3256274                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              28993754                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5956909                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 11914042                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                701660                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               543368                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1101326                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                    6601940                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5443994                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     97850920                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                46184                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      32778623                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2202768                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.062657                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6238792                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3797318                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.311090                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         105191125                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.323955                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.831349                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                85241418     81.03%     81.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11945518     11.36%     92.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 4685038      4.45%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1831184      1.74%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  632252      0.60%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  395661      0.38%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  459853      0.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     191      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           105191125                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         175825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              713607                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4456560                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.179558                       # Inst execution rate
system.cpu3.iew.exec_refs                     6369189                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1440618                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               74524137                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7175912                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            980729                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           408501                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2398793                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           26089266                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4928571                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           449481                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18919469                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                505877                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               978039                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                701660                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2065931                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11084                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           93071                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2658                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          142                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2607329                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       969897                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            98                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43172                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        670435                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 11056382                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18794288                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.827200                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9145834                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.178370                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18798709                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                23502431                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12485316                       # number of integer regfile writes
system.cpu3.ipc                              0.150516                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.150516                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018595      5.26%      5.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11945898     61.68%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     66.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5469205     28.24%     95.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             935112      4.83%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              19368950                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     556199                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028716                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 112225     20.18%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                402036     72.28%     92.46% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                41934      7.54%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18906538                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144543045                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18794276                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         35809823                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  23148566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 19368950                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2940700                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        9720490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            57849                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1412532                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7064976                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    105191125                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.184131                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.623122                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           92854647     88.27%     88.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8490590      8.07%     96.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2113227      2.01%     98.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             805561      0.77%     99.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             639987      0.61%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             110306      0.10%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             132096      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              26519      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              18192      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      105191125                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.183824                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads          5396616                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          836941                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7175912                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2398793                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu3.numCycles                       105366950                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   877150038                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               78789496                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036048                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2443973                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7045371                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                897208                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1638                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             33932831                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              27805496                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           18893494                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 11588438                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3513941                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                701660                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              7036917                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7857446                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        33932819                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29243                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               901                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5299446                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           898                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   129139708                       # The number of ROB reads
system.cpu3.rob.rob_writes                   53969412                       # The number of ROB writes
system.cpu3.timesIdled                           2488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1216569                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                36348                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1311243                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6646705                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3051372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6069083                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       310540                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        51590                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26042247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2120617                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52207367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2172207                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1658107                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1563350                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1454248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              983                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            636                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1390051                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1390020                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1658107                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1703                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9117205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9117205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    295134528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               295134528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1414                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3051480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3051480    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1893347                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                11105                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1949748                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5666320                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3496741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6959991                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       180498                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        42347                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25017825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2025950                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50009832                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2068297                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2115704                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1581157                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1881952                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              326                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1380390                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1380384                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2115705                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           197                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10456079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10456079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    324943680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               324943680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3496882                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3496882    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             3051480                       # Request fanout histogram
system.membus.respLayer1.occupancy        16056472450                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13132977823                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3401958742.187500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20375323857.031651                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     97.66%     97.66% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        72000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 199563937500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    55817638500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 435450719000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3525234                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3525234                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3525234                       # number of overall hits
system.cpu2.icache.overall_hits::total        3525234                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5970                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5970                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5970                       # number of overall misses
system.cpu2.icache.overall_misses::total         5970                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    218964500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    218964500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    218964500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    218964500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3531204                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3531204                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3531204                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3531204                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001691                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001691                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001691                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001691                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 36677.470687                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36677.470687                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 36677.470687                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36677.470687                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    19.300000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5337                       # number of writebacks
system.cpu2.icache.writebacks::total             5337                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          601                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          601                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          601                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          601                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5369                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5369                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5369                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5369                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    198366000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    198366000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    198366000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    198366000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001520                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001520                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001520                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001520                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 36946.544980                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 36946.544980                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 36946.544980                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 36946.544980                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5337                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3525234                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3525234                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5970                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5970                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    218964500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    218964500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3531204                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3531204                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001691                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001691                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 36677.470687                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36677.470687                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          601                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          601                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5369                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5369                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    198366000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    198366000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001520                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001520                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 36946.544980                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 36946.544980                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.976295                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3448934                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5337                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           646.230841                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        360595500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.976295                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999259                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999259                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7067777                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7067777                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4674512                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4674512                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4674512                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4674512                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1245101                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1245101                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1245101                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1245101                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 136635926388                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 136635926388                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 136635926388                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 136635926388                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5919613                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5919613                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5919613                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5919613                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.210335                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.210335                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.210335                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.210335                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 109738.829531                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109738.829531                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 109738.829531                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109738.829531                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1027318                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        73528                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            13053                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1071                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.703593                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    68.653595                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531194                       # number of writebacks
system.cpu2.dcache.writebacks::total           531194                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       919734                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       919734                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       919734                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       919734                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325367                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325367                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325367                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325367                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  34652764035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  34652764035                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  34652764035                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  34652764035                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054964                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054964                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054964                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054964                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106503.622171                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106503.622171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106503.622171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106503.622171                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531194                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4188350                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4188350                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       738830                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       738830                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  70947251000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  70947251000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4927180                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4927180                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.149950                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.149950                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 96026.489179                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96026.489179                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       583980                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       583980                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       154850                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       154850                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  14811174500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14811174500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031428                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031428                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 95648.527607                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95648.527607                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       486162                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        486162                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       506271                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       506271                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  65688675388                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  65688675388                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992433                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992433                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.510131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.510131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 129750.025951                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 129750.025951                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       335754                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       335754                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170517                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170517                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19841589535                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19841589535                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171817                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171817                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 116361.357137                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 116361.357137                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          311                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          217                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          217                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4810000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4810000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.410985                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.410985                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22165.898618                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22165.898618                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           65                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       565500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       565500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.123106                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.123106                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         8700                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8700                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1203000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1203000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.458564                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.458564                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7246.987952                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7246.987952                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1065000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1065000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.453039                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.453039                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6493.902439                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6493.902439                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       624000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       624000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       598000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       598000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284881                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284881                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224296                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224296                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20404477000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20404477000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509177                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509177                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440507                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440507                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 90971.203231                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 90971.203231                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224296                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224296                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20180181000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20180181000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440507                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440507                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 89971.203231                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 89971.203231                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.190578                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5507535                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549495                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.022903                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        360607000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.190578                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.880956                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.880956                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13408882                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13408882                       # Number of data accesses
system.cpu3.numPwrStateTransitions                227                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3844021258.771930                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21561398890.612118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          111     97.37%     97.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     98.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 199564004500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53049934000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 438218423500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5440842                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5440842                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5440842                       # number of overall hits
system.cpu3.icache.overall_hits::total        5440842                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3152                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3152                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3152                       # number of overall misses
system.cpu3.icache.overall_misses::total         3152                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    173051000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    173051000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    173051000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    173051000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5443994                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5443994                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5443994                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5443994                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000579                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000579                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000579                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000579                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 54901.967005                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54901.967005                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 54901.967005                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54901.967005                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          586                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    45.076923                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2893                       # number of writebacks
system.cpu3.icache.writebacks::total             2893                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          227                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          227                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          227                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          227                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2925                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2925                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2925                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2925                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    157955500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    157955500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    157955500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    157955500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000537                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000537                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000537                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000537                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 54001.880342                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54001.880342                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 54001.880342                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54001.880342                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2893                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5440842                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5440842                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3152                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3152                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    173051000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    173051000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5443994                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5443994                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000579                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000579                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 54901.967005                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54901.967005                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          227                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          227                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2925                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2925                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    157955500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    157955500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000537                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000537                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 54001.880342                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54001.880342                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976035                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5374218                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2893                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1857.662634                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        366612500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976035                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999251                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999251                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10890913                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10890913                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4510947                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4510947                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4510947                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4510947                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1196991                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1196991                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1196991                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1196991                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 141495306074                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 141495306074                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 141495306074                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 141495306074                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5707938                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5707938                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5707938                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5707938                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.209706                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.209706                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.209706                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.209706                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 118209.164542                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 118209.164542                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 118209.164542                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 118209.164542                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       944950                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        68595                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11805                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            894                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.046590                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    76.728188                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495718                       # number of writebacks
system.cpu3.dcache.writebacks::total           495718                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       891630                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       891630                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       891630                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       891630                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305361                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305361                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305361                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305361                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  32961379112                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  32961379112                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  32961379112                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  32961379112                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053498                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053498                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053498                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053498                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 107942.334195                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 107942.334195                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 107942.334195                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 107942.334195                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495718                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4063936                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4063936                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       724679                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       724679                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  74676276500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  74676276500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4788615                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4788615                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.151334                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.151334                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103047.385808                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103047.385808                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       574950                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       574950                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  14762517000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14762517000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031268                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031268                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 98594.908134                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98594.908134                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       447011                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        447011                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       472312                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       472312                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  66819029574                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  66819029574                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919323                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919323                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.513761                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.513761                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 141472.225084                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 141472.225084                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       316680                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       316680                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155632                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155632                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  18198862112                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  18198862112                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169290                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169290                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 116935.219698                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 116935.219698                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          328                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          220                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5062500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5062500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.401460                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.401460                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23011.363636                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23011.363636                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          151                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           69                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       574000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       574000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.125912                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.125912                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8318.840580                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8318.840580                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1373000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1373000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.477454                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.477454                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7627.777778                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7627.777778                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1221000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1221000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.458886                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.458886                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7057.803468                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7057.803468                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       534000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       534000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       513000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       513000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305709                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305709                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203445                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203445                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18780908000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18780908000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509154                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509154                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399575                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399575                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92314.424046                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92314.424046                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203445                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203445                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18577463000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18577463000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399575                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399575                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91314.424046                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91314.424046                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.127937                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5324492                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508606                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.468795                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        366624000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.127937                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.847748                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.847748                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12944665                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12944665                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       631976400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   887386291.726871                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       113000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2554791000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   484948593500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6319764000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     87827225                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        87827225                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     87827225                       # number of overall hits
system.cpu0.icache.overall_hits::total       87827225                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14368553                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14368553                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14368553                       # number of overall misses
system.cpu0.icache.overall_misses::total     14368553                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 184288208996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 184288208996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 184288208996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 184288208996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102195778                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102195778                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102195778                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102195778                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140598                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140598                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140598                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140598                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12825.801526                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12825.801526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12825.801526                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12825.801526                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3709                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.864407                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12845708                       # number of writebacks
system.cpu0.icache.writebacks::total         12845708                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1522812                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1522812                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1522812                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1522812                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12845741                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12845741                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12845741                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12845741                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 158508688997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 158508688997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 158508688997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 158508688997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125697                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125697                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125697                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125697                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12339.396302                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12339.396302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12339.396302                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12339.396302                       # average overall mshr miss latency
system.cpu0.icache.replacements              12845708                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     87827225                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       87827225                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14368553                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14368553                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 184288208996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 184288208996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102195778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102195778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140598                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140598                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12825.801526                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12825.801526                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1522812                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1522812                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12845741                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12845741                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 158508688997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 158508688997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125697                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125697                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12339.396302                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12339.396302                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          100671535                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12845708                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.836978                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217237296                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217237296                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238569164                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238569164                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238569164                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238569164                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15798754                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15798754                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15798754                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15798754                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 465774899624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 465774899624                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 465774899624                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 465774899624                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254367918                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254367918                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254367918                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254367918                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062110                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062110                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062110                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062110                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29481.748980                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29481.748980                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29481.748980                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29481.748980                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4559101                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       184239                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            92633                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2304                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.216813                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.964844                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11623151                       # number of writebacks
system.cpu0.dcache.writebacks::total         11623151                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4346468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4346468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4346468                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4346468                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11452286                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11452286                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11452286                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11452286                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 215624758496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 215624758496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 215624758496                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 215624758496                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045023                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045023                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045023                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045023                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18828.097595                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18828.097595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18828.097595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18828.097595                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11623151                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172463559                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172463559                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12090843                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12090843                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 309452758500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 309452758500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184554402                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184554402                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065514                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065514                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25593.977070                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25593.977070                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2573452                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2573452                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9517391                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9517391                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 163568793000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 163568793000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051570                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051570                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17186.305890                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17186.305890                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66105605                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66105605                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3707911                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3707911                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 156322141124                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 156322141124                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813516                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813516                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.053112                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053112                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42159.086646                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42159.086646                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1773016                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1773016                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1934895                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1934895                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  52055965496                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  52055965496                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027715                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027715                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26903.767644                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26903.767644                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          914                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          914                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8812500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8812500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431947                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431947                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9641.684902                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9641.684902                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          882                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          882                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1346500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1346500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015123                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015123                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 42078.125000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42078.125000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2678500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2678500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2009                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.134395                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.134395                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9920.370370                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9920.370370                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          265                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          265                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2414500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2414500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.131906                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.131906                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9111.320755                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9111.320755                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318316                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318316                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191085                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191085                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16574736500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16574736500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509401                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509401                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375117                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375117                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86740.123505                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86740.123505                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191085                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191085                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16383651500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16383651500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375117                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375117                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85740.123505                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85740.123505                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.863285                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250534134                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11643081                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.517855                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.863285                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995728                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995728                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521406001                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521406001                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12797179                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10884134                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11522                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               69146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               59778                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1461                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               60023                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23886998                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12797179                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10884134                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11522                       # number of overall hits
system.l2.overall_hits::.cpu1.data              69146                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3755                       # number of overall hits
system.l2.overall_hits::.cpu2.data              59778                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1461                       # number of overall hits
system.l2.overall_hits::.cpu3.data              60023                       # number of overall hits
system.l2.overall_hits::total                23886998                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48560                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            736746                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3478                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            473074                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            471291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1464                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            435766                       # number of demand (read+write) misses
system.l2.demand_misses::total                2171993                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48560                       # number of overall misses
system.l2.overall_misses::.cpu0.data           736746                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3478                       # number of overall misses
system.l2.overall_misses::.cpu1.data           473074                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1614                       # number of overall misses
system.l2.overall_misses::.cpu2.data           471291                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1464                       # number of overall misses
system.l2.overall_misses::.cpu3.data           435766                       # number of overall misses
system.l2.overall_misses::total               2171993                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4126958496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  77501749966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    343347496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54177816893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    146723499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  52959102649                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    136192998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  49772274382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     239164166379                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4126958496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  77501749966                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    343347496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54177816893                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    146723499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  52959102649                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    136192998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  49772274382                       # number of overall miss cycles
system.l2.overall_miss_latency::total    239164166379                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12845739                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11620880                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15000                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542220                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          495789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26058991                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12845739                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11620880                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15000                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542220                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         495789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26058991                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003780                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.231867                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.872476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.300615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.887438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.500513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.878934                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083349                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003780                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.231867                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.872476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.300615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.887438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.500513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.878934                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083349                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84986.789456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105194.666773                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98719.809086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114522.922192                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90906.752788                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112370.282159                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93028.004098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114217.893048                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110112.770335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84986.789456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105194.666773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98719.809086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114522.922192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90906.752788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112370.282159                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93028.004098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114217.893048                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110112.770335                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             863443                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     22312                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.698593                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    773108                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1563350                       # number of writebacks
system.l2.writebacks::total                   1563350                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          41631                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8576                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            340                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           9478                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            254                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           9068                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               69699                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         41631                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8576                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           340                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          9478                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           254                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          9068                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              69699                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       695115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       464498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       461813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       426698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2102294                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       695115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       464498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       461813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       426698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       962945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3065239                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3638106998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  67604251256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    291054996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48693397164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    110690000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47484003041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    106799499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44620876214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 212549179168                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3638106998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  67604251256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    291054996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48693397164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    110690000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47484003041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    106799499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44620876214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  88557851014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 301107030182                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.212200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.856660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.237288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.869591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.413675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.860644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080674                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.212200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.856660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.237288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.869591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.413675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.860644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117627                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75007.875760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97256.211211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91440.463713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104830.154627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86883.830455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102820.845323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88264.048760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104572.499084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101103.451357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75007.875760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97256.211211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91440.463713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104830.154627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86883.830455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102820.845323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88264.048760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104572.499084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91965.637720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98232.806702                       # average overall mshr miss latency
system.l2.replacements                        5163278                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3385946                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3385946                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3385946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3385946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22564647                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22564647                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22564647                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22564647                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       962945                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         962945                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  88557851014                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  88557851014                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91965.637720                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91965.637720                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   76                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                126                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       571500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       633000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.934211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.386364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.512821                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.418605                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.623762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8049.295775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3617.647059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5023.809524                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           125                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1424000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       322000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       413500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       364500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2524000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.934211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.363636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.512821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.418605                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.618812                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20056.338028                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20675                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20192                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              107                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.703704                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.647059                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.656442                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   280.373832                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          107                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       957000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       375500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       367000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       449000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2148500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.703704                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.647059                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.656442                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19763.157895                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20388.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20079.439252                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1677141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            33737                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            31406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            32033                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1774317                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         434719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         339572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         345318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         314582                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1434191                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  46974058562                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  38793247063                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38825753502                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  35661305525                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  160254364652                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2111860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       376724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3208508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.205847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.909627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.916634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.907583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.446996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108056.143306                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114241.595488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 112434.780411                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 113360.921874                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111738.509482                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        27926                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5696                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         5894                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5888                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            45404                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       406793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       333876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       339424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       308694                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1388787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  40839555174                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34861128673                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34875463128                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  31965101158                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 142541248133                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.192623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.894369                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.900989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.890596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.432845                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100393.947718                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104413.401002                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 102748.960380                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 103549.473453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102637.228123                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12797179                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12813917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1464                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            55116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4126958496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    343347496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    146723499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    136192998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4753222489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12845739                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12869033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.231867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.300615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.500513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004283                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84986.789456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98719.809086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90906.752788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93028.004098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86240.338359                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          295                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          340                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          254                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           946                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1274                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1210                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3638106998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    291054996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    110690000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    106799499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4146651493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003776                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.212200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.237288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.413675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75007.875760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91440.463713                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86883.830455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88264.048760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76548.855326                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9206993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        35409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        28372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        27990                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9298764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       302027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       133502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       125973                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       121184                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          682686                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30527691404                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15384569830                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  14133349147                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  14110968857                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  74156579238                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9509020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       168911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9981450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.790369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.816178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.812367                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101076.034275                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115238.497026                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112193.479134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 116442.507732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108624.725332                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        13705                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2880                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3584                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3180                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23349                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       288322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       130622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       122389                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       118004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       659337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  26764696082                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  13832268491                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  12608539913                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  12655775056                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  65861279542                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.773318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.792957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.791049                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92829.184322                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105895.396572                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103020.205353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 107248.695434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99890.161696                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           69                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           45                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           29                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               171                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          752                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          346                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          489                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          371                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1958                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10287475                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2929482                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      3962449                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      3885470                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     21064876                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          821                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          391                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          518                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          399                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2129                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.915956                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.884910                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.944015                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.929825                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.919681                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13680.152926                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8466.710983                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  8103.167689                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 10472.964960                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10758.363636                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          126                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           28                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           63                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          256                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          626                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          318                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          426                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          332                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1702                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12660444                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      6633438                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      8927911                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      6924434                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     35146227                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.762485                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.813299                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.822394                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.832080                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.799436                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20224.351438                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20859.867925                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20957.537559                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20856.728916                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20649.957109                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999793                       # Cycle average of tags in use
system.l2.tags.total_refs                    52885697                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5163704                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.241814                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.911009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.703442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.161476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.023673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.710246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.020912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.695165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.609780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.156090                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.514235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.010862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.009528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.236814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 421260392                       # Number of tag accesses
system.l2.tags.data_accesses                421260392                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3104128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      44528576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        203712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      29744640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         81536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      29569728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         77440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      27321920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     60448448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          195080128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3104128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       203712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        81536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        77440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3466816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100054400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100054400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         695759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         464760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         462027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         426905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       944507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3048127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1563350                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1563350                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6318600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         90640025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           414665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         60546623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           165970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         60190581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           157633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         55615062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    123045678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             397094836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6318600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       414665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       165970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       157633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7056868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      203665468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            203665468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      203665468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6318600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        90640025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          414665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        60546623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          165970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        60190581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          157633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        55615062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    123045678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            600760304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1549712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    675828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    459552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    455890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    419468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    942357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002732079750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95502                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95502                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6214394                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1459718                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3048127                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1563350                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3048127                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1563350                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  40863                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13638                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            143495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            143671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            161569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            322574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            177812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            219019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            200022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            182896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            209556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            220552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           222511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           169975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           170414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           160590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           150400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           152208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            103526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            124951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            112316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            141001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           121283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           102048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            95987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75573                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 127616487203                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15036320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            184002687203                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42436.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61186.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1784324                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  944977                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.98                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total             3496882                       # Request fanout histogram
system.membus.respLayer1.occupancy        18324880114                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14211860959                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   524862306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   524862306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       936720000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1229104423.407426                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        89500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3220770000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   519241986500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5620320000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88243809                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88243809                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88243809                       # number of overall hits
system.cpu0.icache.overall_hits::total       88243809                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13833928                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13833928                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13833928                       # number of overall misses
system.cpu0.icache.overall_misses::total     13833928                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 180392046498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 180392046498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 180392046498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 180392046498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102077737                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102077737                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102077737                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102077737                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.135523                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.135523                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.135523                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.135523                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13039.828348                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13039.828348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13039.828348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13039.828348                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2608                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.207547                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12820245                       # number of writebacks
system.cpu0.icache.writebacks::total         12820245                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1013648                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1013648                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1013648                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1013648                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12820280                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12820280                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12820280                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12820280                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 158291683498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 158291683498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 158291683498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 158291683498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125593                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125593                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125593                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125593                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12346.975534                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12346.975534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12346.975534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12346.975534                       # average overall mshr miss latency
system.cpu0.icache.replacements              12820245                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88243809                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88243809                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13833928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13833928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 180392046498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 180392046498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102077737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102077737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.135523                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.135523                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13039.828348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13039.828348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1013648                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1013648                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12820280                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12820280                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 158291683498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 158291683498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125593                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125593                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12346.975534                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12346.975534                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999894                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101062622                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12820247                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.883048                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999894                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        216975753                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       216975753                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237424458                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237424458                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237424458                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237424458                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15538174                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15538174                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15538174                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15538174                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 497687746261                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 497687746261                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 497687746261                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 497687746261                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252962632                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252962632                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252962632                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252962632                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061425                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061425                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061425                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061425                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32030.002126                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32030.002126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32030.002126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32030.002126                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4495922                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       216854                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            99808                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2786                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.045708                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.837042                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11134548                       # number of writebacks
system.cpu0.dcache.writebacks::total         11134548                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4796301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4796301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4796301                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4796301                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10741873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10741873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10741873                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10741873                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 222083565217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 222083565217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 222083565217                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 222083565217                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042464                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042464                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042464                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042464                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20674.566271                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20674.566271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20674.566271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20674.566271                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11134548                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169994686                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169994686                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12050626                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12050626                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 325507156500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 325507156500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182045312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182045312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066196                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066196                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27011.638773                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27011.638773                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2645147                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2645147                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9405479                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9405479                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 165632182000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 165632182000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051666                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051666                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17610.180407                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17610.180407                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67429772                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67429772                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3487548                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3487548                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 172180589761                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 172180589761                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70917320                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70917320                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049178                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049178                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49370.098924                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49370.098924                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2151154                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2151154                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1336394                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1336394                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56451383217                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56451383217                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018844                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018844                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42241.571884                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42241.571884                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6113000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6113000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.388685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.388685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8238.544474                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8238.544474                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       905000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       905000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008381                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008381                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       707000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       707000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1851                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1851                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.076175                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076175                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5014.184397                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5014.184397                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       566000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       566000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.076175                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.076175                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4014.184397                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4014.184397                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612283                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612283                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405924                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405924                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32484946500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32484946500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398665                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398665                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80027.163952                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80027.163952                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405924                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405924                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32079022500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32079022500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398665                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398665                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79027.163952                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79027.163952                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964321                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249187527                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11147580                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.353509                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964321                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519116810                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519116810                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12781112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9971213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              164319                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22919471                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12781112                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9971213                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2827                       # number of overall hits
system.l2.overall_hits::.cpu1.data             164319                       # number of overall hits
system.l2.overall_hits::total                22919471                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1162411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            867315                       # number of demand (read+write) misses
system.l2.demand_misses::total                2071453                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39165                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1162411                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2562                       # number of overall misses
system.l2.overall_misses::.cpu1.data           867315                       # number of overall misses
system.l2.overall_misses::total               2071453                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3317502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 111816366495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    229657000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85975819998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     201339345993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3317502500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 111816366495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    229657000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85975819998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    201339345993                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12820277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11133624                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24990924                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12820277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11133624                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24990924                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003055                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.104405                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.475413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.840720                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082888                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003055                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.104405                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.475413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.840720                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082888                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84705.795991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96193.486207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89639.734582                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99128.713326                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97197.158706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84705.795991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96193.486207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89639.734582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99128.713326                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97197.158706                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1901                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        49                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.795918                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1222749                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1581157                       # number of writebacks
system.l2.writebacks::total                   1581157                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          54904                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          20985                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               75971                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         54904                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         20985                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              75971                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1107507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       846330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1995482                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1107507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       846330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1515258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3510740                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2924811000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  96882915497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    201728000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75697130999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 175706585496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2924811000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  96882915497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    201728000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75697130999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 120351209252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 296057794748                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.099474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.464465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.820378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079848                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.099474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.464465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.820378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140481                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74723.085177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87478.377561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80594.486616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89441.625606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88052.202674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74723.085177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87478.377561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80594.486616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89441.625606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79426.216032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84329.171271                       # average overall mshr miss latency
system.l2.replacements                        5511325                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2622369                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2622369                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2622369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2622369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22289304                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22289304                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22289304                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22289304                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1515258                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1515258                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 120351209252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 120351209252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79426.216032                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79426.216032                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.962963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.791667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.882353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5711.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6421.052632                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6011.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       517500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       374500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       892000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.962963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.791667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19903.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19710.526316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19822.222222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       259500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           953096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            75340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1028436                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         775549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         658995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1434544                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75006373998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  65082976999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  140089350997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1728645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2462980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.448646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.582442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96713.907178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98760.957214                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97654.272715                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38957                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16558                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            55515                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       736592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       642437                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1379029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  64605938998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  57056235999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121662174997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.426109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.874855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.559903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87709.259669                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88812.188587                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88223.072174                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12781112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12783939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2562                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3317502500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    229657000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3547159500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12820277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12825666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.475413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84705.795991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89639.734582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85008.735351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41645                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2924811000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    201728000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3126539000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003053                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.464465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74723.085177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80594.486616                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75075.975507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9018117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        88979                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9107096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       386862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       208320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          595182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  36809992497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20892842999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57702835496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9404979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9702278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.700709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95150.189207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100292.065087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96949.900192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15947                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4427                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20374                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       370915                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       203893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       574808                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  32276976499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18640895000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50917871499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.039438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.685818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87019.873823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91424.889525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88582.398817                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                38                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          255                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             271                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4079000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       550000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4629000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          291                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           309                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.876289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.877023                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15996.078431                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        34375                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17081.180812                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           68                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           75                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          187                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          196                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3679999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       182499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3862498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.642612                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.634304                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19679.139037                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20277.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19706.622449                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999809                       # Cycle average of tags in use
system.l2.tags.total_refs                    51327026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5511437                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.312821                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.443430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.122759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.749909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.568332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.104793                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.506929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.267262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 404735269                       # Number of tag accesses
system.l2.tags.data_accesses                404735269                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2505024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      70936512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        160192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54197504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     95950464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          223749696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2505024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       160192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2665216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101194048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101194048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1108383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         846836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1499226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3496089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1581157                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1581157                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4772726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        135152613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           305208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        103260423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    182810735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426301705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4772726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       305208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5077934                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192801134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192801134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192801134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4772726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       135152613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          305208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       103260423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    182810735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            619102839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1570529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1088144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    831185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1495282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004223085250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96034                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96034                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7622256                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1478034                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3496089                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1581157                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3496089                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1581157                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  39834                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10628                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            158707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            157489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            176097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            341832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            234653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            265255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            290980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            279288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            243350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            215879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           234293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           178703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           178206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           167078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           166228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           168217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            123742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            134485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            159395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            155970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69922                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101437723334                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17281275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            166242504584                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29349.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48099.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2376751                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  994129                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.30                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               3048127                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6               3496089                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              1563350                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  699845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  714307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  537712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  342680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  184179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   75125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   53465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   33130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   32100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  44805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  62305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  48385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  34731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  31834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  28449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2749                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              1581157                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1187299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  790273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  418662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  331281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  271395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  132440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   91031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   52762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   34928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 101336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  99880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1827639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.573010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.305798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.972549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1157573     63.34%     63.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       351631     19.24%     82.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       133822      7.32%     89.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62866      3.44%     93.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29096      1.59%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16669      0.91%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9255      0.51%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7012      0.38%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        59715      3.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1827639                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.488880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.040210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    226.693541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95497     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95502                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.226718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.211216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            86270     90.33%     90.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              774      0.81%     91.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5772      6.04%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1790      1.87%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              630      0.66%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              190      0.20%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               50      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95502                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              192464896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2615232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99179776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               195080128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100054400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       391.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    397.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    203.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  491268339500                       # Total gap between requests
system.mem_ctrls.avgGap                     106531.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3104128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     43252992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       203712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     29411328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        81536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     29176960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        77440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     26845952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     60310848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99179776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6318599.503938130103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 88043512.959207847714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 414665.420416376030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 59868150.575930386782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 165970.388190531899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 59391083.416155092418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 157632.786272012250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 54646206.274337545037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 122765586.423912927508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 201885129.554675221443                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       695759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       464760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       462027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       426905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       944507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1563350                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1634112833                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38888551200                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    156847292                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29371957296                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     57075256                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28283791969                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     55971255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26929048391                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  58625331711                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11744920423684                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33691.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55893.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49276.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63198.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44800.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61216.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46257.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63079.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62069.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7512662.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7019641020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3731016300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10397310840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4326351660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38780096160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      89999585130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     112857924960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       267111926070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.718971                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 292398930069                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16404440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 182464987431                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6029758560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3204873705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11074554120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3762998820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38780096160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     144830347530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      66684651360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       274367280255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.487588                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 171833957402                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16404440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 303029960098                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3530722569.105691                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20770935790.445869                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          120     97.56%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        49000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 199563883500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56989481500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 434278876000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3619686                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3619686                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3619686                       # number of overall hits
system.cpu1.icache.overall_hits::total        3619686                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16983                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16983                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16983                       # number of overall misses
system.cpu1.icache.overall_misses::total        16983                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    548342000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    548342000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    548342000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    548342000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3636669                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3636669                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3636669                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3636669                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004670                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004670                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004670                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004670                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32287.699464                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32287.699464                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32287.699464                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32287.699464                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          354                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.181818                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14968                       # number of writebacks
system.cpu1.icache.writebacks::total            14968                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1983                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1983                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1983                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1983                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15000                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15000                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15000                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15000                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    496979500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    496979500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    496979500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    496979500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004125                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004125                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004125                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004125                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33131.966667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33131.966667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33131.966667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33131.966667                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14968                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3619686                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3619686                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16983                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16983                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    548342000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    548342000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3636669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3636669                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004670                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004670                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32287.699464                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32287.699464                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1983                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1983                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15000                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15000                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    496979500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    496979500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33131.966667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33131.966667                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.976686                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3555104                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14968                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           237.513629                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        354034500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.976686                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999271                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999271                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7288338                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7288338                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5556066                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5556066                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5556066                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5556066                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1353103                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1353103                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1353103                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1353103                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 157322051504                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 157322051504                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 157322051504                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 157322051504                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6909169                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6909169                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6909169                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6909169                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195842                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195842                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195842                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195842                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 116267.609712                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116267.609712                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 116267.609712                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116267.609712                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1158602                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       105692                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16035                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1413                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.254568                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.799717                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542042                       # number of writebacks
system.cpu1.dcache.writebacks::total           542042                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1006878                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1006878                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1006878                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1006878                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346225                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346225                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346225                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346225                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  37116518192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  37116518192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  37116518192                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  37116518192                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050111                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050111                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107203.460732                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107203.460732                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107203.460732                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107203.460732                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542042                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4834949                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4834949                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       814987                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       814987                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  83299738000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  83299738000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5649936                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5649936                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144247                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144247                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102209.897827                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102209.897827                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       645502                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       645502                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169485                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169485                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  16170757500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16170757500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029998                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029998                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95411.142579                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95411.142579                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       721117                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721117                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       538116                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       538116                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  74022313504                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  74022313504                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259233                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259233                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.427336                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.427336                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 137558.283909                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 137558.283909                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       361376                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       361376                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176740                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176740                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  20945760692                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  20945760692                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140355                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140355                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 118511.716035                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 118511.716035                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          238                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          238                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5818000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5818000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.444030                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.444030                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24445.378151                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24445.378151                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           76                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       971000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       971000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.141791                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.141791                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12776.315789                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12776.315789                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1181500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1181500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.434286                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.434286                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7773.026316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7773.026316                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1043500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1043500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.425714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.425714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7003.355705                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7003.355705                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       280500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       280500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       269500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       269500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292058                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292058                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217111                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217111                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19288589000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19288589000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509169                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509169                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426403                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426403                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88842.062355                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88842.062355                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217110                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217110                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19071478000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19071478000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426401                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426401                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87842.466952                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87842.466952                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.498538                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6410321                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563148                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.383013                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        354046000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.498538                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.953079                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.953079                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15401627                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15401627                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 491268357500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22853038                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4949296                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22675025                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3599928                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1620565                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1056                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           692                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1748                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3278252                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3278252                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12869035                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9984005                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2129                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38537187                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34888658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1648280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1612741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78257684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1644252544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1487617344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1917952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69391808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       685184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     67984384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       372352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63456000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3335677568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6857587                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104685504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         32923245                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083440                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.322859                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30466366     92.54%     92.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2307075      7.01%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35617      0.11%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  87930      0.27%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  26252      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      5      0.00%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                  10767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1655869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.284818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.184080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.543099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       952269     57.51%     57.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       314352     18.98%     76.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       139616      8.43%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        84059      5.08%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37420      2.26%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22549      1.36%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13129      0.79%     94.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10343      0.62%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        82132      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1655869                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.989889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.778015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    254.880492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96029     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96034                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.353646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.330368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.913954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81624     84.99%     84.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1580      1.65%     86.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8191      8.53%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3142      3.27%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1061      1.10%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              320      0.33%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               88      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96034                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              221200320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2549376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100512384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               223749696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101194048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       421.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    426.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  524862288500                       # Total gap between requests
system.mem_ctrls.avgGap                     103375.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2505024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     69641216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       160192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     53195840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     95698048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100512384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4772726.044483059086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132684734.905801430345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 305207.666879770521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101351991.448446676135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 182329816.439199745655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191502385.969109416008                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1108383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       846836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1499226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1581157                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1305848578                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  51125831931                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     97007281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40684523293                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  73029293501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12469180820954                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33362.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46126.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38756.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48042.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48711.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7886111.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5851265700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3110002500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11080951560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3826521000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41431653120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102204526590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     115480156320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       282985076790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.160601                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 299111975634                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17526080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 208224250866                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5971724640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3174020355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13596709140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4371520320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41431653120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     161485401540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65559419520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       295590448635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.177132                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 168747234491                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17526080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 338588992009                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4974214023.255814                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24115066185.673367                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 194554367000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97079900500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 427782406000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6242041                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6242041                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6242041                       # number of overall hits
system.cpu1.icache.overall_hits::total        6242041                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6071                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6071                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6071                       # number of overall misses
system.cpu1.icache.overall_misses::total         6071                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    303898500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    303898500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    303898500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    303898500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6248112                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6248112                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6248112                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6248112                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000972                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000972                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000972                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000972                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50057.404052                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50057.404052                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50057.404052                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50057.404052                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5357                       # number of writebacks
system.cpu1.icache.writebacks::total             5357                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          682                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          682                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          682                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          682                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5389                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5389                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5389                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5389                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    269960000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    269960000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    269960000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    269960000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000863                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000863                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000863                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000863                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50094.637224                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50094.637224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50094.637224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50094.637224                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5357                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6242041                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6242041                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    303898500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    303898500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6248112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6248112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000972                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000972                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50057.404052                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50057.404052                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          682                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          682                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5389                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5389                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    269960000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    269960000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000863                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000863                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50094.637224                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50094.637224                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978551                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6158168                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5357                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1149.555348                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350308500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978551                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999330                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999330                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12501613                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12501613                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9346589                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9346589                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9346589                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9346589                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2215984                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2215984                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2215984                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2215984                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 199232264051                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 199232264051                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 199232264051                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 199232264051                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11562573                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11562573                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11562573                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11562573                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191651                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191651                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191651                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191651                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89906.905488                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89906.905488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89906.905488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89906.905488                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1099867                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        95101                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18783                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1248                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.556514                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.202724                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031091                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031091                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1596988                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1596988                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1596988                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1596988                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618996                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618996                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54447808144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54447808144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54447808144                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54447808144                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053534                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053534                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053534                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053534                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87961.486252                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87961.486252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87961.486252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87961.486252                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031091                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8343773                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8343773                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1323048                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1323048                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 102529663000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 102529663000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9666821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9666821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136865                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136865                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77495.044020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77495.044020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1025529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1025529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22461325500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22461325500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75495.432224                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75495.432224                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1002816                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1002816                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       892936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       892936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96702601051                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96702601051                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108297.348355                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108297.348355                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       571459                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       571459                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31986482644                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31986482644                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169578                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169578                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99498.510450                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99498.510450                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5684000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5684000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.330472                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.330472                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36909.090909                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36909.090909                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2417000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2417000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.107296                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.107296                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        48340                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48340                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       735000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       735000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.289044                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.289044                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5927.419355                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5927.419355                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       611000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       611000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.289044                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.289044                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4927.419355                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4927.419355                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592126                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592126                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425803                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425803                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35729818500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35729818500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418303                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418303                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83911.617579                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83911.617579                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425803                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425803                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35304015500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35304015500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418303                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418303                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82911.617579                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82911.617579                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.072900                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10982349                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044696                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.512483                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350320000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.072900                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.908528                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.908528                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26207517                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26207517                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22528725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4203526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22368848                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3930168                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2574721                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             330                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2488969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2488969                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12825669                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9703057                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          309                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          309                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38460801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33416442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3107735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75001113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1640993344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1425162368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       687744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132013504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3198856960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8113347                       # Total snoops (count)
system.tol2bus.snoopTraffic                 102907392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33104656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.260130                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30829343     93.13%     93.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2232961      6.75%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  42350      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           32923245                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52170087964                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         824468954                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8227568                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763228041                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4521666                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17466426886                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19289096443                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         845115902                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22669605                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33104656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49996142980                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16722865863                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19252679888                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567672038                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8120925                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               535149757000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 401765                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746932                       # Number of bytes of host memory used
host_op_rate                                   403032                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1788.76                       # Real time elapsed on the host
host_tick_rate                               24531692                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718662903                       # Number of instructions simulated
sim_ops                                     720928818                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043881                       # Number of seconds simulated
sim_ticks                                 43881399500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.047952                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7506604                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7897702                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1336127                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13618804                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34262                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54161                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19899                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14602566                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12273                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4322                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1122238                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5967268                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1418719                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         139234                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23289916                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27418290                       # Number of instructions committed
system.cpu0.commit.committedOps              27482883                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     68757202                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.399709                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.370944                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     58588053     85.21%     85.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5572245      8.10%     93.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1431642      2.08%     95.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       754466      1.10%     96.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       337331      0.49%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       162480      0.24%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       173382      0.25%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318884      0.46%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1418719      2.06%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     68757202                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70235                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27045947                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6776378                       # Number of loads committed
system.cpu0.commit.membars                      97288                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97972      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19534596     71.08%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6780126     24.67%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058283      3.85%    100.00% # Class of committed instruction
=======
final_tick                               595062351000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 302685                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706132                       # Number of bytes of host memory used
host_op_rate                                   303636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2369.49                       # Real time elapsed on the host
host_tick_rate                               29626695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717206911                       # Number of instructions simulated
sim_ops                                     719461531                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.070200                       # Number of seconds simulated
sim_ticks                                 70200044500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.047716                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14321988                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14911326                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2575735                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26077256                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33342                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          51845                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18503                       # Number of indirect misses.
system.cpu0.branchPred.lookups               27901039                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12231                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5085                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2195443                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11629194                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2682006                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252527                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45173385                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53243179                       # Number of instructions committed
system.cpu0.commit.committedOps              53364947                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    118060832                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.452012                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.441452                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     98029808     83.03%     83.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11125682      9.42%     92.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2773035      2.35%     94.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1468028      1.24%     96.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       689434      0.58%     96.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       318610      0.27%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       337326      0.29%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       636903      0.54%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2682006      2.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    118060832                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69999                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52514610                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13276058                       # Number of loads committed
system.cpu0.commit.membars                     183562                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184246      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38131549     71.45%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6740      0.01%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13280569     24.89%     96.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1756699      3.29%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total         27482883                       # Class of committed instruction
system.cpu0.commit.refs                       7839292                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27418290                       # Number of Instructions Simulated
system.cpu0.committedOps                     27482883                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.078659                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.078659                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             34799664                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               215836                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6499729                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56215416                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7681796                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28096458                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1125049                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               653629                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1027313                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total         53364947                       # Class of committed instruction
system.cpu0.commit.refs                      15038151                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53243179                       # Number of Instructions Simulated
system.cpu0.committedOps                     53364947                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.580387                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.580387                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             53981943                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               382993                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12582379                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             109328095                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12560457                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55008428                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2197219                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1172528                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2012839                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                   14602566                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3742455                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     64498077                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                83022                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1201                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64063085                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2677876                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.172992                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6891806                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7540866                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.758937                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          72730280                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.886038                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.050057                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                34163880     46.97%     46.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20449148     28.12%     75.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11885216     16.34%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5501347      7.56%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  243754      0.34%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  291429      0.40%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  130984      0.18%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16075      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   48447      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            72730280                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2807                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2048                       # number of floating regfile writes
system.cpu0.idleCycles                       11681280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1252113                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9399400                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.526132                       # Inst execution rate
system.cpu0.iew.exec_refs                    12806520                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1150742                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11633516                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12556181                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             70557                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           585060                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1251020                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50730796                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11655778                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1317048                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44411617                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 66334                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3623714                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1125049                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3752991                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        95802                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17893                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          293                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5779803                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       188106                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           189                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       447781                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        804332                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31147648                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42387966                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.817833                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25473579                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.502158                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42681117                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56964996                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32120751                       # number of integer regfile writes
system.cpu0.ipc                              0.324817                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.324817                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100616      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32265174     70.56%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7134      0.02%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1956      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1383      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               313      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12193438     26.66%     97.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1157041      2.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            600      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45728665                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3349                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6663                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3283                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3368                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     295675                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006466                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 168771     57.08%     57.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    18      0.01%     57.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     73      0.02%     57.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.01%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                108982     36.86%     93.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17788      6.02%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45920375                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         164545807                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42384683                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73975522                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50523191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45728665                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             207605                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23247915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69185                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         68371                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9894785                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     72730280                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.628743                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.134949                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           48312899     66.43%     66.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13002901     17.88%     84.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5908965      8.12%     92.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2825556      3.88%     96.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1720673      2.37%     98.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             459313      0.63%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             286795      0.39%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             174285      0.24%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              38893      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       72730280                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541735                       # Inst issue rate
=======
system.cpu0.fetch.Branches                   27901039                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7233456                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    112454571                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               132128                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          715                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     123734703                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5155026                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.203082                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10728000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14355330                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.900622                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         125760886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.987320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.047477                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                51100741     40.63%     40.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39512286     31.42%     72.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23211919     18.46%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10718985      8.52%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  435543      0.35%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  560040      0.45%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  106338      0.08%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   27560      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   87474      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           125760886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2798                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       11627126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2450579                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18269423                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.626546                       # Inst execution rate
system.cpu0.iew.exec_refs                    24530016                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1943350                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17233848                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24451003                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            104696                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1174775                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2166503                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98459981                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22586666                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2610666                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86079904                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                132805                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5713569                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2197219                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5952537                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       166365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           27217                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11174945                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       404410                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           248                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       890517                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1560062                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60603466                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82384624                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821087                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49760740                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.599649                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      82974766                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110446233                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62697092                       # number of integer regfile writes
system.cpu0.ipc                              0.387539                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.387539                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185826      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62894537     70.91%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7159      0.01%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1948      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1382      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23638839     26.65%     97.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1958975      2.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            585      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88690570                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3309                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6599                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3275                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3360                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     466511                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005260                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 285143     61.12%     61.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    15      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     41      0.01%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                164857     35.34%     96.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16432      3.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88967946                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         303730288                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82381349                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        143551893                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98115131                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88690570                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             344850                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45095036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           128350                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         92323                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19064271                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    125760886                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.705232                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.170901                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           78371588     62.32%     62.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24887514     19.79%     82.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11847715      9.42%     91.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5554917      4.42%     95.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3376720      2.69%     98.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             847338      0.67%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             499387      0.40%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             302673      0.24%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73034      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      125760886                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.645548                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads           138821                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10329                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12556181                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1251020                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6197                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        84411560                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3351253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20827804                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20430339                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                368247                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9024506                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8984711                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               261541                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69873924                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53904883                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40453157                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27494697                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                542589                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1125049                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10214440                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20022822                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2843                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69871081                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4043784                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             64376                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2455336                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         64382                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   118079965                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105526142                       # The number of ROB writes
system.cpu0.timesIdled                         113247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2644                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.551305                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7545532                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7734937                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1307831                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13579236                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12687                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16859                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4172                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14480779                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1922                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4054                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1115994                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5723826                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1308357                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         130013                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23861320                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26103719                       # Number of instructions committed
system.cpu1.commit.committedOps              26165629                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     65736426                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.398039                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.357784                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     55838651     84.94%     84.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5539117      8.43%     93.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1377373      2.10%     95.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       713191      1.08%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       325162      0.49%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       155788      0.24%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       165760      0.25%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313027      0.48%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1308357      1.99%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     65736426                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20491                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25742312                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6528593                       # Number of loads committed
system.cpu1.commit.membars                      93093                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        93093      0.36%      0.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18787988     71.80%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            205      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6532647     24.97%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        751342      2.87%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads           260708                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           19027                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24451003                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2166503                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5118                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       137388012                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3012090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31250437                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39893509                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                765560                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15159243                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14467514                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               433776                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            135931788                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             104820386                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78956882                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53881828                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                622314                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2197219                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16446898                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39063377                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2846                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       135928942                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6825261                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             99058                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4728400                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         99060                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   213898438                       # The number of ROB reads
system.cpu0.rob.rob_writes                  204791200                       # The number of ROB writes
system.cpu0.timesIdled                         113943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1571                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.138360                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14290800                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14561890                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2578963                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25739110                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15397                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18955                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3558                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27455163                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1427                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4432                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2207068                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11258523                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2453522                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197259                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46083319                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51397689                       # Number of instructions committed
system.cpu1.commit.committedOps              51492946                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112939215                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.455935                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.427236                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     92997720     82.34%     82.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11293073     10.00%     92.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2790788      2.47%     94.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1459478      1.29%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       659514      0.58%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       341861      0.30%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       338487      0.30%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       604772      0.54%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2453522      2.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112939215                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23326                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50697681                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12801720                       # Number of loads committed
system.cpu1.commit.membars                     143821                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143821      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37117196     72.08%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12806152     24.87%     97.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1425146      2.77%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         26165629                       # Class of committed instruction
system.cpu1.commit.refs                       7283989                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26103719                       # Number of Instructions Simulated
system.cpu1.committedOps                     26165629                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.761677                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.761677                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             33975772                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               193035                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6534231                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55509559                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5612650                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28035652                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1117618                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               597333                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1018088                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total         51492946                       # Class of committed instruction
system.cpu1.commit.refs                      14231298                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51397689                       # Number of Instructions Simulated
system.cpu1.committedOps                     51492946                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.396750                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.396750                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             50682432                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               374067                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12582479                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             108298102                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10682285                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55221971                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2207945                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1178536                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1952598                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   14480779                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3561036                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     63887377                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                57754                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63349232                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2618910                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.200871                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4562857                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7558219                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.878752                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          69759780                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.913455                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.044634                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                31446931     45.08%     45.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20375053     29.21%     74.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11820451     16.94%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5464102      7.83%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  204584      0.29%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  277566      0.40%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  124312      0.18%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12120      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   34661      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            69759780                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2330261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1252018                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9250326                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.602507                       # Inst execution rate
system.cpu1.iew.exec_refs                    12308963                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    853597                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11815054                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12385798                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             62171                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           570054                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1013597                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49988344                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11455366                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1318798                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43434762                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 63929                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3340069                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1117618                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3464470                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        82357                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9876                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5857205                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       258201                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            60                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       457520                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        794498                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30587639                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41418225                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.818940                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25049436                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.574535                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41739624                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55648660                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31600226                       # number of integer regfile writes
system.cpu1.ipc                              0.362099                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.362099                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            94664      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31812093     71.08%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 257      0.00%     71.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11986809     26.78%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             859383      1.92%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   27455163                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7028495                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109665046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               103651                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     122618193                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5159680                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.222873                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8502345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14306197                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.995379                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         120747231                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.018680                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.040464                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                46556057     38.56%     38.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39381626     32.61%     71.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22983160     19.03%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10687225      8.85%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  408707      0.34%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  547655      0.45%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  111410      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19497      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   51894      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           120747231                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2440185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2469490                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17973818                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.687807                       # Inst execution rate
system.cpu1.iew.exec_refs                    23737682                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1634187                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17731061                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24007048                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             81484                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1094288                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1973184                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97508148                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             22103495                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2646059                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84729185                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                130037                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4681684                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2207945                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4915615                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       141856                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           19277                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11205328                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       543606                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            68                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       915230                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1554260                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59498177                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81106053                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820541                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48820719                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.658396                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81735250                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108639702                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62063375                       # number of integer regfile writes
system.cpu1.ipc                              0.417232                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.417232                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144641      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62444265     71.47%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 315      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23147651     26.49%     98.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1638018      1.87%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              44753560                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total              87375244                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                     250403                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005595                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 160792     64.21%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 88753     35.44%     99.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  858      0.34%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                     413235                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004729                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 270254     65.40%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                141420     34.22%     99.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1561      0.38%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              44909299                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159591007                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41418225                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73811116                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49800290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44753560                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             188054                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23822715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            73704                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         58041                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10287122                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     69759780                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.641538                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.135455                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           45814721     65.67%     65.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12639984     18.12%     83.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5927136      8.50%     92.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2810696      4.03%     96.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1694732      2.43%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             418036      0.60%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             258549      0.37%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             160594      0.23%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35332      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       69759780                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.620801                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses              87643838                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         296045475                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81106053                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        143523417                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97242549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87375244                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             265599                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46015202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           134521                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         68340                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19596742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    120747231                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.723621                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.172223                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           74035405     61.31%     61.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24230225     20.07%     81.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11963980      9.91%     91.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5599213      4.64%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3348013      2.77%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             788470      0.65%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             449807      0.37%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             270768      0.22%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              61350      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      120747231                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.709287                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads           132765                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9264                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12385798                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1013597                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1571                       # number of misc regfile reads
system.cpu1.numCycles                        72090041                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15584132                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               20779204                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19639925                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                339117                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6935762                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8994683                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               266800                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69022152                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53179625                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40051404                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27440736                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                102704                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1117618                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9753986                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20411479                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69022152                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3732474                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             57470                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2349237                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         57455                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   114445554                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104084350                       # The number of ROB writes
system.cpu1.timesIdled                          23644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.911344                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7537493                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7777720                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1316880                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13457715                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12389                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16801                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4412                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14361852                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1961                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4003                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1128928                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5691276                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1244345                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115373                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24267960                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25974827                       # Number of instructions committed
system.cpu2.commit.committedOps              26029427                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     64911078                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.401001                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.347861                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     54838016     84.48%     84.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5705292      8.79%     93.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1423493      2.19%     95.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       715229      1.10%     96.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       335037      0.52%     97.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       169690      0.26%     97.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       171728      0.26%     97.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       308248      0.47%     98.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1244345      1.92%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     64911078                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20473                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25616396                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6495294                       # Number of loads committed
system.cpu2.commit.membars                      82130                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82130      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18715469     71.90%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            195      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6499297     24.97%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        731982      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26029427                       # Class of committed instruction
system.cpu2.commit.refs                       7231279                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25974827                       # Number of Instructions Simulated
system.cpu2.committedOps                     26029427                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.745492                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.745492                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             32824385                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               189073                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6580513                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55827563                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5716128                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28311770                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1130544                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               596272                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1011532                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads           239494                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           17514                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24007048                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1973184                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    820                       # number of misc regfile reads
system.cpu1.numCycles                       123187416                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17123318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30834111                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38726978                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                669332                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13266933                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13772905                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               434709                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            134731277                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             103796729                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           78492875                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54043893                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                172771                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2207945                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15186538                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39765897                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       134731277                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5207811                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             75418                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4408127                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         75428                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   208057720                       # The number of ROB reads
system.cpu1.rob.rob_writes                  202974390                       # The number of ROB writes
system.cpu1.timesIdled                          23032                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   14361852                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3674733                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     62997566                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                57867                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63579956                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2636992                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.201390                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4678222                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7549882                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.891553                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          68994359                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.924733                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.033365                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                30435912     44.11%     44.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20542024     29.77%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11929319     17.29%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5500812      7.97%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  206673      0.30%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  277351      0.40%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   60925      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11470      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   29873      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            68994359                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2319323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1269284                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9248718                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.610790                       # Inst execution rate
system.cpu2.iew.exec_refs                    12324876                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    844892                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11564472                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12416698                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             50210                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           562786                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1035497                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50261310                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11479984                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1349613                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43557692                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 65012                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3103261                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1130544                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3226522                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        78864                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9850                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5921404                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       299512                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            58                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       471164                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        798120                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30467063                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41533689                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.818562                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24939185                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.582408                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41878432                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55792854                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31756213                       # number of integer regfile writes
system.cpu2.ipc                              0.364233                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.364233                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83695      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31961198     71.17%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 253      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.36% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            12015964     26.76%     98.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             845841      1.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44907305                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                     239187                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005326                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 154713     64.68%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     64.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 83744     35.01%     99.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  730      0.31%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              45062797                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         159124922                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41533689                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74493248                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50104759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44907305                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             156551                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24231883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            76766                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         41178                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10522102                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     68994359                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.650884                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.135496                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           44943720     65.14%     65.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12607072     18.27%     83.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6041449      8.76%     92.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2862243      4.15%     96.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1707149      2.47%     98.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             409874      0.59%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             241595      0.35%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             146986      0.21%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              34271      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       68994359                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.629715                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads           133447                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           11839                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12416698                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1035497                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1565                       # number of misc regfile reads
system.cpu2.numCycles                        71313682                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16361513                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               20181621                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19562964                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                325550                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7047670                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               9036204                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               257645                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69462309                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53482667                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40338666                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27702960                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 61615                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1130544                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9731725                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20775702                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69462309                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3199839                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             44720                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2324099                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         44721                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   113954539                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104685214                       # The number of ROB writes
system.cpu2.timesIdled                          23531                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.088258                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7426476                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7649201                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1309725                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13277676                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13164                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17298                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4134                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14179541                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1879                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3892                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1110960                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5641641                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1245027                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98230                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23973523                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25749683                       # Number of instructions committed
system.cpu3.commit.committedOps              25795731                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     63639830                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.405339                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.355175                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     53675412     84.34%     84.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5626111      8.84%     93.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1407098      2.21%     95.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       731793      1.15%     96.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       327617      0.51%     97.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       164503      0.26%     97.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       169037      0.27%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293232      0.46%     98.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1245027      1.96%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     63639830                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20429                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25397486                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6388018                       # Number of loads committed
system.cpu3.commit.membars                      69393                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69393      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18607395     72.13%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            231      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6391910     24.78%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        726448      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25795731                       # Class of committed instruction
system.cpu3.commit.refs                       7118358                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25749683                       # Number of Instructions Simulated
system.cpu3.committedOps                     25795731                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.720926                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.720926                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             31815823                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               199956                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6484928                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55199787                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5696878                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28047586                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1112481                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               625347                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               997288                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   14179541                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3596988                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     61735044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                56566                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62900003                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2622492                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.202383                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4623703                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7439640                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.897764                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          67670056                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.933005                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.036768                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29571900     43.70%     43.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20292672     29.99%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11736876     17.34%     91.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5463546      8.07%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  216994      0.32%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  278787      0.41%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   73888      0.11%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    8966      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26427      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            67670056                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2392929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1247069                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9141900                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.614752                       # Inst execution rate
system.cpu3.iew.exec_refs                    12087598                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    822272                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11754055                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12221667                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             46504                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           547793                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1003507                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49733581                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11265326                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1326792                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43071363                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 66742                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2822995                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1112481                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2948115                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        73863                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9632                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5833649                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       273167                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            53                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       458765                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        788304                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30179279                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41105157                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817982                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24686118                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.586689                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41434588                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55149349                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31450006                       # number of integer regfile writes
system.cpu3.ipc                              0.367522                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.367522                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            70870      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31711285     71.42%     71.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 267      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11793926     26.56%     98.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             821453      1.85%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44398155                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                     240203                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005410                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 158595     66.03%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     66.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 80677     33.59%     99.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  931      0.39%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44567488                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156779672                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41105157                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73671482                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49595235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44398155                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             138346                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23937850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            73103                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         40116                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10389775                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     67670056                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.656098                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.139674                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           43935431     64.93%     64.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12389740     18.31%     83.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5999421      8.87%     92.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2837058      4.19%     96.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1685055      2.49%     98.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             398495      0.59%     99.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             242727      0.36%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             147690      0.22%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34439      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       67670056                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.633689                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads           110636                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            8769                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12221667                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1003507                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1477                       # number of misc regfile reads
system.cpu3.numCycles                        70062985                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17612178                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               20205458                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19392932                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                319759                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7003382                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8576079                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               258891                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68665284                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52916289                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39980974                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27451745                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 95844                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1112481                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9304900                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20588042                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68665284                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2592090                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             41541                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2236121                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         41524                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   112154554                       # The number of ROB reads
system.cpu3.rob.rob_writes                  103575905                       # The number of ROB writes
system.cpu3.timesIdled                          23277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1377746                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                22559                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1523891                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                215                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5894357                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3148076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6068640                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       732768                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       217838                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2539737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1923141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5543110                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2140979                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3002260                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       381965                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2539893                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13445                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21505                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109309                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108873                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3002261                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           255                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9179773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9179773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    223558656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               223558656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30696                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3146776                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3146776    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2347059                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                17605                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2513228                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4264592                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3794401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7452917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       291668                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       106745                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2708707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1827081                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5418798                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1933826                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3667807                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       371111                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3287937                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22870                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10243                       # Transaction distribution
system.membus.trans_dist::ReadExReq             92744                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92610                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3667806                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           204                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11213334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11213334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    264417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               264417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30012                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3793867                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3793867    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total             3146776                       # Request fanout histogram
system.membus.respLayer1.occupancy        16143725977                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             36.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8181831216                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1672                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          837                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9826734.169654                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14591785.905509                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          837    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    141498000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            837                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    35656423000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8224976500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3649998                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3649998                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3649998                       # number of overall hits
system.cpu2.icache.overall_hits::total        3649998                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24735                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24735                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24735                       # number of overall misses
system.cpu2.icache.overall_misses::total        24735                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1807620498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1807620498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1807620498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1807620498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3674733                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3674733                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3674733                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3674733                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006731                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006731                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006731                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006731                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73079.462220                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73079.462220                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73079.462220                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73079.462220                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4595                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    68.582090                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23117                       # number of writebacks
system.cpu2.icache.writebacks::total            23117                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1618                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1618                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1618                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1618                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23117                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23117                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23117                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23117                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1671091498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1671091498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1671091498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1671091498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006291                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006291                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006291                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006291                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 72288.424017                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72288.424017                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 72288.424017                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72288.424017                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23117                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3649998                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3649998                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24735                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24735                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1807620498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1807620498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3674733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3674733                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006731                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006731                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73079.462220                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73079.462220                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1618                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1618                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23117                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23117                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1671091498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1671091498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 72288.424017                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72288.424017                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3754784                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23149                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           162.200700                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7372583                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7372583                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8667513                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8667513                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8667513                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8667513                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3066968                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3066968                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3066968                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3066968                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 239467612143                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 239467612143                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 239467612143                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 239467612143                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11734481                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11734481                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11734481                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11734481                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.261364                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.261364                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.261364                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.261364                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 78079.592661                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 78079.592661                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 78079.592661                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 78079.592661                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4342735                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       357739                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            81911                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4738                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.017727                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    75.504221                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       618371                       # number of writebacks
system.cpu2.dcache.writebacks::total           618371                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2435652                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2435652                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2435652                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2435652                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       631316                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       631316                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       631316                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       631316                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54606153889                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54606153889                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54606153889                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54606153889                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053800                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053800                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053800                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053800                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 86495.754723                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86495.754723                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 86495.754723                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86495.754723                       # average overall mshr miss latency
system.cpu2.dcache.replacements                618370                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8130635                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8130635                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2899539                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2899539                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 226825324000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 226825324000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11030174                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11030174                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.262873                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.262873                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 78228.064530                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78228.064530                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2297474                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2297474                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       602065                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       602065                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  51882354500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51882354500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054583                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 86174.008620                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86174.008620                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       536878                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        536878                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       167429                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       167429                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  12642288143                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  12642288143                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       704307                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       704307                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.237722                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.237722                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75508.353648                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75508.353648                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       138178                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       138178                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29251                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29251                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2723799389                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2723799389                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041532                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041532                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 93118.163106                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 93118.163106                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27175                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27175                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1556                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1556                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     39538000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     39538000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.054158                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.054158                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25410.025707                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25410.025707                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          459                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          459                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1097                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1097                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16214500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16214500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.038182                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.038182                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14780.765725                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14780.765725                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21768                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21768                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5649                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5649                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     43571500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     43571500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27417                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27417                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.206040                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.206040                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7713.135068                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7713.135068                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5509                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5509                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     38218500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     38218500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.200934                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.200934                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6937.465965                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6937.465965                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3760000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3760000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3604000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3604000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1069                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1069                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2934                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2934                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     59832000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     59832000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4003                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4003                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.732950                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.732950                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 20392.638037                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 20392.638037                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2934                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2934                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     56898000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     56898000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.732950                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.732950                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 19392.638037                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 19392.638037                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.865301                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9362228                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           631962                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.814543                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.865301                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.964541                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.964541                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24221199                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24221199                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1498                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          750                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11800375.333333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   18590574.340021                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          750    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        62500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    243651000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            750                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    35031118000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8850281500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3572110                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3572110                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3572110                       # number of overall hits
system.cpu3.icache.overall_hits::total        3572110                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24878                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24878                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24878                       # number of overall misses
system.cpu3.icache.overall_misses::total        24878                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1860120999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1860120999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1860120999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1860120999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3596988                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3596988                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3596988                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3596988                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006916                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006916                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006916                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006916                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 74769.716175                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 74769.716175                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 74769.716175                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 74769.716175                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4246                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    71.966102                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23427                       # number of writebacks
system.cpu3.icache.writebacks::total            23427                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1451                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1451                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1451                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1451                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23427                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23427                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23427                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23427                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1735702500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1735702500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1735702500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1735702500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006513                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006513                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006513                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006513                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 74089.832245                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 74089.832245                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 74089.832245                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 74089.832245                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23427                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3572110                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3572110                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24878                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24878                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1860120999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1860120999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3596988                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3596988                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006916                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006916                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 74769.716175                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 74769.716175                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1451                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1451                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23427                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23427                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1735702500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1735702500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006513                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006513                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 74089.832245                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 74089.832245                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3665086                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23459                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           156.233684                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7217403                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7217403                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8520994                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8520994                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8520994                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8520994                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3023672                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3023672                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3023672                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3023672                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 236975456035                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 236975456035                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 236975456035                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 236975456035                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11544666                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11544666                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11544666                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11544666                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.261911                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.261911                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.261911                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.261911                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 78373.400301                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 78373.400301                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 78373.400301                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 78373.400301                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3998647                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       388564                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            76377                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4919                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.354073                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.992478                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       605076                       # number of writebacks
system.cpu3.dcache.writebacks::total           605076                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2406215                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2406215                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2406215                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2406215                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       617457                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       617457                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       617457                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       617457                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  53335150905                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  53335150905                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  53335150905                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  53335150905                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053484                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053484                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053484                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053484                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 86378.729053                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86378.729053                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 86378.729053                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86378.729053                       # average overall mshr miss latency
system.cpu3.dcache.replacements                605076                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7983926                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7983926                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2857760                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2857760                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 224154786500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 224154786500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10841686                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10841686                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.263590                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.263590                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 78437.232833                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78437.232833                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2269692                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2269692                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       588068                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       588068                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  50602349500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50602349500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054241                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054241                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 86048.466334                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86048.466334                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       537068                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        537068                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       165912                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       165912                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  12820669535                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  12820669535                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       702980                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       702980                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.236012                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.236012                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 77273.913490                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77273.913490                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       136523                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       136523                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29389                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29389                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2732801405                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2732801405                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041806                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041806                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 92987.219878                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 92987.219878                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23020                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23020                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1530                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1530                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     44397000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     44397000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.062322                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.062322                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29017.647059                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29017.647059                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          484                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          484                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1046                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1046                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17584000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17584000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.042607                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.042607                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16810.707457                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16810.707457                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17927                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17927                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5312                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5312                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     39010500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     39010500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23239                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23239                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.228581                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.228581                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7343.844127                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7343.844127                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5185                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5185                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     33947500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     33947500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.223116                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.223116                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6547.251688                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6547.251688                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3029500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3029500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2907500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2907500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1144                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1144                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2748                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2748                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     64113000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     64113000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3892                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3892                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.706064                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.706064                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 23330.786026                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 23330.786026                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2748                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2748                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     61365000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     61365000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.706064                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.706064                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 22330.786026                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 22330.786026                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.636499                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9192585                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           618000                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.874733                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.636499                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.957391                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.957391                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23810669                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23810669                       # Number of data accesses
system.cpu0.numPwrStateTransitions                502                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          251                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6676302.788845                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14188544.559959                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          251    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    139323500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            251                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    42205647500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1675752000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3624576                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3624576                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3624576                       # number of overall hits
system.cpu0.icache.overall_hits::total        3624576                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117876                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117876                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117876                       # number of overall misses
system.cpu0.icache.overall_misses::total       117876                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8932566980                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8932566980                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8932566980                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8932566980                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3742452                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3742452                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3742452                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3742452                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031497                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031497                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031497                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031497                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75779.352710                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75779.352710                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75779.352710                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75779.352710                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        33394                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              479                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.716075                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109565                       # number of writebacks
system.cpu0.icache.writebacks::total           109565                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8310                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8310                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8310                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8310                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109566                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109566                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109566                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109566                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8304394480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8304394480                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8304394480                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8304394480                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029277                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029277                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029277                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029277                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75793.535221                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75793.535221                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75793.535221                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75793.535221                       # average overall mshr miss latency
system.cpu0.icache.replacements                109565                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3624576                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3624576                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117876                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117876                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8932566980                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8932566980                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3742452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3742452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031497                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031497                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75779.352710                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75779.352710                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8310                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8310                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109566                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109566                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8304394480                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8304394480                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029277                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029277                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75793.535221                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75793.535221                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3735571                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109597                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.084610                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7594469                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7594469                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8838023                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8838023                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8838023                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8838023                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3307592                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3307592                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3307592                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3307592                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 254504798183                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 254504798183                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 254504798183                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 254504798183                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12145615                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12145615                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12145615                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12145615                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.272328                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.272328                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.272328                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.272328                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76945.644500                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76945.644500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76945.644500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76945.644500                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5451132                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       341386                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           103361                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4350                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.738770                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.479540                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       693213                       # number of writebacks
system.cpu0.dcache.writebacks::total           693213                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2602462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2602462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2602462                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2602462                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       705130                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       705130                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       705130                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       705130                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59954536357                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59954536357                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59954536357                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59954536357                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058056                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058056                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058056                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058056                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85026.216949                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85026.216949                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85026.216949                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85026.216949                       # average overall mshr miss latency
system.cpu0.dcache.replacements                693211                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8139789                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8139789                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2981529                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2981529                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 230941025000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 230941025000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11121318                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11121318                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.268091                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.268091                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77457.245930                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77457.245930                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2335632                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2335632                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       645897                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       645897                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  55207554500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  55207554500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058077                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058077                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85474.238927                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85474.238927                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       698234                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        698234                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       326063                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       326063                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23563773183                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23563773183                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1024297                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1024297                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.318329                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.318329                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72267.547017                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72267.547017                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       266830                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       266830                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59233                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59233                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4746981857                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4746981857                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057828                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057828                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80140.831243                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80140.831243                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2671                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2671                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66302000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66302000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.075435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24822.912767                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24822.912767                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1998                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1998                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          673                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          673                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      7149000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7149000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10622.585438                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10622.585438                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27282                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27282                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6861                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6861                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     61941000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     61941000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34143                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34143                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.200949                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.200949                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9027.984259                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9027.984259                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6695                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6695                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     55306000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     55306000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.196087                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.196087                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8260.791636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8260.791636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1129500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1129500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1069500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1069500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2038                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2038                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2284                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2284                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     56457998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     56457998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4322                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4322                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.528459                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.528459                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24718.913310                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24718.913310                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2283                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2283                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     54173998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     54173998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.528228                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.528228                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23729.302672                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23729.302672                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.730542                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9616235                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           704173                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.656069                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.730542                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991579                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991579                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25143117                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25143117                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               13891                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              157474                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              140804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5815                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              140127                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              138531                       # number of demand (read+write) hits
system.l2.demand_hits::total                   608001                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              13891                       # number of overall hits
system.l2.overall_hits::.cpu0.data             157474                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5901                       # number of overall hits
system.l2.overall_hits::.cpu1.data             140804                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5815                       # number of overall hits
system.l2.overall_hits::.cpu2.data             140127                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5458                       # number of overall hits
system.l2.overall_hits::.cpu3.data             138531                       # number of overall hits
system.l2.overall_hits::total                  608001                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95674                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            532651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17349                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            486769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17302                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            478877                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             17969                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            467343                       # number of demand (read+write) misses
system.l2.demand_misses::total                2113934                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95674                       # number of overall misses
system.l2.overall_misses::.cpu0.data           532651                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17349                       # number of overall misses
system.l2.overall_misses::.cpu1.data           486769                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17302                       # number of overall misses
system.l2.overall_misses::.cpu2.data           478877                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            17969                       # number of overall misses
system.l2.overall_misses::.cpu3.data           467343                       # number of overall misses
system.l2.overall_misses::total               2113934                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7971164458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56691321088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1565721488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52807179160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1559145484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51687248198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1627745479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50471784186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     224381309541                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7971164458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56691321088                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1565721488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52807179160                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1559145484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51687248198                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1627745479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50471784186                       # number of overall miss cycles
system.l2.overall_miss_latency::total    224381309541                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109565                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          690125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          627573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          619004                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          605874                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2721935                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109565                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         690125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         627573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         619004                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         605874                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2721935                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.873217                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.771818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.746194                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.775637                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.748454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.773625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.767021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.771353                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.776629                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.873217                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.771818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.746194                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.775637                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.748454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.773625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.767021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.771353                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.776629                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83315.889981                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106432.393984                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90248.515073                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108485.090793                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90113.598659                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 107934.288341                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90586.314152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107997.304305                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106143.952243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83315.889981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106432.393984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90248.515073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108485.090793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90113.598659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 107934.288341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90586.314152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107997.304305                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106143.952243                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             466153                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     18741                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.873433                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    966716                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              381958                       # number of writebacks
system.l2.writebacks::total                    381958                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          14970                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4883                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11603                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5005                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          11615                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4927                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          11172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               64600                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           425                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         14970                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4883                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11603                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5005                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         11615                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4927                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         11172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              64600                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        95249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       517681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       475166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       467262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        13042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       456171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2049334                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        95249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       517681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       475166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       467262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        13042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       456171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1138261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3187595                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6987509461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50553005676                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1035517491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47299453765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1019424489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46251104790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1086732985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  45184715287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 199417463944                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6987509461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50553005676                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1035517491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47299453765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1019424489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46251104790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1086732985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  45184715287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  96317479891                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 295734943835                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.869338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.750126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.536172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.757149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.531946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.754861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.556708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.752914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.752896                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.869338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.750126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.536172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.757149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.531946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.754861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.556708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.752914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.171077                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73360.449569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97652.812593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83067.342451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99543.009738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82900.259332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 98983.235936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83325.639089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 99052.143356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97308.425051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73360.449569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97652.812593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83067.342451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99543.009738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82900.259332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 98983.235936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83325.639089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 99052.143356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84618.097160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92776.825110                       # average overall mshr miss latency
system.l2.replacements                        4965370                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       448594                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           448594                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            7                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              7                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       448601                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       448601                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000016                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000016                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000016                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000016                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1826654                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1826654                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1826660                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1826660                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1138261                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1138261                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  96317479891                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  96317479891                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84618.097160                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84618.097160                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             198                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             213                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             290                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             184                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  885                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           573                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           369                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           374                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           335                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1651                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       322500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       290500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       389000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          771                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          582                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          664                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          519                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2536                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.743191                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.634021                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.563253                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.645472                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.651025                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5445.026178                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   873.983740                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   776.737968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1161.194030                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2496.668686                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          572                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          369                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          373                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          334                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1648                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11500498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      7435499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7596998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6755500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     33288495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.741894                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.634021                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.561747                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.643545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.649842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20105.765734                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20150.403794                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20367.286863                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20226.047904                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20199.329490                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           263                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           250                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           220                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           190                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                923                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1114                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          681                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          671                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          565                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3031                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6279999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4250498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4004000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2749500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     17283997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1377                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          931                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          891                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          755                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3954                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.809005                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.731472                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.753086                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.748344                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.766566                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5637.342011                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6241.553598                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5967.213115                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4866.371681                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5702.407456                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           20                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            54                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1102                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          661                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          661                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          553                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2977                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     22536998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14125499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13490499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11414000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     61566996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800290                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.709989                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.741863                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.732450                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.752908                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20450.996370                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21369.892587                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20409.226929                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20640.144665                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20680.885455                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            10613                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3548                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3767                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21325                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          44556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23555                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          23325                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          23595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              115031                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4511999420                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2694637934                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2641922942                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2657947938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12506508234                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        26952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.807627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.873961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.867972                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.862327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.843608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101265.809767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114397.704691                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 113265.720986                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112648.778894                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108722.937591                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         4468                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          571                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          526                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          728                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6293                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        22984                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        22799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        22867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108738                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3780923948                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2417865447                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2369599453                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2370921450                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10939310298                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.726640                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.852775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.848398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.835721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.797457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94315.604370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105197.765707                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 103934.359095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 103683.100101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100602.460023                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         13891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              31065                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95674                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        17969                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           148294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7971164458                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1565721488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1559145484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1627745479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12723776909                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109565                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.873217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.746194                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.748454                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.767021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.826800                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83315.889981                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90248.515073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90113.598659                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90586.314152                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85801.023029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          425                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4883                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5005                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4927                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         15240                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        95249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12466                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        13042                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       133054                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6987509461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1035517491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1019424489                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1086732985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10129184426                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.869338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.536172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.531946                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.556708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.741831                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73360.449569                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83067.342451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82900.259332                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83325.639089                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76128.372135                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       146861                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       137407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       136579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       134764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            555611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       488095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       463214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       455552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       443748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1850609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52179321668                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  50112541226                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  49045325256                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47813836248                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 199151024398                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       634956                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       600621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       592131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       578512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2406220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.768707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.771225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.769343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.767051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.769094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106904.028249                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108184.427124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 107661.310358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 107749.975770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107613.777085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        10502                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11032                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        11089                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        10444                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43067                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       477593                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       452182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       444463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       433304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1807542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46772081728                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44881588318                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43881505337                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42813793837                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 178348969220                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.752167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.752857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.750616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.748997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.751196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97932.929771                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99255.583632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 98729.265061                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 98807.751225                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98669.336159                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          216                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               225                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          232                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             343                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5233999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       410998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       574496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1122498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7341991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          448                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           568                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.517857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.937500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.897436                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.938776                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.603873                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22560.340517                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13699.933333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 16414.171429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 24402.130435                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21405.221574                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           65                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           89                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          167                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           35                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          254                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3224998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       517999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       517499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       693499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4953995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.372768                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.812500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.447183                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19311.365269                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19923.038462                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19903.807692                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19814.257143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19503.917323                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999640                       # Cycle average of tags in use
system.l2.tags.total_refs                     5997368                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4965747                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.207747                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.562856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.638439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.544540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.792184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.708302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.809031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.646518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.874220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        3.542376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.881173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.399420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.071008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.012378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.012641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.056977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.013660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.055350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.295018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45000523                       # Number of tag accesses
system.l2.tags.data_accesses                 45000523                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6095936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33142912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        797824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30418816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        787008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      29912448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        834688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29201216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     67921664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          199112512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6095936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       797824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       787008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       834688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8515456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24445760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24445760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          95249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         517858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         475294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         467382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          13042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         456269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1061276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3111133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       381965                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             381965                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        138918450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        755283842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         18181371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        693205238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         17934888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        681665770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         19021453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        665457719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1547846349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4537515081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    138918450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     18181371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     17934888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     19021453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        194056163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      557087064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            557087064                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      557087064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       138918450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       755283842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        18181371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       693205238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        17934888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       681665770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        19021453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       665457719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1547846349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5094602145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    371422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     95250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    508734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    469777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    461772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     13042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    451349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1054959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000271839750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23014                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23014                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4926760                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             350633                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3111134                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     381971                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3111134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   381971                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31488                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10549                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            133335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            132338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            193445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            189751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            193401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            170333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            176172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            140893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           161990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           135012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           226179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           391029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           464745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27098                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 119339442208                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15398230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            177082804708                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38751.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57501.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2466290                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  335389                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.30                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total             3793867                       # Request fanout histogram
system.membus.respLayer1.occupancy        19437683067                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9605485043                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    70200044500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    70200044500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                260                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11585461.538462                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   21365208.841832                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          130    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        46000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     71945500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    68693934500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1506110000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7116523                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7116523                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7116523                       # number of overall hits
system.cpu0.icache.overall_hits::total        7116523                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116933                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116933                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116933                       # number of overall misses
system.cpu0.icache.overall_misses::total       116933                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8810227981                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8810227981                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8810227981                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8810227981                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7233456                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7233456                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7233456                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7233456                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016166                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016166                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016166                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016166                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75344.239701                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75344.239701                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75344.239701                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75344.239701                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27988                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              368                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    76.054348                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108571                       # number of writebacks
system.cpu0.icache.writebacks::total           108571                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8358                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8358                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8358                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8358                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108575                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108575                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8194566981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8194566981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8194566981                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8194566981                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015010                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75473.792134                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75473.792134                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75473.792134                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75473.792134                       # average overall mshr miss latency
system.cpu0.icache.replacements                108571                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7116523                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7116523                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116933                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116933                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8810227981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8810227981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7233456                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7233456                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016166                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016166                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75344.239701                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75344.239701                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8358                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8358                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8194566981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8194566981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75473.792134                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75473.792134                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999988                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7226564                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108607                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.538658                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999988                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14575487                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14575487                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17420613                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17420613                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17420613                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17420613                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5990798                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5990798                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5990798                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5990798                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 385567035546                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 385567035546                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 385567035546                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 385567035546                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23411411                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23411411                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23411411                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23411411                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.255892                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.255892                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.255892                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.255892                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64359.879192                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64359.879192                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64359.879192                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64359.879192                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8183499                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       285599                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           181323                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5155                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.132162                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.402328                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1319204                       # number of writebacks
system.cpu0.dcache.writebacks::total          1319204                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4642020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4642020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4642020                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4642020                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1348778                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1348778                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1348778                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1348778                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  95198540965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  95198540965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  95198540965                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  95198540965                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057612                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057612                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057612                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057612                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70581.326923                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70581.326923                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70581.326923                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70581.326923                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1319196                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16230090                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16230090                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5485937                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5485937                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 352085855000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 352085855000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21716027                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21716027                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.252622                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.252622                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64179.711688                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64179.711688                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4229510                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4229510                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1256427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1256427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  89194163500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  89194163500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057857                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057857                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70990.326935                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70990.326935                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1190523                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1190523                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       504861                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       504861                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33481180546                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33481180546                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1695384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1695384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.297786                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.297786                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66317.621179                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66317.621179                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       412510                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       412510                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92351                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92351                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6004377465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6004377465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054472                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054472                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65016.918766                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65016.918766                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60862                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60862                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1472                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1472                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     41700000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     41700000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023615                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023615                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28328.804348                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28328.804348                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1015                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1015                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          457                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          457                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4645000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4645000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007331                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007331                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10164.113786                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10164.113786                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55846                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55846                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5690                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5690                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     41747000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     41747000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61536                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61536                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.092466                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.092466                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7336.906854                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7336.906854                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5598                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5598                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     36180000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     36180000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090971                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090971                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6463.022508                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6463.022508                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       741500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       741500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       710500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       710500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2215                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2215                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2870                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2870                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    119877000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    119877000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5085                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5085                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.564405                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.564405                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 41768.989547                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 41768.989547                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2870                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2870                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    117007000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    117007000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.564405                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.564405                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 40768.989547                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 40768.989547                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.869109                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18899476                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1339923                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.104897                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.869109                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995910                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995910                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48420623                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48420623                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              380956                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              352969                       # number of demand (read+write) hits
system.l2.demand_hits::total                   748741                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11678                       # number of overall hits
system.l2.overall_hits::.cpu0.data             380956                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3138                       # number of overall hits
system.l2.overall_hits::.cpu1.data             352969                       # number of overall hits
system.l2.overall_hits::total                  748741                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             96892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            935930                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19445                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            867760                       # number of demand (read+write) misses
system.l2.demand_misses::total                1920027                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            96892                       # number of overall misses
system.l2.overall_misses::.cpu0.data           935930                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19445                       # number of overall misses
system.l2.overall_misses::.cpu1.data           867760                       # number of overall misses
system.l2.overall_misses::total               1920027                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7892336999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  88220783992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1652422500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82193845989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     179959389480                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7892336999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  88220783992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1652422500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82193845989                       # number of overall miss cycles
system.l2.overall_miss_latency::total    179959389480                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1316886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1220729                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2668768                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1316886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1220729                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2668768                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.892438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.710715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.861046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.710854                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719443                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.892438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.710715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.861046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.710854                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719443                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81454.991114                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94260.023711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84979.300591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94719.560695                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93727.530644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81454.991114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94260.023711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84979.300591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94719.560695                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93727.530644                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7835                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       172                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      45.552326                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1665399                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              371108                       # number of writebacks
system.l2.writebacks::total                    371108                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          33898                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          26808                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               61247                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         33898                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         26808                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              61247                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        96701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       902032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        19095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       840952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1858780                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        96701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       902032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        19095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       840952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1951374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3810154                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6914061505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  77437110002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1443821503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  72472390511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 158267383521                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6914061505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  77437110002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1443821503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  72472390511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 146032397115                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 304299780636                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.890679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.684973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.845548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.688893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.696494                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.890679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.684973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.845548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.688893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.427683                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71499.379582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85847.408963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75612.542708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86178.985853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85145.839487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71499.379582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85847.408963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75612.542708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86178.985853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74835.678407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79865.480670                       # average overall mshr miss latency
system.l2.replacements                        5533884                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       444430                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           444430                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       444433                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       444433                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1979551                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1979551                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1979553                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1979553                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1951374                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1951374                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 146032397115                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 146032397115                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74835.678407                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74835.678407                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1075                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1174                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2249                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1045                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1145                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2190                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1427000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1304000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2731000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2120                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2319                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4439                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.492925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.493747                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.493354                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1365.550239                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1138.864629                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1247.031963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1042                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2184                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     20959495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     22961992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     43921487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.491509                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.492454                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.492003                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20114.678503                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20106.823117                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20110.570971                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           248                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           168                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                416                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          582                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          371                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              953                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3390000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2013000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5403000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          830                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          539                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1369                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.701205                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.688312                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.696129                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5824.742268                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5425.876011                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5669.464848                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          574                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          363                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          937                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11791500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7373500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.691566                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.673469                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.684441                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20542.682927                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20312.672176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20453.575240                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            19494                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            11890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31384                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          59324                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          41721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101045                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5618894499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4134226500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9753120999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        78818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.752671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.778217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.763013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94715.368131                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99092.219745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96522.549349                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6788                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1721                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             8509                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        52536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        40000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4631876500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3621968500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8253845000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.666548                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.746116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.698759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88165.762525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90549.212500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89196.042621                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14816                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        96892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19445                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           116337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7892336999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1652422500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9544759499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         131153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.892438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.861046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.887033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81454.991114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84979.300591                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82044.057342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          191                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          350                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           541                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        96701                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        19095                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       115796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6914061505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1443821503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8357883008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.890679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.845548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71499.379582                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75612.542708                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72177.648693                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       361462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       341079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            702541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       876606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       826039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1702645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  82601889493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  78059619489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 160661508982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1238068                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1167118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2405186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.708044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.707760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.707906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94229.208439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94498.709491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94359.956997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27110                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        25087                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        52197                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       849496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       800952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1650448                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  72805233502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  68850422011                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 141655655513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.686146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.686265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.686204                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85704.033335                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85960.734240                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85828.608664                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          218                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               222                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          270                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             294                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6113500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       545000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6658500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          488                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           516                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.553279                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.569767                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22642.592593                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22708.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22647.959184                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           84                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           91                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          186                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          203                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3627499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       341000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3968499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.381148                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.607143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.393411                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19502.682796                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20058.823529                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19549.256158                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999710                       # Cycle average of tags in use
system.l2.tags.total_refs                     6936613                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5534260                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.253395                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.397540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.187995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.984683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.394798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.397038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.637656                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.349962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.018562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.093511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.084329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.447463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46327204                       # Number of tag accesses
system.l2.tags.data_accesses                 46327204                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6188928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57750080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1222080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53840704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    121664832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          240666624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6188928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1222080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7411008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23751104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23751104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          96702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         902345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          19095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         841261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1901013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3760416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       371111                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371111                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         88161312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        822650191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17408536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        766961109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1733116166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3428297314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     88161312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17408536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105569848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      338334600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            338334600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      338334600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        88161312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       822650191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17408536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       766961109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1733116166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3766631914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    361454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     96702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    890128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     19095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    832712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1888677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000361005750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21983                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21983                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6755820                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             341345                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3760416                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371113                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3760416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   371113                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  33102                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9659                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            157612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            170527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            166755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            172218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            253143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            257788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            235694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            185277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            188498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            183206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           232926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           300267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           458676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           454395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           155134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           155198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15615                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  97765294230                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18636570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            167652431730                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26229.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44979.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3213115                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  326950                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.45                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6               3111134                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6               3760416                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6               381971                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  275140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  331502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  343184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  331119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  315038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  284269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  247587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  209429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  172758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  141122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 122592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 118039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  74736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  42907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  29644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  19373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    920                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6               371113                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  651296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  610892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  526842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  468055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  429025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  313836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  224452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  162060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  117403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   81787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  54321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  37214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     17                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       649401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    340.115128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.954867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.321049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       231642     35.67%     35.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       142517     21.95%     57.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59712      9.19%     66.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51400      7.91%     74.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24235      3.73%     78.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16311      2.51%     80.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12470      1.92%     82.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9770      1.50%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       101344     15.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       649401                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     133.815591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.548769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    140.710426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         19911     86.52%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2715     11.80%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          256      1.11%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           73      0.32%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           37      0.16%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            9      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23014                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.139263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.128017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.644214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21707     94.32%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              257      1.12%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              586      2.55%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              242      1.05%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              130      0.56%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               49      0.21%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               22      0.10%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23014                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              197097344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2015232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23771456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               199112576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24446144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4491.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       541.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4537.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    557.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    35.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43881371000                       # Total gap between requests
system.mem_ctrls.avgGap                      12562.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6096000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     32558976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       797824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30065728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       787008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     29553408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       834688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28886336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     67517376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23771456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 138919908.422701954842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 741976700.173384428024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 18181370.901810001582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 685158822.247681498528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 17934888.334634814411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 673483716.033259153366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 19021453.497626025230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 658282013.088484048843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1538633151.387981653214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 541720552.919010639191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        95250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       517858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       475294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       467382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        13042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       456269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1061276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       381971                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3046950672                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  29076686867                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    513172347                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27559764457                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    504139610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26842026055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    541092586                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26235882359                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  62763089755                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1103087680363                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31988.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56147.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41165.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57984.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40996.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     57430.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41488.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     57500.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59139.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2887883.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2829689100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1504023015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12999776580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          968685840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3464111040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19791192870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        184189920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41741668365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        951.238311                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    314137993                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1465360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42101901507                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1806998340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            960453780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8988895860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          970173540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3464111040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19271664090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        621687840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        36083984490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        822.307057                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1453328248                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1465360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40962711252                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1712                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          857                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9144465.577596                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12455714.405826                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          857    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     64009000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            857                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    36044592500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7836807000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3536222                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3536222                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3536222                       # number of overall hits
system.cpu1.icache.overall_hits::total        3536222                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24814                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24814                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24814                       # number of overall misses
system.cpu1.icache.overall_misses::total        24814                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1811073998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1811073998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1811073998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1811073998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3561036                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3561036                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3561036                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3561036                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006968                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006968                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006968                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006968                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72985.975578                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72985.975578                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72985.975578                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72985.975578                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3553                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    54.661538                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23250                       # number of writebacks
system.cpu1.icache.writebacks::total            23250                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1564                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1564                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23250                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23250                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23250                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23250                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1679389998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1679389998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1679389998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1679389998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006529                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006529                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006529                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006529                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72231.827871                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72231.827871                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72231.827871                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72231.827871                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23250                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3536222                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3536222                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24814                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24814                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1811073998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1811073998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3561036                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3561036                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006968                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006968                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72985.975578                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72985.975578                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1564                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1564                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23250                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23250                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1679389998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1679389998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006529                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006529                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72231.827871                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72231.827871                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3639054                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23282                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.303324                       # Average number of references to valid blocks.
=======
system.mem_ctrls.wrQLenPdf::15                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       548699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    476.912143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.378381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.994945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       131296     23.93%     23.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        87474     15.94%     39.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62794     11.44%     51.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49582      9.04%     60.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23691      4.32%     64.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16807      3.06%     67.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13274      2.42%     70.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10670      1.94%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153111     27.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       548699                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.550971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    111.980433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    181.649989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17112     77.84%     77.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4146     18.86%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          469      2.13%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          122      0.55%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           64      0.29%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           31      0.14%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           18      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21983                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.442296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.408906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.112304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18160     82.61%     82.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              638      2.90%     85.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1724      7.84%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              770      3.50%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              386      1.76%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              160      0.73%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               81      0.37%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.16%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21983                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              238548096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2118528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23132864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               240666624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23751232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3398.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       329.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3428.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    338.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    26.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   70199982000                       # Total gap between requests
system.mem_ctrls.avgGap                      16991.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6188928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56968192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1222080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     53293568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    120875328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23132864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 88161311.635635778308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 811512192.132584691048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17408535.973221499473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 759167154.089197158813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1721869677.732184171677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 329527768.319292128086                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        96702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       902345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        19095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       841261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1901013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       371113                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2916075709                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40152069274                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    651982640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  37692972730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  86239331377                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1730276524661                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30155.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44497.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34144.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44805.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45364.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4662398.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2389108260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1269841155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15196062000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          960741000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5541594240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30953753670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        890497920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57201598245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        814.837065                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1994817009                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2344160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65861067491                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1528609740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            812471550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11416959960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          926033220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5541594240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29490005640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2123127840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51838802190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        738.444008                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5154180987                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2344160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62701703513                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                988                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          495                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17387037.373737                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21228728.055285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          495    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    224981500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            495                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61593461000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8606583500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7004585                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7004585                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7004585                       # number of overall hits
system.cpu1.icache.overall_hits::total        7004585                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23910                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23910                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23910                       # number of overall misses
system.cpu1.icache.overall_misses::total        23910                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1833797500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1833797500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1833797500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1833797500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7028495                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7028495                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7028495                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7028495                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003402                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003402                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003402                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003402                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76695.838561                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76695.838561                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76695.838561                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76695.838561                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          630                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           90                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22583                       # number of writebacks
system.cpu1.icache.writebacks::total            22583                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1327                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1327                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1327                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1327                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22583                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22583                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22583                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22583                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1724173500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1724173500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1724173500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1724173500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003213                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003213                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003213                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003213                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76348.292964                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76348.292964                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76348.292964                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76348.292964                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22583                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7004585                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7004585                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23910                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23910                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1833797500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1833797500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7028495                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7028495                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003402                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003402                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76695.838561                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76695.838561                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1327                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1327                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22583                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22583                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1724173500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1724173500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76348.292964                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76348.292964                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7116430                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22615                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           314.677426                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
<<<<<<< HEAD
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7145322                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7145322                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8610055                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8610055                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8610055                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8610055                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3101814                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3101814                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3101814                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3101814                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 244061545153                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 244061545153                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 244061545153                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 244061545153                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11711869                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11711869                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11711869                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11711869                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.264844                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.264844                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.264844                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.264844                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78683.488163                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78683.488163                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78683.488163                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78683.488163                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4627742                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       312187                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            86000                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4324                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.810953                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.198659                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       626928                       # number of writebacks
system.cpu1.dcache.writebacks::total           626928                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2462971                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2462971                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2462971                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2462971                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       638843                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       638843                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       638843                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       638843                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55739878416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55739878416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55739878416                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55739878416                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054547                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054547                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054547                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054547                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87251.294005                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87251.294005                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87251.294005                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87251.294005                       # average overall mshr miss latency
system.cpu1.dcache.replacements                626927                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8066200                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8066200                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2925622                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2925622                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 230119504000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 230119504000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10991822                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10991822                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.266164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.266164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78656.608407                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78656.608407                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2315458                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2315458                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       610164                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       610164                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52972645500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52972645500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055511                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055511                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86817.061479                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86817.061479                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       543855                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        543855                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       176192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       176192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  13942041153                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13942041153                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       720047                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       720047                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.244695                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.244695                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79129.819475                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79129.819475                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       147513                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       147513                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28679                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28679                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2767232916                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2767232916                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.039829                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039829                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96489.867708                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96489.867708                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30828                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30828                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1576                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1576                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40652000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40652000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.048636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.048636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25794.416244                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25794.416244                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          454                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          454                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17425500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17425500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.034625                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.034625                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15530.748663                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15530.748663                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        25305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        25305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5734                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5734                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     44680000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     44680000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        31039                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        31039                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.184735                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.184735                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7792.117196                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7792.117196                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5560                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5560                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     39278000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     39278000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.179129                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.179129                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7064.388489                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7064.388489                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3975500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3975500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3817500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3817500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1078                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1078                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2976                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2976                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     60710000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     60710000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4054                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4054                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.734090                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.734090                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 20399.865591                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 20399.865591                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2975                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2975                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     57734000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     57734000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.733843                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.733843                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 19406.386555                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 19406.386555                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.977191                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9319068                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           640095                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.558883                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.977191                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.968037                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968037                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24198796                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24198796                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43881399500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2628833                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       830559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2274334                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4583415                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1878354                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14296                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22453                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36749                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          496                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           143571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          143571                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179359                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2449484                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          568                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          568                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2100767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1904630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1879916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        70281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1838769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8262159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14024320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88533632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2976000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80287936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2958976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79191808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2998656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77500608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348471936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6924965                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27707968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9659622                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.351939                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.663013                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6975721     72.22%     72.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2227026     23.06%     95.27% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 245069      2.54%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 164786      1.71%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  47020      0.49%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14079573                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14079573                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17042642                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17042642                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17042642                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17042642                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5679150                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5679150                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5679150                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5679150                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 367499187158                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 367499187158                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 367499187158                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 367499187158                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22721792                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22721792                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22721792                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22721792                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.249943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.249943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.249943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.249943                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64710.244871                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64710.244871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64710.244871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64710.244871                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6743199                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       322336                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           151185                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5658                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.602302                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    56.969954                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1219657                       # number of writebacks
system.cpu1.dcache.writebacks::total          1219657                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4428547                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4428547                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4428547                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4428547                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1250603                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1250603                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1250603                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1250603                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  88621203338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  88621203338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  88621203338                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  88621203338                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055040                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055040                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055040                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055040                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70862.778466                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70862.778466                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70862.778466                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70862.778466                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1219651                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16014127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16014127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5330705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5330705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 344805077500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 344805077500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21344832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21344832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.249742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.249742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64682.828538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64682.828538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4146384                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4146384                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1184321                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1184321                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84264523000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84264523000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055485                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055485                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71150.070800                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71150.070800                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1028515                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1028515                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       348445                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       348445                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  22694109658                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  22694109658                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1376960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1376960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.253054                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.253054                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65129.675151                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65129.675151                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       282163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       282163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66282                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66282                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4356680338                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4356680338                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048136                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048136                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65729.464078                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65729.464078                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47456                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47456                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          947                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          947                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37681000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37681000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.019565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.019565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39789.862724                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39789.862724                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          242                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          242                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          705                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          705                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014565                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014565                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 31774.468085                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31774.468085                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42823                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42823                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5248                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5248                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     32907000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32907000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        48071                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        48071                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.109172                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.109172                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6270.388720                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6270.388720                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     27808000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     27808000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.106759                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.106759                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5418.550273                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5418.550273                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       705500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       705500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       672500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       672500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1626                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1626                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    133774500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    133774500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4432                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4432                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.633123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.633123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 47674.447612                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 47674.447612                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    130968500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    130968500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.633123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.633123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 46674.447612                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 46674.447612                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.387615                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18397675                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1242045                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.812406                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.387615                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.980863                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980863                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46887414                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46887414                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2572855                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       815541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2225557                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5162777                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3267451                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25020                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10666                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35686                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           64                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           139646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          139646                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        131157                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2441697                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          516                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          516                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       325716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3997522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        67749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3702863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8093850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13897088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168708672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2890624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156184256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341680640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8875011                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26553920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11550124                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.205142                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.426091                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9287493     80.41%     80.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2155860     18.67%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 106752      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     19      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9659622                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5499757941                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956495009                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37208726                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         935293520                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37640221                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1064829100                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164624328                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         968453987                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37348846                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6006                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11550124                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5380374026                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2021207210                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         162976272                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1874650640                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34068611                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
