design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/counter16bit,counter16bit,RUN_2025.06.18_19.32.36,flow completed,0h1m57s0ms,0h1m5s0ms,118038.23621408128,0.082176761625,1180.3823621408128,-1,3.0131,521.18,64,0,0,0,0,0,0,0,1,1,0,0,3546,601,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,504129.0,0.0,1.38,1.48,0.17,0.08,0.0,27,72,3,18,0,0,0,54,0,0,7,0,8,8,7,16,17,16,9,5361,1010,1,985,97,7454,72710.98560000001,9.7e-05,2.31e-05,6.39e-07,0.000122,3.01e-05,4.74e-09,0.000141,3.59e-05,5.54e-09,0.78,10.0,100.0,10.0,1,1,153.18,153.6,0.3,1,10,0.5,0,sky130_fd_sc_hd,AREA 0
