vendor_name = ModelSim
source_file = 1, D:/Verilog/aESSENTIALS/REGISTER.v
source_file = 1, D:/Verilog/aESSENTIALS/MUX.v
source_file = 1, D:/Verilog/aESSENTIALS/baud_counter.v
source_file = 1, D:/Verilog/test_code/test.v
source_file = 1, D:/Verilog/test_code/test_tb.v
source_file = 1, D:/Verilog/test_code/db/test.cbx.xml
design_name = test
instance = comp, \out1[0]~output , out1[0]~output, test, 1
instance = comp, \out1[1]~output , out1[1]~output, test, 1
instance = comp, \out1[2]~output , out1[2]~output, test, 1
instance = comp, \out1[3]~output , out1[3]~output, test, 1
instance = comp, \out1[4]~output , out1[4]~output, test, 1
instance = comp, \out1[5]~output , out1[5]~output, test, 1
instance = comp, \out1[6]~output , out1[6]~output, test, 1
instance = comp, \out1[7]~output , out1[7]~output, test, 1
instance = comp, \rstn~input , rstn~input, test, 1
instance = comp, \in1[0]~input , in1[0]~input, test, 1
instance = comp, \en~input , en~input, test, 1
instance = comp, \out1[0]$latch , out1[0]$latch, test, 1
instance = comp, \in1[1]~input , in1[1]~input, test, 1
instance = comp, \out1[1]$latch , out1[1]$latch, test, 1
instance = comp, \in1[2]~input , in1[2]~input, test, 1
instance = comp, \out1[2]$latch , out1[2]$latch, test, 1
instance = comp, \in1[3]~input , in1[3]~input, test, 1
instance = comp, \out1[3]$latch , out1[3]$latch, test, 1
instance = comp, \in1[4]~input , in1[4]~input, test, 1
instance = comp, \out1[4]$latch , out1[4]$latch, test, 1
instance = comp, \in1[5]~input , in1[5]~input, test, 1
instance = comp, \out1[5]$latch , out1[5]$latch, test, 1
instance = comp, \in1[6]~input , in1[6]~input, test, 1
instance = comp, \out1[6]$latch , out1[6]$latch, test, 1
instance = comp, \in1[7]~input , in1[7]~input, test, 1
instance = comp, \out1[7]$latch , out1[7]$latch, test, 1
instance = comp, \clk~input , clk~input, test, 1
instance = comp, \in1[8]~input , in1[8]~input, test, 1
instance = comp, \in1[9]~input , in1[9]~input, test, 1
instance = comp, \in1[10]~input , in1[10]~input, test, 1
instance = comp, \in1[11]~input , in1[11]~input, test, 1
instance = comp, \in1[12]~input , in1[12]~input, test, 1
instance = comp, \in1[13]~input , in1[13]~input, test, 1
instance = comp, \in1[14]~input , in1[14]~input, test, 1
instance = comp, \in1[15]~input , in1[15]~input, test, 1
instance = comp, \in1[16]~input , in1[16]~input, test, 1
instance = comp, \in1[17]~input , in1[17]~input, test, 1
instance = comp, \in1[18]~input , in1[18]~input, test, 1
instance = comp, \in1[19]~input , in1[19]~input, test, 1
instance = comp, \in1[20]~input , in1[20]~input, test, 1
instance = comp, \in1[21]~input , in1[21]~input, test, 1
instance = comp, \in1[22]~input , in1[22]~input, test, 1
instance = comp, \in1[23]~input , in1[23]~input, test, 1
instance = comp, \in1[24]~input , in1[24]~input, test, 1
instance = comp, \in1[25]~input , in1[25]~input, test, 1
instance = comp, \in1[26]~input , in1[26]~input, test, 1
instance = comp, \in1[27]~input , in1[27]~input, test, 1
instance = comp, \in1[28]~input , in1[28]~input, test, 1
instance = comp, \in1[29]~input , in1[29]~input, test, 1
instance = comp, \in1[30]~input , in1[30]~input, test, 1
instance = comp, \in1[31]~input , in1[31]~input, test, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, test, 1
