--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml decogeneric.twx decogeneric.ncd -o decogeneric.twr
decogeneric.pcf -ucf pines.ucf

Design file:              decogeneric.ncd
Physical constraint file: decogeneric.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
entrada<0>     |salida<0>      |    6.148|
entrada<0>     |salida<1>      |    6.470|
entrada<0>     |salida<2>      |    6.319|
entrada<0>     |salida<3>      |    6.417|
entrada<0>     |salida<4>      |    6.461|
entrada<0>     |salida<5>      |    6.188|
entrada<0>     |salida<6>      |    5.945|
entrada<0>     |salida<7>      |    6.983|
entrada<1>     |salida<0>      |    6.450|
entrada<1>     |salida<1>      |    6.613|
entrada<1>     |salida<2>      |    6.859|
entrada<1>     |salida<3>      |    6.697|
entrada<1>     |salida<4>      |    6.598|
entrada<1>     |salida<5>      |    6.325|
entrada<1>     |salida<6>      |    6.088|
entrada<1>     |salida<7>      |    7.501|
entrada<2>     |salida<0>      |    6.579|
entrada<2>     |salida<1>      |    6.853|
entrada<2>     |salida<2>      |    7.072|
entrada<2>     |salida<3>      |    6.792|
entrada<2>     |salida<4>      |    6.788|
entrada<2>     |salida<5>      |    6.515|
entrada<2>     |salida<6>      |    6.328|
entrada<2>     |salida<7>      |    7.685|
---------------+---------------+---------+


Analysis completed Fri Jan 17 10:25:22 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



