-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16/amc_cnn_16w16a_src_SinglePortRAM_generic_block6.vhd
-- Created: 2023-07-03 13:16:43
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_src_SinglePortRAM_generic_block6
-- Source Path: amc_model_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 5/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_src_SinglePortRAM_generic_block6 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_src_SinglePortRAM_generic_block6;


ARCHITECTURE rtl OF amc_cnn_16w16a_src_SinglePortRAM_generic_block6 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"2a90", X"2a5e", X"53cf", X"0675", X"f34f", X"2753", X"68a1", X"67f2", X"c191", X"eb0e", X"3d44", X"5f00", X"2c05", X"cd2e",
                                                        X"29b4", X"c58d", X"9916", X"2072", X"2de7", X"b8bb", X"f48e", X"0049", X"1644", X"db6c", X"a18f", X"1b90", X"1109", X"3ebd",
                                                        X"7aa8", X"db4b", X"1b59", X"2809", X"06fb", X"ed53", X"db9d", X"0542", X"ae92", X"2ab0", X"3ac7", X"6ce5", X"f6a8", X"5740",
                                                        X"4906", X"3739", X"1e03", X"60ed", X"c984", X"556a", X"2d00", X"d00e", X"2461", X"d94e", X"3a56", X"d065", X"d0ed", X"1e5f",
                                                        X"1517", X"cdee", X"4e28", X"cde5", X"0000", X"5339", X"4bce", X"e210", X"3072", X"4a02", X"ec52", X"2667", X"caa6", X"a5b4",
                                                        X"f2bf", X"fd59", X"39b2", X"c5b6", X"1d4d", X"df95", X"af18", X"ec65", X"cf59", X"0ddb", X"0351", X"6956", X"63f6", X"0000",
                                                        X"ecb4", X"6a61", X"b5ce", X"f6c6", X"cdd3", X"4d8e", X"d8bd", X"e1bf", X"d74e", X"fa18", X"07db", X"2edd", X"04a4", X"ef35",
                                                        X"d88e", X"1a7b", X"402c", X"694d", X"3f69", X"3b31", X"b6d2", X"318a", X"5d3d", X"3f2e", X"3eea", X"cb83", X"55b7", X"3ec2",
                                                        X"c6cf", X"414a", X"4c2f", X"3db3", X"536d", X"f003", X"5af2", X"f22f", X"2b05", X"47d7", X"cdd2", X"de35", X"d829", X"ab19",
                                                        X"5708", X"fd3e");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"fd3e";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

