{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497453958032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497453958041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 17:25:57 2017 " "Processing started: Wed Jun 14 17:25:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497453958041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453958041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453958041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497453958562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497453958562 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shiftreg.v(29) " "Verilog HDL information at shiftreg.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "V/shiftreg.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/shiftreg.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497453974367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file v/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_chain_4 " "Found entity 1: dff_chain_4" {  } { { "V/shiftreg.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/shiftreg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974369 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/audiomux.v " "Can't analyze file -- file V/audiomux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1497453974373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pulse_width_modulation_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pulse_width_modulation_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_width_modulation_gen " "Found entity 1: pulse_width_modulation_gen" {  } { { "V/pulse_width_modulation_gen.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/pulse_width_modulation_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "V/lfsr.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/input_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file v/input_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_debounce " "Found entity 1: input_debounce" {  } { { "V/input_debounce.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/input_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_modular_adc_0 " "Found entity 1: adc_qsys_modular_adc_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974391 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(696) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(696): extended using \"x\" or \"z\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 696 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1497453974393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974403 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974403 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_3p92 " "Found entity 3: adc_qsys_altpll_sys_altpll_3p92" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974403 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_ROM " "Found entity 1: SPI_ROM" {  } { { "V/SPI_ROM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RAM " "Found entity 1: SPI_RAM" {  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sound_to_mtl2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sound_to_mtl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOUND_TO_MTL2 " "Found entity 1: SOUND_TO_MTL2" {  } { { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pipo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/peak_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/peak_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEAK_DELAY " "Found entity 1: PEAK_DELAY" {  } { { "V/PEAK_DELAY.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SYS_CLK sys_clk MAX10_ADC.v(2) " "Verilog HDL Declaration information at MAX10_ADC.v(2): object \"SYS_CLK\" differs only in case from object \"sys_clk\" in the same scope" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497453974421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/max10_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file v/max10_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC " "Found entity 1: MAX10_ADC" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2s_assess.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2s_assess.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_ASSESS " "Found entity 1: I2S_ASSESS" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/dac16.v 1 1 " "Found 1 design units, including 1 entities, in source file v/dac16.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC16 " "Found entity 1: DAC16" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_srce.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_srce.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SRCE " "Found entity 1: AUDIO_SRCE" {  } { { "V/AUDIO_SRCE.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SRCE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_spi_ctl_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_spi_ctl_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SPI_CTL_RD " "Found entity 1: AUDIO_SPI_CTL_RD" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL " "Found entity 1: AUDIO_PLL" {  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM4 mem4 adc_mic_lcd.v(86) " "Verilog HDL Declaration information at adc_mic_lcd.v(86): object \"MEM4\" differs only in case from object \"mem4\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497453974433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_mic_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_mic_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mic_lcd " "Found entity 1: adc_mic_lcd" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varcnt.v 1 1 " "Found 1 design units, including 1 entities, in source file varcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 varcnt " "Found entity 1: varcnt" {  } { { "varcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_4096_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_4096_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_4096_32bit " "Found entity 1: ram_4096_32bit" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverbcnt.v 1 1 " "Found 1 design units, including 1 entities, in source file reverbcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverbcnt " "Found entity 1: reverbcnt" {  } { { "reverbcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverbcnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file reverb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverb_ram " "Found entity 1: reverb_ram" {  } { { "reverb_ram.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverb_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974443 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "reverb_inst.v(83) " "Verilog HDL Module Instantiation warning at reverb_inst.v(83): ignored dangling comma in List of Port Connections" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1497453974444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reverb_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reverb_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverb_inst " "Found entity 1: reverb_inst" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db2.v 1 1 " "Found 1 design units, including 1 entities, in source file db2.v" { { "Info" "ISGN_ENTITY_NAME" "1 db2 " "Found entity 1: db2" {  } { { "db2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/adc_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file v/adc_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_SEG_LED " "Found entity 1: ADC_SEG_LED" {  } { { "V/ADC_SEG_LED.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/ADC_SEG_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974448 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "KP_main.v(200) " "Verilog HDL Module Instantiation warning at KP_main.v(200): ignored dangling comma in List of Port Connections" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 200 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1497453974449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/kp_main.v 1 1 " "Found 1 design units, including 1 entities, in source file v/kp_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_main " "Found entity 1: KP_main" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MTL2_BL_ON_n adc_mic_lcd.v(320) " "Verilog HDL Implicit Net warning at adc_mic_lcd.v(320): created implicit net for \"MTL2_BL_ON_n\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 320 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MTL2_R adc_mic_lcd.v(329) " "Verilog HDL Implicit Net warning at adc_mic_lcd.v(329): created implicit net for \"MTL2_R\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 329 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MTL2_G adc_mic_lcd.v(330) " "Verilog HDL Implicit Net warning at adc_mic_lcd.v(330): created implicit net for \"MTL2_G\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MTL2_B adc_mic_lcd.v(331) " "Verilog HDL Implicit Net warning at adc_mic_lcd.v(331): created implicit net for \"MTL2_B\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MTL2_HSD adc_mic_lcd.v(332) " "Verilog HDL Implicit Net warning at adc_mic_lcd.v(332): created implicit net for \"MTL2_HSD\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 332 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MTL2_VSD adc_mic_lcd.v(333) " "Verilog HDL Implicit Net warning at adc_mic_lcd.v(333): created implicit net for \"MTL2_VSD\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MTL2_DCLK adc_mic_lcd.v(334) " "Verilog HDL Implicit Net warning at adc_mic_lcd.v(334): created implicit net for \"MTL2_DCLK\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dfilter reverb_inst.v(82) " "Verilog HDL Implicit Net warning at reverb_inst.v(82): created implicit net for \"dfilter\"" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "quot reverb_inst.v(95) " "Verilog HDL Implicit Net warning at reverb_inst.v(95): created implicit net for \"quot\"" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974451 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count KP_main.v(181) " "Verilog HDL Implicit Net warning at KP_main.v(181): created implicit net for \"count\"" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_mic_lcd " "Elaborating entity \"adc_mic_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497453974567 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MTL2_BL_ON_n adc_mic_lcd.v(320) " "Verilog HDL or VHDL warning at adc_mic_lcd.v(320): object \"MTL2_BL_ON_n\" assigned a value but never read" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497453974568 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM0 adc_mic_lcd.v(82) " "Verilog HDL warning at adc_mic_lcd.v(82): object MEM0 used but never assigned" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 82 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1497453974568 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM1 adc_mic_lcd.v(83) " "Verilog HDL warning at adc_mic_lcd.v(83): object MEM1 used but never assigned" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 83 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1497453974568 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM2 adc_mic_lcd.v(84) " "Verilog HDL warning at adc_mic_lcd.v(84): object MEM2 used but never assigned" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 84 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1497453974568 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MEM3 adc_mic_lcd.v(85) " "Verilog HDL warning at adc_mic_lcd.v(85): object MEM3 used but never assigned" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1497453974568 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LED adc_mic_lcd.v(111) " "Verilog HDL warning at adc_mic_lcd.v(111): object LED used but never assigned" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 111 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1497453974569 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM4 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497453974569 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM3 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497453974569 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM2 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497453974569 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM0 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497453974570 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM1 adc_mic_lcd.v(134) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(134): variable \"MEM1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497453974570 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM0 0 adc_mic_lcd.v(82) " "Net \"MEM0\" at adc_mic_lcd.v(82) has no driver or initial value, using a default initial value '0'" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1497453974576 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM1 0 adc_mic_lcd.v(83) " "Net \"MEM1\" at adc_mic_lcd.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1497453974576 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM2 0 adc_mic_lcd.v(84) " "Net \"MEM2\" at adc_mic_lcd.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1497453974576 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MEM3\[31..1\] 0 adc_mic_lcd.v(85) " "Net \"MEM3\[31..1\]\" at adc_mic_lcd.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1497453974576 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED 0 adc_mic_lcd.v(111) " "Net \"LED\" at adc_mic_lcd.v(111) has no driver or initial value, using a default initial value '0'" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1497453974577 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 adc_mic_lcd.v(28) " "Output port \"HEX0\" at adc_mic_lcd.v(28) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497453974577 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO adc_mic_lcd.v(71) " "Output port \"GPIO\" at adc_mic_lcd.v(71) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497453974577 "|adc_mic_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_width_modulation_gen pulse_width_modulation_gen:pwm1 " "Elaborating entity \"pulse_width_modulation_gen\" for hierarchy \"pulse_width_modulation_gen:pwm1\"" {  } { { "adc_mic_lcd.v" "pwm1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_main KP_main:mem4 " "Elaborating entity \"KP_main\" for hierarchy \"KP_main:mem4\"" {  } { { "adc_mic_lcd.v" "mem4" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 KP_main.v(34) " "Verilog HDL assignment warning at KP_main.v(34): truncated value with size 12 to match size of target (11)" {  } { { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497453974633 "|adc_mic_lcd|KP_main:mem4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varcnt KP_main:mem4\|varcnt:mem_cnt " "Elaborating entity \"varcnt\" for hierarchy \"KP_main:mem4\|varcnt:mem_cnt\"" {  } { { "V/KP_main.v" "mem_cnt" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter KP_main:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"KP_main:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "varcnt.v" "LPM_COUNTER_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"KP_main:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "varcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"KP_main:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974760 ""}  } { { "varcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497453974760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2kh " "Found entity 1: cntr_2kh" {  } { { "db/cntr_2kh.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_2kh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453974821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453974821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2kh KP_main:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\|cntr_2kh:auto_generated " "Elaborating entity \"cntr_2kh\" for hierarchy \"KP_main:mem4\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\|cntr_2kh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_4096_32bit KP_main:mem4\|ram_4096_32bit:shift_reg_ram " "Elaborating entity \"ram_4096_32bit\" for hierarchy \"KP_main:mem4\|ram_4096_32bit:shift_reg_ram\"" {  } { { "V/KP_main.v" "shift_reg_ram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KP_main:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"KP_main:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KP_main:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"KP_main:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453974935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KP_main:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"KP_main:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453974936 ""}  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497453974936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fr1 " "Found entity 1: altsyncram_1fr1" {  } { { "db/altsyncram_1fr1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_1fr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453975000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453975000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fr1 KP_main:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated " "Elaborating entity \"altsyncram_1fr1\" for hierarchy \"KP_main:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter KP_main:mem4\|filter:filt0 " "Elaborating entity \"filter\" for hierarchy \"KP_main:mem4\|filter:filt0\"" {  } { { "V/KP_main.v" "filt0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr KP_main:mem4\|lfsr:noise " "Elaborating entity \"lfsr\" for hierarchy \"KP_main:mem4\|lfsr:noise\"" {  } { { "V/KP_main.v" "noise" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_SEG_LED ADC_SEG_LED:segL " "Elaborating entity \"ADC_SEG_LED\" for hierarchy \"ADC_SEG_LED:segL\"" {  } { { "adc_mic_lcd.v" "segL" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_ASSESS I2S_ASSESS:i2s " "Elaborating entity \"I2S_ASSESS\" for hierarchy \"I2S_ASSESS:i2s\"" {  } { { "adc_mic_lcd.v" "i2s" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_SRCE I2S_ASSESS:i2s\|AUDIO_SRCE:audi2 " "Elaborating entity \"AUDIO_SRCE\" for hierarchy \"I2S_ASSESS:i2s\|AUDIO_SRCE:audi2\"" {  } { { "V/I2S_ASSESS.v" "audi2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC MAX10_ADC:madc " "Elaborating entity \"MAX10_ADC\" for hierarchy \"MAX10_ADC:madc\"" {  } { { "adc_mic_lcd.v" "madc" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MAX10_ADC.v(67) " "Verilog HDL assignment warning at MAX10_ADC.v(67): truncated value with size 32 to match size of target (12)" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497453975216 "|adc_mic_lcd|MAX10_ADC:madc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys MAX10_ADC:madc\|adc_qsys:u0 " "Elaborating entity \"adc_qsys\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\"" {  } { { "V/MAX10_ADC.v" "u0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys " "Elaborating entity \"adc_qsys_altpll_sys\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "altpll_sys" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_stdsync_sv6 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_altpll_sys_stdsync_sv6\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "stdsync2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_dffpipe_l2c MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_altpll_sys_dffpipe_l2c\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "dffpipe3" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_altpll_3p92 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1 " "Elaborating entity \"adc_qsys_altpll_sys_altpll_3p92\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "sd1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_modular_adc_0 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_qsys_modular_adc_0\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "modular_adc_0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "control_internal" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(66) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(66): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497453975391 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975457 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 152 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497453975457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453975766 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497453975766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453975823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453975823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453975845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453975845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453975867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453975867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453975939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453975939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453975940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453976020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453976020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453976100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453976100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "rst_controller" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC16 DAC16:dac1 " "Elaborating entity \"DAC16\" for hierarchy \"DAC16:dac1\"" {  } { { "adc_mic_lcd.v" "dac1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL AUDIO_PLL:pll " "Elaborating entity \"AUDIO_PLL\" for hierarchy \"AUDIO_PLL:pll\"" {  } { { "adc_mic_lcd.v" "pll" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll AUDIO_PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"AUDIO_PLL:pll\|altpll:altpll_component\"" {  } { { "V/AUDIO_PLL.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"AUDIO_PLL:pll\|altpll:altpll_component\"" {  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"AUDIO_PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3072 " "Parameter \"clk0_multiply_by\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3125 " "Parameter \"clk1_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6144 " "Parameter \"clk1_multiply_by\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 31 " "Parameter \"clk2_multiply_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=AUDIO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=AUDIO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976398 ""}  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497453976398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL_altpll " "Found entity 1: AUDIO_PLL_altpll" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453976463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453976463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL_altpll AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated " "Elaborating entity \"AUDIO_PLL_altpll\" for hierarchy \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_SPI_CTL_RD AUDIO_SPI_CTL_RD:u1 " "Elaborating entity \"AUDIO_SPI_CTL_RD\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\"" {  } { { "adc_mic_lcd.v" "u1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ST_RESET AUDIO_SPI_CTL_RD.v(68) " "Verilog HDL or VHDL warning at AUDIO_SPI_CTL_RD.v(68): object \"ST_RESET\" assigned a value but never read" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497453976490 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA8 AUDIO_SPI_CTL_RD.v(8) " "Output port \"oDATA8\" at AUDIO_SPI_CTL_RD.v(8) has no driver" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497453976504 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_RAM AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R " "Elaborating entity \"SPI_RAM\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\"" {  } { { "V/AUDIO_SPI_CTL_RD.v" "R" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\"" {  } { { "V/SPI_RAM.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\"" {  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Instantiated megafunction \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LOOP.hex " "Parameter \"init_file\" = \"LOOP.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 FPGA " "Parameter \"intended_device_family\" = \"MAX 10 FPGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SPIR " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SPIR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453976614 ""}  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497453976614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iej1 " "Found entity 1: altsyncram_iej1" {  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453976686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453976686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iej1 AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated " "Elaborating entity \"altsyncram_iej1\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk92 " "Found entity 1: altsyncram_uk92" {  } { { "db/altsyncram_uk92.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_uk92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453976771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453976771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uk92 AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1 " "Elaborating entity \"altsyncram_uk92\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\"" {  } { { "db/altsyncram_iej1.tdf" "altsyncram1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453976773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_iej1.tdf" "mgl_prim2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453977612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453977652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453977652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453977652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453977652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1397770578 " "Parameter \"NODE_NAME\" = \"1397770578\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453977652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453977652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453977652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453977652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453977652 ""}  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497453977652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453977855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA PLL_VGA:PP " "Elaborating entity \"PLL_VGA\" for hierarchy \"PLL_VGA:PP\"" {  } { { "adc_mic_lcd.v" "PP" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_VGA:PP\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_VGA:PP\|altpll:altpll_component\"" {  } { { "V/PLL_VGA.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_VGA:PP\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_VGA:PP\|altpll:altpll_component\"" {  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_VGA:PP\|altpll:altpll_component " "Instantiated megafunction \"PLL_VGA:PP\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_VGA " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_VGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978429 ""}  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497453978429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA_altpll " "Found entity 1: PLL_VGA_altpll" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/pll_vga_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453978494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453978494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA_altpll PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated " "Elaborating entity \"PLL_VGA_altpll\" for hierarchy \"PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOUND_TO_MTL2 SOUND_TO_MTL2:sm " "Elaborating entity \"SOUND_TO_MTL2\" for hierarchy \"SOUND_TO_MTL2:sm\"" {  } { { "adc_mic_lcd.v" "sm" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SOUND_TO_MTL2.v(58) " "Verilog HDL assignment warning at SOUND_TO_MTL2.v(58): truncated value with size 32 to match size of target (24)" {  } { { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497453978515 "|adc_mic_lcd|SOUND_TO_MTL2:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller SOUND_TO_MTL2:sm\|VGA_Controller:vc " "Elaborating entity \"VGA_Controller\" for hierarchy \"SOUND_TO_MTL2:sm\|VGA_Controller:vc\"" {  } { { "V/SOUND_TO_MTL2.v" "vc" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978545 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(55) " "Verilog HDL assignment warning at VGA_Controller.v(55): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497453978546 "|adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(58) " "Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497453978547 "|adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497453978547 "|adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO SOUND_TO_MTL2:sm\|PIPO:P1 " "Elaborating entity \"PIPO\" for hierarchy \"SOUND_TO_MTL2:sm\|PIPO:P1\"" {  } { { "V/SOUND_TO_MTL2.v" "P1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\"" {  } { { "V/PIPO.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\"" {  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component " "Instantiated megafunction \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3200 " "Parameter \"numwords_b\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453978658 ""}  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497453978658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_soj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_soj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_soj1 " "Found entity 1: altsyncram_soj1" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453978714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453978714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_soj1 SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated " "Elaborating entity \"altsyncram_soj1\" for hierarchy \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453978714 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1497453979248 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.06.14.17:26:26 Progress: Loading sldaf1daf55/alt_sld_fab_wrapper_hw.tcl " "2017.06.14.17:26:26 Progress: Loading sldaf1daf55/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453986360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453990499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453990789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453992826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453993015 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453993193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453993399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453993409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453993411 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1497453994132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaf1daf55/alt_sld_fab.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453994499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453994499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453994632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453994632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453994633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453994633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453994749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453994749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453994886 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453994886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453994886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/ip/sldaf1daf55/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453995014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453995014 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[0\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[1\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[2\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[3\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[4\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[5\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[6\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[7\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[8\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[9\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[10\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[11\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[12\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[13\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[14\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[15\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P2\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 135 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P2|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[0\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[1\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[2\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[3\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[4\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[5\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[6\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[7\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[8\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[9\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[10\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[11\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[12\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[13\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[14\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[15\] " "Synthesized away node \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } } { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|SOUND_TO_MTL2:sm|PIPO:P1|altsyncram:altsyncram_component|altsyncram_soj1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 935 0 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 85 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 73 0 0 } } { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 59 0 0 } } { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 268 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996457 "|adc_mic_lcd|MAX10_ADC:madc|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1497453996457 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1497453996457 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/pll_vga_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 104 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 317 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453996466 "|adc_mic_lcd|PLL_VGA:PP|altpll:altpll_component|PLL_VGA_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1497453996466 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1497453996466 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MAX10_ADC:madc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MAX10_ADC:madc\|Div0\"" {  } { { "V/MAX10_ADC.v" "Div0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1497453998442 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1497453998442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAX10_ADC:madc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"MAX10_ADC:madc\|lpm_divide:Div0\"" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497453998502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAX10_ADC:madc\|lpm_divide:Div0 " "Instantiated megafunction \"MAX10_ADC:madc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453998503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453998503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453998503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497453998503 ""}  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497453998503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453998558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453998558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453998581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453998581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453998615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453998615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453998715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453998715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497453998788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497453998788 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1497453999271 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDIO_RESET_n " "Inserted always-enabled tri-state buffer between \"AUDIO_RESET_n\" and its non-tri-state driver." {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1497453999409 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDIO_SDA_MOSI " "Inserted always-enabled tri-state buffer between \"AUDIO_SDA_MOSI\" and its non-tri-state driver." {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1497453999409 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DAC_DATA " "Inserted always-enabled tri-state buffer between \"DAC_DATA\" and its non-tri-state driver." {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1497453999409 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1497453999409 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_BCLK " "bidirectional pin \"AUDIO_BCLK\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497453999409 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_WCLK " "bidirectional pin \"AUDIO_WCLK\" has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497453999409 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1497453999409 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AUDIO_GPIO_MFP5 VCC pin " "The pin \"AUDIO_GPIO_MFP5\" is fed by VCC" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 35 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1497453999409 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1497453999409 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 82 -1 0 } } { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 6 -1 0 } } { "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 38 -1 0 } } { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 715 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1497453999432 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1497453999432 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "I2S_ASSESS:i2s\|rAUDIO_WCLK I2S_ASSESS:i2s\|rAUDIO_WCLK~_emulated I2S_ASSESS:i2s\|rAUDIO_WCLK~1 " "Register \"I2S_ASSESS:i2s\|rAUDIO_WCLK\" is converted into an equivalent circuit using register \"I2S_ASSESS:i2s\|rAUDIO_WCLK~_emulated\" and latch \"I2S_ASSESS:i2s\|rAUDIO_WCLK~1\"" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497453999433 "|adc_mic_lcd|I2S_ASSESS:i2s|rAUDIO_WCLK"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "I2S_ASSESS:i2s\|rAUDIO_BCLK I2S_ASSESS:i2s\|rAUDIO_BCLK~_emulated I2S_ASSESS:i2s\|rAUDIO_BCLK~1 " "Register \"I2S_ASSESS:i2s\|rAUDIO_BCLK\" is converted into an equivalent circuit using register \"I2S_ASSESS:i2s\|rAUDIO_BCLK~_emulated\" and latch \"I2S_ASSESS:i2s\|rAUDIO_BCLK~1\"" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497453999433 "|adc_mic_lcd|I2S_ASSESS:i2s|rAUDIO_BCLK"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1497453999433 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDIO_GPIO_MFP5~synth " "Node \"AUDIO_GPIO_MFP5~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454000108 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDIO_RESET_n~synth " "Node \"AUDIO_RESET_n~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454000108 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDIO_SDA_MOSI~synth " "Node \"AUDIO_SDA_MOSI~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454000108 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DAC_DATA~synth " "Node \"DAC_DATA~synth\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454000108 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497454000108 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SPI_SELECT VCC " "Pin \"AUDIO_SPI_SELECT\" is stuck at VCC" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|AUDIO_SPI_SELECT"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[1\] GND " "Pin \"GPIO\[1\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|GPIO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[2\] GND " "Pin \"GPIO\[2\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|GPIO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497454000108 "|adc_mic_lcd|GPIO[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497454000108 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497454000308 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "124 " "124 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1497454001627 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "KP_main:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM 11 " "Removed 11 MSB VCC or GND address nodes from RAM block \"KP_main:mem4\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1fr1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_1fr1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } } { "V/KP_main.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v" 192 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 149 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497454001641 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497454002116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497454003829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497454003829 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } } { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 290 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1497454004031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK3_50 " "No output dependent on input pin \"MAX10_CLK3_50\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|MAX10_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_DOUT_MFP2 " "No output dependent on input pin \"AUDIO_DOUT_MFP2\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|AUDIO_DOUT_MFP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_MISO_MFP4 " "No output dependent on input pin \"AUDIO_MISO_MFP4\"" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497454004207 "|adc_mic_lcd|AUDIO_MISO_MFP4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1497454004207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2225 " "Implemented 2225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497454004208 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497454004208 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1497454004208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2102 " "Implemented 2102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497454004208 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1497454004208 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1497454004208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497454004208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 153 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 153 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "747 " "Peak virtual memory: 747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497454004338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 17:26:44 2017 " "Processing ended: Wed Jun 14 17:26:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497454004338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497454004338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497454004338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497454004338 ""}
