


ARM Macro Assembler    Page 1 


    1 00000000         ;/*
    2 00000000         ; * File      : context_rvds.S
    3 00000000         ; * This file is part of RT-Thread RTOS
    4 00000000         ; * COPYRIGHT (C) 2006 - 2013, RT-Thread Development Tea
                       m
    5 00000000         ; *
    6 00000000         ; * The license and distribution terms for this file may
                        be
    7 00000000         ; * found in the file LICENSE in this distribution or at
                       
    8 00000000         ; * http://www.rt-thread.org/license/LICENSE
    9 00000000         ; *
   10 00000000         ; * Change Logs:
   11 00000000         ; * Date           Author       Notes
   12 00000000         ; * 2009-01-17     Bernard      first version
   13 00000000         ; * 2013-06-18     aozima       add restore MSP feature.
                       
   14 00000000         ; * 2013-07-09     aozima       enhancement hard fault e
                       xception handler.
   15 00000000         ; */
   16 00000000         
   17 00000000         ;/**
   18 00000000         ; * @addtogroup CORTEX-M3
   19 00000000         ; */
   20 00000000         ;/*@{*/
   21 00000000         
   22 00000000 E000ED08 
                       SCB_VTOR
                               EQU              0xE000ED08  ; Vector Table Offs
                                                            et Register
   23 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; interrupt control
                                                             state register
   24 00000000 E000ED20 
                       NVIC_SYSPRI2
                               EQU              0xE000ED20  ; system priority r
                                                            egister (2)
   25 00000000 00FF0000 
                       NVIC_PENDSV_PRI
                               EQU              0x00FF0000  ; PendSV priority v
                                                            alue (lowest)
   26 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; value to trigger 
                                                            PendSV exception
   27 00000000         
   28 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   29 00000000                 THUMB
   30 00000000                 REQUIRE8
   31 00000000                 PRESERVE8
   32 00000000         
   33 00000000                 IMPORT           rt_thread_switch_interrupt_flag
   34 00000000                 IMPORT           rt_interrupt_from_thread
   35 00000000                 IMPORT           rt_interrupt_to_thread
   36 00000000         
   37 00000000         ;/*
   38 00000000         ; * rt_base_t rt_hw_interrupt_disable();



ARM Macro Assembler    Page 2 


   39 00000000         ; */
   40 00000000         rt_hw_interrupt_disable
                               PROC
   41 00000000                 EXPORT           rt_hw_interrupt_disable
   42 00000000 F3EF 8010       MRS              r0, PRIMASK
   43 00000004 B672            CPSID            I
   44 00000006 4770            BX               LR
   45 00000008                 ENDP
   46 00000008         
   47 00000008         ;/*
   48 00000008         ; * void rt_hw_interrupt_enable(rt_base_t level);
   49 00000008         ; */
   50 00000008         rt_hw_interrupt_enable
                               PROC
   51 00000008                 EXPORT           rt_hw_interrupt_enable
   52 00000008 F380 8810       MSR              PRIMASK, r0
   53 0000000C 4770            BX               LR
   54 0000000E                 ENDP
   55 0000000E         
   56 0000000E         ;/*
   57 0000000E         ; * void rt_hw_context_switch(rt_uint32 from, rt_uint32 
                       to);
   58 0000000E         ; * r0 --> from
   59 0000000E         ; * r1 --> to
   60 0000000E         ; */
   61 0000000E         rt_hw_context_switch_interrupt
   62 0000000E                 EXPORT           rt_hw_context_switch_interrupt
   63 0000000E         rt_hw_context_switch
                               PROC
   64 0000000E                 EXPORT           rt_hw_context_switch
   65 0000000E         
   66 0000000E         ; set rt_thread_switch_interrupt_flag to 1
   67 0000000E 4A31            LDR              r2, =rt_thread_switch_interrupt
_flag
   68 00000010 6813            LDR              r3, [r2]
   69 00000012 2B01            CMP              r3, #1
   70 00000014 D004            BEQ              _reswitch
   71 00000016 F04F 0301       MOV              r3, #1
   72 0000001A 6013            STR              r3, [r2]
   73 0000001C         
   74 0000001C 4A2E            LDR              r2, =rt_interrupt_from_thread ;
                                                             set rt_interrupt_f
                                                            rom_thread
   75 0000001E 6010            STR              r0, [r2]
   76 00000020         
   77 00000020         _reswitch
   78 00000020 4A2E            LDR              r2, =rt_interrupt_to_thread ; s
                                                            et rt_interrupt_to_
                                                            thread
   79 00000022 6011            STR              r1, [r2]
   80 00000024         
   81 00000024 482E            LDR              r0, =NVIC_INT_CTRL ; trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
   82 00000026 F04F 5180       LDR              r1, =NVIC_PENDSVSET
   83 0000002A 6001            STR              r1, [r0]
   84 0000002C 4770            BX               LR
   85 0000002E                 ENDP



ARM Macro Assembler    Page 3 


   86 0000002E         
   87 0000002E         ; r0 --> switch from thread stack
   88 0000002E         ; r1 --> switch to thread stack
   89 0000002E         ; psr, pc, lr, r12, r3, r2, r1, r0 are pushed into [from
                       ] stack
   90 0000002E         PendSV_Handler
                               PROC
   91 0000002E                 EXPORT           PendSV_Handler
   92 0000002E         
   93 0000002E         ; disable interrupt to protect context switch
   94 0000002E F3EF 8210       MRS              r2, PRIMASK
   95 00000032 B672            CPSID            I
   96 00000034         
   97 00000034         ; get rt_thread_switch_interrupt_flag
   98 00000034 4827            LDR              r0, =rt_thread_switch_interrupt
_flag
   99 00000036 6801            LDR              r1, [r0]
  100 00000038 B191            CBZ              r1, pendsv_exit ; pendsv alread
                                                            y handled
  101 0000003A         
  102 0000003A         ; clear rt_thread_switch_interrupt_flag to 0
  103 0000003A F04F 0100       MOV              r1, #0x00
  104 0000003E 6001            STR              r1, [r0]
  105 00000040         
  106 00000040 4825            LDR              r0, =rt_interrupt_from_thread
  107 00000042 6801            LDR              r1, [r0]
  108 00000044 B129            CBZ              r1, switch_to_thread ; skip reg
                                                            ister save at the f
                                                            irst time
  109 00000046         
  110 00000046 F3EF 8109       MRS              r1, psp     ; get from thread s
                                                            tack pointer
  111 0000004A E921 0FF0       STMFD            r1!, {r4 - r11} ; push r4 - r11
                                                             register
  112 0000004E 6800            LDR              r0, [r0]
  113 00000050 6001            STR              r1, [r0]    ; update from threa
                                                            d stack pointer
  114 00000052         
  115 00000052         switch_to_thread
  116 00000052 4922            LDR              r1, =rt_interrupt_to_thread
  117 00000054 6809            LDR              r1, [r1]
  118 00000056 6809            LDR              r1, [r1]    ; load thread stack
                                                             pointer
  119 00000058         
  120 00000058 E8B1 0FF0       LDMFD            r1!, {r4 - r11} ; pop r4 - r11 
                                                            register
  121 0000005C F381 8809       MSR              psp, r1     ; update stack poin
                                                            ter
  122 00000060         
  123 00000060         pendsv_exit
  124 00000060         ; restore interrupt
  125 00000060 F382 8810       MSR              PRIMASK, r2
  126 00000064         
  127 00000064 F04E 0E04       ORR              lr, lr, #0x04
  128 00000068 4770            BX               lr
  129 0000006A                 ENDP
  130 0000006A         
  131 0000006A         ;/*
  132 0000006A         ; * void rt_hw_context_switch_to(rt_uint32 to);



ARM Macro Assembler    Page 4 


  133 0000006A         ; * r0 --> to
  134 0000006A         ; * this fucntion is used to perform the first thread sw
                       itch
  135 0000006A         ; */
  136 0000006A         rt_hw_context_switch_to
                               PROC
  137 0000006A                 EXPORT           rt_hw_context_switch_to
  138 0000006A         ; set to thread
  139 0000006A 491C            LDR              r1, =rt_interrupt_to_thread
  140 0000006C 6008            STR              r0, [r1]
  141 0000006E         
  142 0000006E         ; set from thread to 0
  143 0000006E 491A            LDR              r1, =rt_interrupt_from_thread
  144 00000070 F04F 0000       MOV              r0, #0x0
  145 00000074 6008            STR              r0, [r1]
  146 00000076         
  147 00000076         ; set interrupt flag to 1
  148 00000076 4917            LDR              r1, =rt_thread_switch_interrupt
_flag
  149 00000078 F04F 0001       MOV              r0, #1
  150 0000007C 6008            STR              r0, [r1]
  151 0000007E         
  152 0000007E         ; set the PendSV exception priority
  153 0000007E 4819            LDR              r0, =NVIC_SYSPRI2
  154 00000080 F44F 017F       LDR              r1, =NVIC_PENDSV_PRI
  155 00000084 F8D0 2000       LDR.W            r2, [r0,#0x00] ; read
  156 00000088 EA41 0102       ORR              r1,r1,r2    ; modify
  157 0000008C 6001            STR              r1, [r0]    ; write-back
  158 0000008E         
  159 0000008E         ; trigger the PendSV exception (causes context switch)
  160 0000008E 4814            LDR              r0, =NVIC_INT_CTRL
  161 00000090 F04F 5180       LDR              r1, =NVIC_PENDSVSET
  162 00000094 6001            STR              r1, [r0]
  163 00000096         
  164 00000096         ; restore MSP
  165 00000096 4814            LDR              r0, =SCB_VTOR
  166 00000098 6800            LDR              r0, [r0]
  167 0000009A 6800            LDR              r0, [r0]
  168 0000009C F380 8808       MSR              msp, r0
  169 000000A0         
  170 000000A0         ; enable interrupts at processor level
  171 000000A0 B662            CPSIE            I
  172 000000A2         
  173 000000A2         ; never reach here!
  174 000000A2                 ENDP
  175 000000A2         
  176 000000A2         ; compatible with old version
  177 000000A2         rt_hw_interrupt_thread_switch
                               PROC
  178 000000A2                 EXPORT           rt_hw_interrupt_thread_switch
  179 000000A2 4770            BX               lr
  180 000000A4                 ENDP
  181 000000A4         
  182 000000A4                 IMPORT           rt_hw_hard_fault_exception
  183 000000A4                 EXPORT           HardFault_Handler
  184 000000A4         HardFault_Handler
                               PROC
  185 000000A4         
  186 000000A4         ; get current context



ARM Macro Assembler    Page 5 


  187 000000A4 F01E 0F04       TST              lr, #0x04   ; if(!EXC_RETURN[2]
                                                            )
  188 000000A8 BF14 F3EF 
              8008             MRSNE            r0, msp     ; get fault context
                                                             from handler.
  189 000000AE F3EF 8009       MRSEQ            r0, psp     ; get fault context
                                                             from thread.
  190 000000B2         
  191 000000B2 E920 0FF0       STMFD            r0!, {r4 - r11} ; push r4 - r11
                                                             register
  192 000000B6 F840 ED04       STMFD            r0!, {lr}   ; push exec_return 
                                                            register
  193 000000BA         
  194 000000BA BF14 F380 
              8808             MSRNE            msp, r0     ; update stack poin
                                                            ter to MSP.
  195 000000C0 F380 8809       MSREQ            psp, r0     ; update stack poin
                                                            ter to PSP.
  196 000000C4         
  197 000000C4 B500            PUSH             {lr}
  198 000000C6 F7FF FFFE       BL               rt_hw_hard_fault_exception
  199 000000CA F85D EB04       POP              {lr}
  200 000000CE         
  201 000000CE F04E 0E04       ORR              lr, lr, #0x04
  202 000000D2 4770            BX               lr
  203 000000D4                 ENDP
  204 000000D4         
  205 000000D4                 ALIGN            4
  206 000000D4         
  207 000000D4                 END
              00000000 
              00000000 
              00000000 
              E000ED04 
              E000ED20 
              E000ED08 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\build\context_rvds.d -o.\build\context_rvds.o -I"D:\项目-比赛\创
新团队\2016 WiFi门禁\WiFi_access_control_system\bsp\stm32f10x\RTE" -IC:\Keil\AR
M\PACK\Keil\STM32F1xx_DFP\2.0.0\Device\Include -IC:\Keil\ARM\CMSIS\Include --pr
edefine="__MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 517" --predefin
e="STM32F10X_HD SETA 1" --list=.\build\context_rvds.lst ..\..\libcpu\arm\cortex
-m3\context_rvds.S



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 28 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      None
Comment: .text unused
HardFault_Handler 000000A4

Symbol: HardFault_Handler
   Definitions
      At line 184 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 183 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: HardFault_Handler used once
PendSV_Handler 0000002E

Symbol: PendSV_Handler
   Definitions
      At line 90 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 91 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: PendSV_Handler used once
_reswitch 00000020

Symbol: _reswitch
   Definitions
      At line 77 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 70 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: _reswitch used once
pendsv_exit 00000060

Symbol: pendsv_exit
   Definitions
      At line 123 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 100 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: pendsv_exit used once
rt_hw_context_switch 0000000E

Symbol: rt_hw_context_switch
   Definitions
      At line 63 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 64 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_context_switch used once
rt_hw_context_switch_interrupt 0000000E

Symbol: rt_hw_context_switch_interrupt
   Definitions
      At line 61 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 62 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_context_switch_interrupt used once
rt_hw_context_switch_to 0000006A

Symbol: rt_hw_context_switch_to



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 136 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 137 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_context_switch_to used once
rt_hw_interrupt_disable 00000000

Symbol: rt_hw_interrupt_disable
   Definitions
      At line 40 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 41 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_interrupt_disable used once
rt_hw_interrupt_enable 00000008

Symbol: rt_hw_interrupt_enable
   Definitions
      At line 50 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 51 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_interrupt_enable used once
rt_hw_interrupt_thread_switch 000000A2

Symbol: rt_hw_interrupt_thread_switch
   Definitions
      At line 177 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 178 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_interrupt_thread_switch used once
switch_to_thread 00000052

Symbol: switch_to_thread
   Definitions
      At line 115 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 108 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: switch_to_thread used once
12 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 23 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 81 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
      At line 160 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 26 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 82 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
      At line 161 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S

NVIC_PENDSV_PRI 00FF0000

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 25 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 154 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI2 E000ED20

Symbol: NVIC_SYSPRI2
   Definitions
      At line 24 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 153 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: NVIC_SYSPRI2 used once
SCB_VTOR E000ED08

Symbol: SCB_VTOR
   Definitions
      At line 22 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 165 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: SCB_VTOR used once
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

rt_hw_hard_fault_exception 00000000

Symbol: rt_hw_hard_fault_exception
   Definitions
      At line 182 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 198 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
Comment: rt_hw_hard_fault_exception used once
rt_interrupt_from_thread 00000000

Symbol: rt_interrupt_from_thread
   Definitions
      At line 34 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 74 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
      At line 106 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
      At line 143 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S

rt_interrupt_to_thread 00000000

Symbol: rt_interrupt_to_thread
   Definitions
      At line 35 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 78 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
      At line 116 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
      At line 139 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S

rt_thread_switch_interrupt_flag 00000000

Symbol: rt_thread_switch_interrupt_flag
   Definitions
      At line 33 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
   Uses
      At line 67 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
      At line 98 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S
      At line 148 in file ..\..\libcpu\arm\cortex-m3\context_rvds.S

4 symbols
356 symbols in table
