{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601769216782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601769216782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 03 20:53:36 2020 " "Processing started: Sat Oct 03 20:53:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601769216782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601769216782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601769216782 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1601769217227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1_8Bits-ckt " "Found design unit 1: MUX2_1_8Bits-ckt" {  } { { "MUX2_1_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/MUX2_1_8Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217661 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_8Bits " "Found entity 1: MUX2_1_8Bits" {  } { { "MUX2_1_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/MUX2_1_8Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_in_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shr_in_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHR_in_8Bits-ckt " "Found design unit 1: SHR_in_8Bits-ckt" {  } { { "SHR_in_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SHR_in_8Bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217663 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHR_in_8Bits " "Found entity 1: SHR_in_8Bits" {  } { { "SHR_in_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SHR_in_8Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_16Bits-ckt " "Found design unit 1: SUM_16Bits-ckt" {  } { { "SUM_16Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_16Bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217665 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_16Bits " "Found entity 1: SUM_16Bits" {  } { { "SUM_16Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_16Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador8Bits-CI " "Found design unit 1: Multiplicador8Bits-CI" {  } { { "Multiplicador8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multiplicador8Bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217667 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador8Bits " "Found entity 1: Multiplicador8Bits" {  } { { "Multiplicador8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multiplicador8Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_linha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_linha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mult_linha-ckt " "Found design unit 1: Mult_linha-ckt" {  } { { "Multi_linha.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multi_linha.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217670 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mult_linha " "Found entity 1: Mult_linha" {  } { { "Multi_linha.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multi_linha.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_8Bits-ckt " "Found design unit 1: Comparador_8Bits-ckt" {  } { { "Comparador_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Comparador_8Bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217672 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_8Bits " "Found entity 1: Comparador_8Bits" {  } { { "Comparador_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Comparador_8Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_4Bits-ckt " "Found design unit 1: Comparador_4Bits-ckt" {  } { { "Comparador_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Comparador_4Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217674 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_4Bits " "Found entity 1: Comparador_4Bits" {  } { { "Comparador_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Comparador_4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-ckt " "Found design unit 1: Comparador-ckt" {  } { { "Comparador.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Comparador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217677 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_8Bits-ckt " "Found design unit 1: SUM_8Bits-ckt" {  } { { "SUM_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_8Bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217679 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_8Bits " "Found entity 1: SUM_8Bits" {  } { { "SUM_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_8Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_4Bits-ckt " "Found design unit 1: SUM_4Bits-ckt" {  } { { "SUM_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_4Bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217681 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_4Bits " "Found entity 1: SUM_4Bits" {  } { { "SUM_4Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_2Bits-ckt " "Found design unit 1: SUM_2Bits-ckt" {  } { { "SUM_2Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_2Bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217684 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_2Bits " "Found entity 1: SUM_2Bits" {  } { { "SUM_2Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_2Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM_1Bit-ckt " "Found design unit 1: SUM_1Bit-ckt" {  } { { "SUM_1Bit.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_1Bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217686 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM_1Bit " "Found entity 1: SUM_1Bit" {  } { { "SUM_1Bit.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_8Bits-ckt " "Found design unit 1: SUB_8Bits-ckt" {  } { { "SUB_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUB_8Bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217688 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_8Bits " "Found entity 1: SUB_8Bits" {  } { { "SUB_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUB_8Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_in_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl_in_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHL_in_8Bits-ckt " "Found design unit 1: SHL_in_8Bits-ckt" {  } { { "SHL_in_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SHL_in_8Bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217690 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHL_in_8Bits " "Found entity 1: SHL_in_8Bits" {  } { { "SHL_in_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SHL_in_8Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12_1_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12_1_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX12_1_8Bits-ckt " "Found design unit 1: MUX12_1_8Bits-ckt" {  } { { "MUX12_1_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/MUX12_1_8Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217692 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX12_1_8Bits " "Found entity 1: MUX12_1_8Bits" {  } { { "MUX12_1_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/MUX12_1_8Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ckt " "Found design unit 1: ULA-ckt" {  } { { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217697 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601769217697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601769217697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601769217736 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INC_ovrf ULA.vhd(54) " "Verilog HDL or VHDL warning at ULA.vhd(54): object \"INC_ovrf\" assigned a value but never read" {  } { { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601769217737 "|ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_8Bits SUM_8Bits:ADD " "Elaborating entity \"SUM_8Bits\" for hierarchy \"SUM_8Bits:ADD\"" {  } { { "ULA.vhd" "ADD" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769217752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_4Bits SUM_8Bits:ADD\|SUM_4Bits:SUM01 " "Elaborating entity \"SUM_4Bits\" for hierarchy \"SUM_8Bits:ADD\|SUM_4Bits:SUM01\"" {  } { { "SUM_8Bits.vhd" "SUM01" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_8Bits.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769217754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_2Bits SUM_8Bits:ADD\|SUM_4Bits:SUM01\|SUM_2Bits:SUM01 " "Elaborating entity \"SUM_2Bits\" for hierarchy \"SUM_8Bits:ADD\|SUM_4Bits:SUM01\|SUM_2Bits:SUM01\"" {  } { { "SUM_4Bits.vhd" "SUM01" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_4Bits.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769217756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_1Bit SUM_8Bits:ADD\|SUM_4Bits:SUM01\|SUM_2Bits:SUM01\|SUM_1Bit:SUM01 " "Elaborating entity \"SUM_1Bit\" for hierarchy \"SUM_8Bits:ADD\|SUM_4Bits:SUM01\|SUM_2Bits:SUM01\|SUM_1Bit:SUM01\"" {  } { { "SUM_2Bits.vhd" "SUM01" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUM_2Bits.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769217758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB_8Bits SUB_8Bits:SUB " "Elaborating entity \"SUB_8Bits\" for hierarchy \"SUB_8Bits:SUB\"" {  } { { "ULA.vhd" "SUB" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769217772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sub_c_out SUB_8Bits.vhd(19) " "Verilog HDL or VHDL warning at SUB_8Bits.vhd(19): object \"sub_c_out\" assigned a value but never read" {  } { { "SUB_8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/SUB_8Bits.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601769217773 "|SUB_8Bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador_8Bits Comparador_8Bits:CMP " "Elaborating entity \"Comparador_8Bits\" for hierarchy \"Comparador_8Bits:CMP\"" {  } { { "ULA.vhd" "CMP" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769217797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador_4Bits Comparador_8Bits:CMP\|Comparador_4Bits:Comp1 " "Elaborating entity \"Comparador_4Bits\" for hierarchy \"Comparador_8Bits:CMP\|Comparador_4Bits:Comp1\"" {  } { { "Comparador_8Bits.vhd" "Comp1" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Comparador_8Bits.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769217799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Comparador_8Bits:CMP\|Comparador_4Bits:Comp1\|Comparador:Comp1 " "Elaborating entity \"Comparador\" for hierarchy \"Comparador_8Bits:CMP\|Comparador_4Bits:Comp1\|Comparador:Comp1\"" {  } { { "Comparador_4Bits.vhd" "Comp1" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Comparador_4Bits.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769217801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador8Bits Multiplicador8Bits:MULT " "Elaborating entity \"Multiplicador8Bits\" for hierarchy \"Multiplicador8Bits:MULT\"" {  } { { "ULA.vhd" "MULT" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769217812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_01_out Multiplicador8Bits.vhd(26) " "Verilog HDL or VHDL warning at Multiplicador8Bits.vhd(26): object \"c_01_out\" assigned a value but never read" {  } { { "Multiplicador8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multiplicador8Bits.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601769217813 "|ULA|Multiplicador8Bits:MULT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_02_out Multiplicador8Bits.vhd(26) " "Verilog HDL or VHDL warning at Multiplicador8Bits.vhd(26): object \"c_02_out\" assigned a value but never read" {  } { { "Multiplicador8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multiplicador8Bits.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601769217813 "|ULA|Multiplicador8Bits:MULT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_03_out Multiplicador8Bits.vhd(26) " "Verilog HDL or VHDL warning at Multiplicador8Bits.vhd(26): object \"c_03_out\" assigned a value but never read" {  } { { "Multiplicador8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multiplicador8Bits.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601769217813 "|ULA|Multiplicador8Bits:MULT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_04_out Multiplicador8Bits.vhd(26) " "Verilog HDL or VHDL warning at Multiplicador8Bits.vhd(26): object \"c_04_out\" assigned a value but never read" {  } { { "Multiplicador8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multiplicador8Bits.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601769217814 "|ULA|Multiplicador8Bits:MULT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_05_out Multiplicador8Bits.vhd(26) " "Verilog HDL or VHDL warning at Multiplicador8Bits.vhd(26): object \"c_05_out\" assigned a value but never read" {  } { { "Multiplicador8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multiplicador8Bits.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601769217814 "|ULA|Multiplicador8Bits:MULT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_06_out Multiplicador8Bits.vhd(26) " "Verilog HDL or VHDL warning at Multiplicador8Bits.vhd(26): object \"c_06_out\" assigned a value but never read" {  } { { "Multiplicador8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multiplicador8Bits.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601769217814 "|ULA|Multiplicador8Bits:MULT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_07_out Multiplicador8Bits.vhd(26) " "Verilog HDL or VHDL warning at Multiplicador8Bits.vhd(26): object \"c_07_out\" assigned a value but never read" {  } { { "Multiplicador8Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multiplicador8Bits.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1601769217814 "|ULA|Multiplicador8Bits:MULT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult_linha Multiplicador8Bits:MULT\|Mult_linha:Mult01 " "Elaborating entity \"Mult_linha\" for hierarchy \"Multiplicador8Bits:MULT\|Mult_linha:Mult01\"" {  } { { "Multiplicador8Bits.vhd" "Mult01" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multiplicador8Bits.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769217815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_16Bits Multiplicador8Bits:MULT\|SUM_16Bits:Somador01 " "Elaborating entity \"SUM_16Bits\" for hierarchy \"Multiplicador8Bits:MULT\|SUM_16Bits:Somador01\"" {  } { { "Multiplicador8Bits.vhd" "Somador01" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/Multiplicador8Bits.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769217824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHL_in_8Bits SHL_in_8Bits:SHL " "Elaborating entity \"SHL_in_8Bits\" for hierarchy \"SHL_in_8Bits:SHL\"" {  } { { "ULA.vhd" "SHL" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769218127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHR_in_8Bits SHR_in_8Bits:SHR " "Elaborating entity \"SHR_in_8Bits\" for hierarchy \"SHR_in_8Bits:SHR\"" {  } { { "ULA.vhd" "SHR" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769218129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX12_1_8Bits MUX12_1_8Bits:MUX " "Elaborating entity \"MUX12_1_8Bits\" for hierarchy \"MUX12_1_8Bits:MUX\"" {  } { { "ULA.vhd" "MUX" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769218131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1_8Bits MUX12_1_8Bits:MUX\|MUX2_1_8Bits:first_line_mux_01 " "Elaborating entity \"MUX2_1_8Bits\" for hierarchy \"MUX12_1_8Bits:MUX\|MUX2_1_8Bits:first_line_mux_01\"" {  } { { "MUX12_1_8Bits.vhd" "first_line_mux_01" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/MUX12_1_8Bits.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601769218133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1601769221361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601769221361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601769222003 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601769222003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "254 " "Implemented 254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601769222003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601769222003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601769222029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 03 20:53:42 2020 " "Processing ended: Sat Oct 03 20:53:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601769222029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601769222029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601769222029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601769222029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601769225841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601769225842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 03 20:53:45 2020 " "Processing started: Sat Oct 03 20:53:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601769225842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1601769225842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ULA -c ULA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1601769225842 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1601769226156 ""}
{ "Info" "0" "" "Project  = ULA" {  } {  } 0 0 "Project  = ULA" 0 0 "Fitter" 0 0 1601769226156 ""}
{ "Info" "0" "" "Revision = ULA" {  } {  } 0 0 "Revision = ULA" 0 0 "Fitter" 0 0 1601769226156 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1601769226266 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ULA EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ULA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601769226275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601769226310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601769226310 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601769226401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1601769226413 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601769226939 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1601769226939 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1601769226939 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601769226941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 788 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601769226941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 789 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1601769226941 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1601769226941 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 32 " "No exact pin location assignment(s) for 32 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[0\] " "Pin ULA_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_OUT[0] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[1\] " "Pin ULA_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_OUT[1] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[2\] " "Pin ULA_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_OUT[2] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[3\] " "Pin ULA_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_OUT[3] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[4\] " "Pin ULA_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_OUT[4] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[5\] " "Pin ULA_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_OUT[5] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[6\] " "Pin ULA_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_OUT[6] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_OUT\[7\] " "Pin ULA_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_OUT[7] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMP_eq " "Pin JMP_eq not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { JMP_eq } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMP_eq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMP_hi " "Pin JMP_hi not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { JMP_hi } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMP_hi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMP_lo " "Pin JMP_lo not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { JMP_lo } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JMP_lo } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_OVRF " "Pin LED_OVRF not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { LED_OVRF } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 8 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_OVRF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_S_IN\[0\] " "Pin ULA_S_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_S_IN[0] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_S_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_A_IN\[1\] " "Pin ULA_A_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_A_IN[1] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_A_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_S_IN\[1\] " "Pin ULA_S_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_S_IN[1] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_S_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_A_IN\[0\] " "Pin ULA_A_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_A_IN[0] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_A_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_B_IN\[0\] " "Pin ULA_B_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_B_IN[0] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_B_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_S_IN\[2\] " "Pin ULA_S_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_S_IN[2] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_S_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_B_IN\[2\] " "Pin ULA_B_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_B_IN[2] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_B_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_B_IN\[1\] " "Pin ULA_B_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_B_IN[1] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_B_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_A_IN\[2\] " "Pin ULA_A_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_A_IN[2] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_A_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_A_IN\[7\] " "Pin ULA_A_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_A_IN[7] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_A_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_B_IN\[7\] " "Pin ULA_B_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_B_IN[7] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_B_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_A_IN\[6\] " "Pin ULA_A_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_A_IN[6] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_A_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_B_IN\[6\] " "Pin ULA_B_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_B_IN[6] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_B_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_A_IN\[5\] " "Pin ULA_A_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_A_IN[5] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_A_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_B_IN\[5\] " "Pin ULA_B_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_B_IN[5] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_B_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_A_IN\[4\] " "Pin ULA_A_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_A_IN[4] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_A_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_B_IN\[4\] " "Pin ULA_B_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_B_IN[4] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_B_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_A_IN\[3\] " "Pin ULA_A_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_A_IN[3] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_A_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_B_IN\[3\] " "Pin ULA_B_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_B_IN[3] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 5 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_B_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULA_S_IN\[3\] " "Pin ULA_S_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ULA_S_IN[3] } } } { "ULA.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/ULA.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULA_S_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1601769227050 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1601769227050 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ULA.sdc " "Synopsys Design Constraints File file not found: 'ULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1601769227173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1601769227174 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1601769227174 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1601769227175 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1601769227176 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601769227178 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601769227178 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601769227178 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601769227179 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601769227179 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601769227179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601769227180 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601769227180 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601769227180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1601769227180 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601769227180 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 20 12 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 20 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1601769227182 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1601769227182 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1601769227182 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601769227183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601769227183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601769227183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601769227183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601769227183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601769227183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601769227183 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1601769227183 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1601769227183 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1601769227183 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601769227200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601769229892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601769230339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601769230378 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601769230658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601769230660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601769230729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } { { "loc" "" { Generic "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} 33 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1601769232616 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601769232616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601769232759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1601769232760 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1601769232760 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601769232760 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1601769232820 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601769232825 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[0\] 0 " "Pin \"ULA_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[1\] 0 " "Pin \"ULA_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[2\] 0 " "Pin \"ULA_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[3\] 0 " "Pin \"ULA_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[4\] 0 " "Pin \"ULA_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[5\] 0 " "Pin \"ULA_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[6\] 0 " "Pin \"ULA_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ULA_OUT\[7\] 0 " "Pin \"ULA_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMP_eq 0 " "Pin \"JMP_eq\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMP_hi 0 " "Pin \"JMP_hi\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMP_lo 0 " "Pin \"JMP_lo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED_OVRF 0 " "Pin \"LED_OVRF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1601769232832 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1601769232832 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601769232936 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601769233074 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601769233185 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601769233450 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1601769233538 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/output_files/ULA.fit.smsg " "Generated suppressed messages file C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/ULA/output_files/ULA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601769233619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601769233788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 03 20:53:53 2020 " "Processing ended: Sat Oct 03 20:53:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601769233788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601769233788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601769233788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601769233788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1601769236342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601769236342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 03 20:53:56 2020 " "Processing started: Sat Oct 03 20:53:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601769236342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1601769236342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ULA -c ULA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1601769236343 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1601769237629 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1601769237675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601769238156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 03 20:53:58 2020 " "Processing ended: Sat Oct 03 20:53:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601769238156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601769238156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601769238156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1601769238156 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1601769238776 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1601769240200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601769240200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 03 20:53:59 2020 " "Processing started: Sat Oct 03 20:53:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601769240200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601769240200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ULA -c ULA " "Command: quartus_sta ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601769240200 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1601769240296 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1601769240548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1601769240581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1601769240581 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ULA.sdc " "Synopsys Design Constraints File file not found: 'ULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1601769240700 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1601769240700 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1601769240701 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1601769240701 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1601769240702 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1601769240712 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1601769240714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601769240715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601769240743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601769240747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601769240750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601769240752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601769240754 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1601769240773 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1601769240774 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1601769240785 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1601769240785 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1601769240785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601769240800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601769240803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601769240805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601769240828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1601769240830 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1601769240849 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1601769240876 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1601769240876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601769241004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 03 20:54:01 2020 " "Processing ended: Sat Oct 03 20:54:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601769241004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601769241004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601769241004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601769241004 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601769241625 ""}
