/* $NoKeywords:$ */
/**
 * @file
 *
 * AMD Hudson-2 SMI Dispatcher Driver
 *
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:      AGESA
 * @e sub-project:  UEFI
 * @e \$Revision: 309090 $   @e \$Date: 2014-12-09 10:28:05 -0800 (Tue, 09 Dec 2014) $
 *
 */
/******************************************************************************
*
 * 
 * Copyright 2016 - 2019 CHENGDU HAIGUANG IC DESIGN CO., LTD. All Rights Reserved.
 * 
 * HYGON is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with HYGON.  This header does *NOT* give you permission to use the Materials
 * or any rights under HYGON's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 * 
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by HYGON shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 * 
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY HYGON ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL HYGON OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF HYGON'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY HYGON, EVEN IF HYGON HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 * 
 * HYGON does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by HYGON, or
 * result from use of the Materials or any related information.
 * 
 * You agree that you will not reverse engineer or decompile the Materials.
 * 
 * NO SUPPORT OBLIGATION: HYGON is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, HYGON retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 * 
 * AMD GRANT HYGON DECLARATION: ADVANCED MICRO DEVICES, INC.(AMD) granted HYGON has
 * the right to redistribute HYGON's Agesa version to BIOS Vendors and HYGON has
 * the right to make the modified version available for use with HYGON's PRODUCT.
****************************************************************************/
#include "FchSmmDispatcher.h"
#define FILECODE UEFI_SMM_FCHSMMDISPATCHER_FCHSMMDISPATCHER_FILECODE

#include <Protocol/SmmBase2.h>
#include <Protocol/SmmConfiguration.h>
#include <Protocol/SmmCpuIo2.h>

extern FCH_SMM_DISPATCHER_TABLE FchSmmDispatcherTable[];
extern UINT8 NumOfDispatcherTableEntry;
extern SAVE_B2B_IO B2bIoList[];
extern UINT8 NumOfB2bIoListEntry;
extern SAVE_PCI SavePciList[];
extern UINT8 NumOfSavePciListEntry;
extern FCH_USB_SMI_SYSINFO  FchUsbSmiSysInfo[];

EFI_SMM_CPU_PROTOCOL         *mSmmCpuProtocol;

FCH_SMM_SW_NODE              *HeadFchSmmSwNodePtr;
FCH_SMM_SX_NODE              *HeadFchSmmSxNodePtr;
FCH_SMM_PWRBTN_NODE          *HeadFchSmmPwrBtnNodePtr;
FCH_SMM_PERIODICAL_NODE      *HeadFchSmmPeriodicalNodePtr;
FCH_SMM_PERIODICAL_NODE      *HeadFchSmmPeriodicalNodePtr2;
FCH_SMM_GPI_NODE             *HeadFchSmmGpiNodePtr;
FCH_SMM_USB_NODE             *HeadFchSmmUsbNodePtr;
FCH_SMM_MISC_NODE            *HeadFchSmmMiscNodePtr;
FCH_SMM_APURAS_NODE          *HeadFchSmmApuRasNodePtr;
FCH_SMM_COMMUNICATION_BUFFER *CommunicationBufferPtr;
FCH_SMM_SW_CONTEXT           *EfiSmmSwContext;

EFI_SMM_PERIODIC_TIMER_CONTEXT EfiSmmPeriodicTimerContext;

typedef struct {
  EFI_GUID  *Guid;
  VOID      *Interface;
} FCH_PROTOCOL_LIST;

FCH_PROTOCOL_LIST FchProtocolList[] = {
                    &gFchSmmSwDispatch2ProtocolGuid,            &gFchSmmSwDispatch2Protocol,
                    &gEfiSmmSwDispatch2ProtocolGuid,            &gEfiSmmSwDispatch2Protocol,
                    &gFchSmmSxDispatch2ProtocolGuid,            &gFchSmmSxDispatch2Protocol,
                    &gEfiSmmSxDispatch2ProtocolGuid,            &gEfiSmmSxDispatch2Protocol,
                    &gFchSmmPwrBtnDispatch2ProtocolGuid,        &gFchSmmPwrBtnDispatch2Protocol,
                    &gEfiSmmPowerButtonDispatch2ProtocolGuid,   &gEfiSmmPwrBtnDispatch2Protocol,
                    &gFchSmmPeriodicalDispatch2ProtocolGuid,    &gFchSmmPeriodicalDispatch2Protocol,
                    &gEfiSmmPeriodicTimerDispatch2ProtocolGuid, &gEfiSmmPeriodicalDispatch2Protocol,
                    &gFchSmmUsbDispatch2ProtocolGuid,           &gFchSmmUsbDispatch2Protocol,
                    &gEfiSmmUsbDispatch2ProtocolGuid,           &gEfiSmmUsbDispatch2Protocol,
                    &gFchSmmGpiDispatch2ProtocolGuid,           &gFchSmmGpiDispatch2Protocol,
                    &gEfiSmmGpiDispatch2ProtocolGuid,           &gEfiSmmGpiDispatch2Protocol,
                    &gFchSmmIoTrapDispatch2ProtocolGuid,        &gFchSmmIoTrapDispatch2Protocol,
                    &gEfiSmmIoTrapDispatch2ProtocolGuid,        &gEfiSmmIoTrapDispatch2Protocol,
                    &gFchSmmMiscDispatchProtocolGuid,           &gFchSmmMiscDispatchProtocol,
                    };

FCH_PROTOCOL_LIST FchProtocolListRas[] = {
                    &gFchSmmApuRasDispatchProtocolGuid,         &gFchSmmApuRasDispatchProtocol,
                    };

EFI_STATUS
EFIAPI
FchSmmDispatchHandler (
  IN       EFI_HANDLE                   SmmImageHandle,
  IN       CONST EFI_SMM_ENTRY_CONTEXT  *SmmEntryContext,
  IN OUT   VOID                         *CommunicationBuffer OPTIONAL,
  IN OUT   UINTN                        *SourceSize OPTIONAL
  );

VOID
FchSmmInitUsbSmiSysInfo (
  VOID
  );

/*----------------------------------------------------------------------------------------*/
/**
 * Entry point of the AMD FCH SMM dispatcher driver
 * Example of dispatcher driver that handled IO TRAP requests only
 *
 * @param[in]     ImageHandle    Pointer to the firmware file system header
 * @param[in]     SystemTable    Pointer to System table
 *
 * @retval        EFI_SUCCESS    Module initialized successfully
 * @retval        EFI_ERROR      Initialization failed (see error for more details)
 */
/*----------------------------------------------------------------------------------------*/
EFI_STATUS
EFIAPI
FchSmmDispatcherEntry (
  IN       EFI_HANDLE         ImageHandle,
  IN       EFI_SYSTEM_TABLE   *SystemTable
  )
{
  EFI_STATUS                    Status;
  EFI_HANDLE                    DispatchHandle;
  EFI_HANDLE                    FchSmmDispatcherHandle;
  UINTN                         i;

  AGESA_TESTPOINT (TpFchSmmDispatcherEntry, NULL);

  Status = gSmst->SmmLocateProtocol (
                    &gEfiSmmCpuProtocolGuid,
                    NULL,
                    &mSmmCpuProtocol
                    );
  ASSERT_EFI_ERROR (Status);

  Status = gSmst->SmmAllocatePool (
                    EfiRuntimeServicesData,
                    sizeof (FCH_SMM_SW_NODE),
                    &HeadFchSmmSwNodePtr
                    );
  if (EFI_ERROR (Status)) {
    return Status;
  }
  ZeroMem (HeadFchSmmSwNodePtr, sizeof (FCH_SMM_SW_NODE));

  Status = gSmst->SmmAllocatePool (
                          EfiRuntimeServicesData,
                          sizeof (FCH_SMM_SX_NODE),
                          &HeadFchSmmSxNodePtr
                          );

  if (EFI_ERROR (Status)) {
    return Status;
  }
  ZeroMem (HeadFchSmmSxNodePtr, sizeof (FCH_SMM_SX_NODE));

  Status = gSmst->SmmAllocatePool (
                    EfiRuntimeServicesData,
                    sizeof (FCH_SMM_PWRBTN_NODE),
                    &HeadFchSmmPwrBtnNodePtr
                    );
  if (EFI_ERROR (Status)) {
    return Status;
  }
  ZeroMem (HeadFchSmmPwrBtnNodePtr, sizeof (FCH_SMM_PWRBTN_NODE));

  Status = gSmst->SmmAllocatePool (
                    EfiRuntimeServicesData,
                    sizeof (FCH_SMM_PERIODICAL_NODE),
                    &HeadFchSmmPeriodicalNodePtr
                    );
  if (EFI_ERROR (Status)) {
    return Status;
  }
  ZeroMem (HeadFchSmmPeriodicalNodePtr, sizeof (FCH_SMM_PERIODICAL_NODE));
  
  Status = gSmst->SmmAllocatePool (
                    EfiRuntimeServicesData,
                    sizeof (FCH_SMM_PERIODICAL_NODE),
                    &HeadFchSmmPeriodicalNodePtr2
                    );
  if (EFI_ERROR (Status)) {
    return Status;
  }
  ZeroMem (HeadFchSmmPeriodicalNodePtr2, sizeof (FCH_SMM_PERIODICAL_NODE));

  Status = gSmst->SmmAllocatePool (
                    EfiRuntimeServicesData,
                    sizeof (FCH_SMM_GPI_NODE),
                    &HeadFchSmmGpiNodePtr
                    );
  if (EFI_ERROR (Status)) {
    return Status;
  }
  ZeroMem (HeadFchSmmGpiNodePtr, sizeof (FCH_SMM_GPI_NODE));
  HeadFchSmmGpiNodePtr->Context.GpiNum = 0xffff;

  Status = gSmst->SmmAllocatePool (
                    EfiRuntimeServicesData,
                    sizeof (FCH_SMM_USB_NODE),
                    &HeadFchSmmUsbNodePtr
                    );
  if (EFI_ERROR (Status)) {
    return Status;
  }
  ZeroMem (HeadFchSmmUsbNodePtr, sizeof (FCH_SMM_USB_NODE));
  HeadFchSmmUsbNodePtr->Context.Order = 0xFF;

  Status = gSmst->SmmAllocatePool (
                    EfiRuntimeServicesData,
                    sizeof (FCH_SMM_MISC_NODE),
                    &HeadFchSmmMiscNodePtr
                    );
  if (EFI_ERROR (Status)) {
    return Status;
  }
  ZeroMem (HeadFchSmmMiscNodePtr, sizeof (FCH_SMM_MISC_NODE));

  Status = gSmst->SmmAllocatePool (
                    EfiRuntimeServicesData,
                    sizeof (FCH_SMM_SW_CONTEXT),
                    &EfiSmmSwContext
                    );
  if (EFI_ERROR (Status)) {
    return Status;
  }
  ZeroMem (EfiSmmSwContext, sizeof (FCH_SMM_SW_CONTEXT));

  Status = gSmst->SmmAllocatePool (
                    EfiRuntimeServicesData,
                    sizeof (FCH_SMM_COMMUNICATION_BUFFER),
                    &CommunicationBufferPtr
                    );
  if (EFI_ERROR (Status)) {
    return Status;
  }

  for (i = 0 ; i < sizeof (FchProtocolList) / sizeof (FCH_PROTOCOL_LIST); i++ ) {
    FchSmmDispatcherHandle =  NULL;
    Status = gSmst->SmmInstallProtocolInterface (
               &FchSmmDispatcherHandle,
               FchProtocolList[i].Guid,
               EFI_NATIVE_INTERFACE,
               FchProtocolList[i].Interface);
    if (EFI_ERROR (Status)) {
      return Status;
    }
  }

  if ( PcdGetBool (PcdAmdFchApuRasSmiSupport) ) {
    Status = gSmst->SmmAllocatePool (
                      EfiRuntimeServicesData,
                      sizeof (FCH_SMM_APURAS_NODE),
                      &HeadFchSmmApuRasNodePtr
                      );
    if (EFI_ERROR (Status)) {
      return Status;
    }
    ZeroMem (HeadFchSmmApuRasNodePtr, sizeof (FCH_SMM_APURAS_NODE));

    FchSmmDispatcherHandle =  NULL;
    Status = gSmst->SmmInstallProtocolInterface (
               &FchSmmDispatcherHandle,
               FchProtocolListRas[0].Guid,
               EFI_NATIVE_INTERFACE,
               FchProtocolListRas[0].Interface);
    if (EFI_ERROR (Status)) {
      return Status;
    }

    // Find handler for APU Hw Assertion bit
    for (i = 0; i < NumOfDispatcherTableEntry; i++ ) {
      if ((FchSmmDispatcherTable[i].StatusReg == FCH_SMI_REG84) && (FchSmmDispatcherTable[i].SmiStatusBit == ApuRasSmi)) {
        FchSmmDispatcherTable[i].SmiDispatcher = FchSmmApuRasDispatchHandler;
      }
    }
  }

  Status = gSmst->SmiHandlerRegister (
                    FchSmmDispatchHandler,
                    NULL,
                    &DispatchHandle
                    );

  if (EFI_ERROR (Status)) {
    return Status;
  }

  {
    UINT32  SmmDispatcherData32;
    UINT32  SmmDispatcherIndex;

  //
  // Clear all handled SMI status bit
  //
    for (SmmDispatcherIndex = 0; SmmDispatcherIndex < NumOfDispatcherTableEntry; SmmDispatcherIndex++ ) {
      SmmDispatcherData32 = ACPIMMIO32 (ACPI_MMIO_BASE + SMI_BASE + FchSmmDispatcherTable[SmmDispatcherIndex].StatusReg);
      SmmDispatcherData32 &= FchSmmDispatcherTable[SmmDispatcherIndex].SmiStatusBit;
      ACPIMMIO32 (ACPI_MMIO_BASE + SMI_BASE + FchSmmDispatcherTable[SmmDispatcherIndex].StatusReg) = SmmDispatcherData32;
    }
  //
  // Clear SmiEnB and Set EOS
  //
    SmmDispatcherData32 = ACPIMMIO32 (ACPI_MMIO_BASE + SMI_BASE + FCH_SMI_REG98);
    SmmDispatcherData32 &= ~(BIT31);
    SmmDispatcherData32 |= BIT28;
    ACPIMMIO32 (ACPI_MMIO_BASE + SMI_BASE + FCH_SMI_REG98) = SmmDispatcherData32;
  }

  FchSmmInitUsbSmiSysInfo ();

  AGESA_TESTPOINT (TpFchSmmDispatcherExit, NULL);
  return Status;
}

VOID
SaveB2BRegisters (
  VOID
  )
{
  EFI_SMM_CPU_IO2_PROTOCOL   *SmmCpuIo;
  UINT8                      i;
  UINT32                     PciAddress;

  SmmCpuIo = &gSmst->SmmIo;

  for (i = 0; i < NumOfB2bIoListEntry; i++) {
    SmmCpuIo->Io.Read (SmmCpuIo, B2bIoList[i].ioWidth, B2bIoList[i].ioPort, 1, &B2bIoList[i].ioValue);
  }
  for (i = 0; i < NumOfSavePciListEntry; i++) {
    PciAddress = 0x80000000;
    PciAddress |= ((SavePciList[i].Bus << 16) | (SavePciList[i].Dev << 11) | (SavePciList[i].Func << 8) | (SavePciList[i].Offset));
    SmmCpuIo->Io.Write (SmmCpuIo, SMM_IO_UINT32, CFG_ADDR_PORT, 1, &PciAddress);
    SmmCpuIo->Io.Read (SmmCpuIo, SavePciList[i].DataWidth, CFG_DATA_PORT, 1, &SavePciList[i].DataValue);
  }
}

VOID
RestoreB2BRegisters ( VOID )
{
  EFI_SMM_CPU_IO2_PROTOCOL   *SmmCpuIo;
  UINT8                      i;
  UINT32                     PciAddress;

  SmmCpuIo = &gSmst->SmmIo;

  for (i = 0; i < NumOfSavePciListEntry; i++) {
    PciAddress = 0x80000000;
    PciAddress |= ((SavePciList[i].Bus << 16) | (SavePciList[i].Dev << 11) | (SavePciList[i].Func << 8) | (SavePciList[i].Offset));
    SmmCpuIo->Io.Write (SmmCpuIo, SMM_IO_UINT32, CFG_ADDR_PORT, 1, &PciAddress);
    SmmCpuIo->Io.Write (SmmCpuIo, SavePciList[i].DataWidth, CFG_DATA_PORT, 1, &SavePciList[i].DataValue);
  }
  for (i = 0; i < NumOfB2bIoListEntry; i++) {
    SmmCpuIo->Io.Write (SmmCpuIo, B2bIoList[i].ioWidth, B2bIoList[i].ioPort, 1, &B2bIoList[i].ioValue);
  }
}

/*----------------------------------------------------------------------------------------*/
/**
 * FCH SMM dispatcher handler
 *
 *
 * @param[in]       SmmImageHandle        Image Handle
 * @param[in]       SmmEntryContext         (see PI 1.2 for more details)
 * @param[in, out]   OPTIONAL CommunicationBuffer   Communication Buffer (see PI 1.1 for more details)
 * @param[in, out]   OPTIONAL SourceSize            Buffer size (see PI 1.1 for more details)

 * @retval          EFI_SUCCESS           SMI handled by dispatcher
 * @retval          EFI_UNSUPPORTED       SMI not supported by dispcther
 */
/*----------------------------------------------------------------------------------------*/
EFI_STATUS
EFIAPI
FchSmmDispatchHandler (
  IN       EFI_HANDLE                   SmmImageHandle,
  IN       CONST EFI_SMM_ENTRY_CONTEXT  *SmmEntryContext,
  IN OUT   VOID                         *CommunicationBuffer OPTIONAL,
  IN OUT   UINTN                        *SourceSize OPTIONAL
  )
{
  UINT8        SmmDispatcherIndex;
  UINT32       SmiStatusData;
  UINT32       SmiReg88StatusData;
  UINT32       Usb0SmiEnableRegister;
  UINT32       Usb0SmiEnableStatus;
  UINT32       Usb1SmiEnableRegister;
  UINT32       Usb1SmiEnableStatus;
  UINT32       Usb2SmiEnableRegister;
  UINT32       Usb2SmiEnableStatus;
  UINT32       Usb3SmiEnableRegister;
  UINT32       Usb3SmiEnableStatus;
  UINT32       EosStatus;
  EFI_STATUS   Status;

  Status = EFI_WARN_INTERRUPT_SOURCE_PENDING; //Updated to be compliant with UDK2010.SR1.UP1
  SaveB2BRegisters ();
  SmiReg88StatusData = ACPIMMIO32 (ACPI_MMIO_BASE + SMI_BASE + FCH_SMI_REG88) & SmiCmdPort;

  Usb0SmiEnableStatus = 0x00;
  Usb1SmiEnableStatus = 0x00;
  Usb2SmiEnableStatus = 0x00;
  Usb3SmiEnableStatus = 0x00;
  if ((FchUsbSmiSysInfo[0].DieBusNum != 0xFF) && FchUsbSmiSysInfo[0].XhciEnable) {
    FchSmnRead (FchUsbSmiSysInfo[0].DieBusNum, XHCI_INTERRUPT_CONTROL, &Usb0SmiEnableRegister, NULL);
    Usb0SmiEnableStatus = Usb0SmiEnableRegister & BIT8;
  }
  if ((FchUsbSmiSysInfo[1].DieBusNum != 0xFF) && FchUsbSmiSysInfo[1].XhciEnable) {
    FchSmnRead (FchUsbSmiSysInfo[1].DieBusNum, XHCI_INTERRUPT_CONTROL, &Usb1SmiEnableRegister, NULL);
    Usb1SmiEnableStatus = Usb1SmiEnableRegister & BIT8;
  }
  if ((FchUsbSmiSysInfo[2].DieBusNum != 0xFF) && FchUsbSmiSysInfo[2].XhciEnable) {
    FchSmnRead (FchUsbSmiSysInfo[2].DieBusNum, XHCI_INTERRUPT_CONTROL, &Usb2SmiEnableRegister, NULL);
    Usb2SmiEnableStatus = Usb2SmiEnableRegister & BIT8;
  }
  if ((FchUsbSmiSysInfo[3].DieBusNum != 0xFF) && FchUsbSmiSysInfo[3].XhciEnable) {
    FchSmnRead (FchUsbSmiSysInfo[3].DieBusNum, XHCI_INTERRUPT_CONTROL, &Usb3SmiEnableRegister, NULL);
    Usb3SmiEnableStatus = Usb3SmiEnableRegister & BIT8;
  }

  do {
    if (Usb0SmiEnableStatus) {
      FchSmnRW (FchUsbSmiSysInfo[0].DieBusNum, XHCI_INTERRUPT_CONTROL, 0xfffffeff, 0x000, NULL);
    }
    if (Usb1SmiEnableStatus) {
      FchSmnRW (FchUsbSmiSysInfo[1].DieBusNum, XHCI_INTERRUPT_CONTROL, 0xfffffeff, 0x000, NULL);
    }
    if (Usb2SmiEnableStatus) {
      FchSmnRW (FchUsbSmiSysInfo[2].DieBusNum, XHCI_INTERRUPT_CONTROL, 0xfffffeff, 0x000, NULL);
    }
    if (Usb3SmiEnableStatus) {
      FchSmnRW (FchUsbSmiSysInfo[3].DieBusNum, XHCI_INTERRUPT_CONTROL, 0xfffffeff, 0x000, NULL);
    }

    for (SmmDispatcherIndex = 0; SmmDispatcherIndex < NumOfDispatcherTableEntry; SmmDispatcherIndex++ ) {
      SmiStatusData = ACPIMMIO32 (ACPI_MMIO_BASE + SMI_BASE + FchSmmDispatcherTable[SmmDispatcherIndex].StatusReg);
      if (( SmiStatusData &= FchSmmDispatcherTable[SmmDispatcherIndex].SmiStatusBit) != 0) {
        CommunicationBufferPtr->SmiStatusReg = FchSmmDispatcherTable[SmmDispatcherIndex].StatusReg;
        CommunicationBufferPtr->SmiStatusBit = SmiStatusData;
        CommunicationBuffer = (VOID *) CommunicationBufferPtr;
        Status = FchSmmDispatcherTable[SmmDispatcherIndex].SmiDispatcher (SmmImageHandle, CommunicationBuffer, SourceSize);
        if (Status != EFI_SUCCESS) {
          Status = EFI_WARN_INTERRUPT_SOURCE_PENDING;
        }
        SmmDispatcherIndex = 0;
      }
    }

    if (Usb0SmiEnableStatus) {
      FchSmnRW (FchUsbSmiSysInfo[0].DieBusNum, XHCI_INTERRUPT_CONTROL, 0xfffffeff, BIT8, NULL);
    }
    if (Usb1SmiEnableStatus) {
      FchSmnRW (FchUsbSmiSysInfo[1].DieBusNum, XHCI_INTERRUPT_CONTROL, 0xfffffeff, BIT8, NULL);
    }
    if (Usb2SmiEnableStatus) {
      FchSmnRW (FchUsbSmiSysInfo[2].DieBusNum, XHCI_INTERRUPT_CONTROL, 0xfffffeff, BIT8, NULL);
    }
    if (Usb3SmiEnableStatus) {
      FchSmnRW (FchUsbSmiSysInfo[3].DieBusNum, XHCI_INTERRUPT_CONTROL, 0xfffffeff, BIT8, NULL);
    }

    ACPIMMIO32 (ACPI_MMIO_BASE + SMI_BASE + FCH_SMI_REG98) |= Eos;
    EosStatus = ACPIMMIO32 (ACPI_MMIO_BASE + SMI_BASE + FCH_SMI_REG98) & Eos;
  } while ((EosStatus != Eos) || (ACPIMMIO32 (ACPI_MMIO_BASE + SMI_BASE + FCH_SMI_REG84) & ApuRasSmi));

  RestoreB2BRegisters ();
  return  Status;
}

//temp fix..
CONST VOID* IdsDebugPrint[] =
{
  NULL
};

VOID
FchSmmInitUsbSmiSysInfo (
  VOID
  )
{
  UINT16              VendorID;

  FchUsbSmiSysInfo[0].XhciEnable = PcdGetBool (PcdXhci0Enable);
  FchUsbSmiSysInfo[1].XhciEnable = PcdGetBool (PcdXhci1Enable);
  FchUsbSmiSysInfo[2].XhciEnable = PcdGetBool (PcdXhci2Enable);
  FchUsbSmiSysInfo[3].XhciEnable = PcdGetBool (PcdXhci3Enable);

  VendorID = PciRead16 (PCI_LIB_ADDRESS (0, (SOCKET0_XHCI0_DIE_NUM + 24), DF_CFGADDRESSCNTL_FUNC, 0));
  if (VendorID != 0xFFFF) {
    FchUsbSmiSysInfo[0].DieBusNum = PciRead8 (PCI_LIB_ADDRESS (0, (SOCKET0_XHCI0_DIE_NUM + 24), DF_CFGADDRESSCNTL_FUNC, DF_CFGADDRESSCNTL_OFFSET));
  } else {
    FchUsbSmiSysInfo[0].DieBusNum = 0xFF;
  }
  DEBUG ((DEBUG_INFO, "[FchSmmDispatcher] Xhci0 DieBusNum = 0x%x\n", FchUsbSmiSysInfo[0].DieBusNum));

  VendorID = PciRead16 (PCI_LIB_ADDRESS (0, (SOCKET0_XHCI1_DIE_NUM + 24), DF_CFGADDRESSCNTL_FUNC, 0));
  if (VendorID != 0xFFFF) {
    FchUsbSmiSysInfo[1].DieBusNum = PciRead8 (PCI_LIB_ADDRESS (0, (SOCKET0_XHCI1_DIE_NUM + 24), DF_CFGADDRESSCNTL_FUNC, DF_CFGADDRESSCNTL_OFFSET));
  } else {
    FchUsbSmiSysInfo[1].DieBusNum = 0xFF;
  }
  DEBUG ((DEBUG_INFO, "[FchSmmDispatcher] Xhci1 DieBusNum = 0x%x\n", FchUsbSmiSysInfo[1].DieBusNum));

  VendorID = PciRead16 (PCI_LIB_ADDRESS (0, (SOCKET1_XHCI0_DIE_NUM + 24), DF_CFGADDRESSCNTL_FUNC, 0));
  if (VendorID != 0xFFFF) {
    FchUsbSmiSysInfo[2].DieBusNum = PciRead8 (PCI_LIB_ADDRESS (0, (SOCKET1_XHCI0_DIE_NUM + 24), DF_CFGADDRESSCNTL_FUNC, DF_CFGADDRESSCNTL_OFFSET));
  } else {
    FchUsbSmiSysInfo[2].DieBusNum = 0xFF;
  }
  DEBUG ((DEBUG_INFO, "[FchSmmDispatcher] Xhci2 DieBusNum = 0x%x\n", FchUsbSmiSysInfo[2].DieBusNum));

  VendorID = PciRead16 (PCI_LIB_ADDRESS (0, (SOCKET1_XHCI1_DIE_NUM + 24), DF_CFGADDRESSCNTL_FUNC, 0));
  if (VendorID != 0xFFFF) {
    FchUsbSmiSysInfo[3].DieBusNum = PciRead8 (PCI_LIB_ADDRESS (0, (SOCKET1_XHCI1_DIE_NUM + 24), DF_CFGADDRESSCNTL_FUNC, DF_CFGADDRESSCNTL_OFFSET));
  } else {
    FchUsbSmiSysInfo[3].DieBusNum = 0xFF;
  }
  DEBUG ((DEBUG_INFO, "[FchSmmDispatcher] Xhci3 DieBusNum = 0x%x\n", FchUsbSmiSysInfo[3].DieBusNum));
}
