EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# 10M08SAE144C8G
#
DEF 10M08SAE144C8G U 0 40 Y Y 11 L N
F0 "U" -1012 607 50 H V L BNN
F1 "10M08SAE144C8G" -1000 550 50 H V L BNN
F2 "LQFP50P2200X2200X160-145N" 0 0 50 H I L BNN
F3 "10M08SAE144C8G" 0 0 50 H I L BNN
F4 "LQFP-144" 0 0 50 H I L BNN "Field5"
F5 "18.98 USD" 0 0 50 H I L BNN "Field6"
F6 "Good" 0 0 50 H I L BNN "Field7"
F7 "Ic Fpga/Cpld Nv 101 i/o 144eqfp" 0 0 50 H I L BNN "Field8"
DRAW
T 0 -1711 706 70 0 0 0 "BANK 1A" Normal 0 L B
T 0 -1661 854 70 0 0 0 "BANK 1B" Normal 0 L B
T 0 828 902 71 0 0 0 "BANK 2" Normal 0 L B
T 0 -118 902 71 0 0 0 "BANK 3" Normal 0 L B
T 0 584 543 70 0 0 0 "BANK 4" Normal 0 L B
T 0 -704 906 70 0 0 0 "BANK 5" Normal 0 L B
T 0 344 856 71 0 0 0 "BANK 6" Normal 0 L B
T 0 -654 748 70 0 0 0 "BANK 7" Normal 0 L B
T 0 -1106 903 70 0 0 0 "BANK 8" Normal 0 L B
P 2 1 0 10 -1000 -400 -1000 500 N
P 2 1 0 10 -1000 500 1000 500 N
P 2 1 0 10 1000 -400 -1000 -400 N
P 2 1 0 10 1000 500 1000 -400 N
P 2 2 0 10 -1100 -600 -1100 500 N
P 2 2 0 10 -1100 500 1100 500 N
P 2 2 0 10 1100 -600 -1100 -600 N
P 2 2 0 10 1100 500 1100 -600 N
P 2 3 0 10 -1100 -400 -1100 400 N
P 2 3 0 10 -1100 400 1300 400 N
P 2 3 0 10 1300 -400 -1100 -400 N
P 2 3 0 10 1300 400 1300 -400 N
P 2 4 0 10 -900 -1000 -900 900 N
P 2 4 0 10 -900 900 900 900 N
P 2 4 0 10 900 -1000 -900 -1000 N
P 2 4 0 10 900 900 900 -1000 N
P 2 5 0 10 -900 -400 -900 400 N
P 2 5 0 10 -900 400 900 400 N
P 2 5 0 10 900 -400 -900 -400 N
P 2 5 0 10 900 400 900 -400 N
P 2 6 0 10 -800 -700 -800 600 N
P 2 6 0 10 -800 600 900 600 N
P 2 6 0 10 900 -700 -800 -700 N
P 2 6 0 10 900 600 900 -700 N
P 2 7 0 10 -1000 -800 -1000 800 N
P 2 7 0 10 -1000 800 1100 800 N
P 2 7 0 10 1100 -800 -1000 -800 N
P 2 7 0 10 1100 800 1100 -800 N
P 2 8 0 10 -800 -400 -800 400 N
P 2 8 0 10 -800 400 900 400 N
P 2 8 0 10 900 -400 -800 -400 N
P 2 8 0 10 900 400 900 -400 N
P 2 9 0 10 -1100 -900 -1100 900 N
P 2 9 0 10 -1100 900 1200 900 N
P 2 9 0 10 1200 -900 -1100 -900 N
P 2 9 0 10 1200 900 1200 -900 N
P 2 10 0 10 -600 -1200 -600 1100 N
P 2 10 0 10 -600 1100 600 1100 N
P 2 10 0 10 600 -1200 -600 -1200 N
P 2 10 0 10 600 1100 600 -1200 N
P 2 11 0 10 -500 -500 -500 500 N
P 2 11 0 10 -500 500 500 500 N
P 2 11 0 10 500 -500 -500 -500 N
P 2 11 0 10 500 500 500 -500 N
X IO,ADC1IN4,(DIFFIO_RX_L3P,DIFFOUT_L3P) 10 -1200 200 200 R 40 40 1 0 B
X IO,ADC1IN5,(DIFFIO_RX_L5N,DIFFOUT_L5N) 11 -1200 -100 200 R 40 40 1 0 B
X IO,ADC1IN6,(DIFFIO_RX_L5P,DIFFOUT_L5P) 12 -1200 0 200 R 40 40 1 0 B
X IO,ADC1IN7,(DIFFIO_RX_L7N,DIFFOUT_L7N) 13 -1200 -300 200 R 40 40 1 0 B
X IO,ADC1IN8,(DIFFIO_RX_L7P,DIFFOUT_L7P) 14 -1200 -200 200 R 40 40 1 0 B
X IO,ADC1IN1,(DIFFIO_RX_L1N,DIFFOUT_L1N) 6 -1200 300 200 R 40 40 1 0 B
X IO,ADC1IN2,(DIFFIO_RX_L1P,DIFFOUT_L1P) 7 -1200 400 200 R 40 40 1 0 B
X IO,ADC1IN3,(DIFFIO_RX_L3N,DIFFOUT_L3N) 8 -1200 100 200 R 40 40 1 0 B
X IO,JTAGEN 15 -1300 -400 200 R 40 40 2 0 B
X IO,TMS,(DIFFIO_RX_L11N,DIFFOUT_L11N) 16 -1300 300 200 R 40 40 2 0 B
X IO,VREFB1N0 17 -1300 -500 200 R 40 40 2 0 B
X IO,TCK,(DIFFIO_RX_L11P,DIFFOUT_L11P) 18 -1300 400 200 R 40 40 2 0 B C
X IO,TDI,(DIFFIO_RX_L12N,DIFFOUT_L12N) 19 -1300 100 200 R 40 40 2 0 B
X IO,TDO,(DIFFIO_RX_L12P,DIFFOUT_L12P) 20 -1300 200 200 R 40 40 2 0 B
X IO,(DIFFIO_RX_L14N,DIFFOUT_L14N) 21 -1300 -100 200 R 40 40 2 0 B
X IO,(DIFFIO_RX_L14P,DIFFOUT_L14P) 22 -1300 0 200 R 40 40 2 0 B
X IO,(DIFFIO_RX_L16N,DIFFOUT_L16N) 24 -1300 -300 200 R 40 40 2 0 B
X IO,(DIFFIO_RX_L16P,DIFFOUT_L16P) 25 -1300 -200 200 R 40 40 2 0 B
X IO,CLK0N,(DIFFIO_RX_L18N,DIFFOUT_L18N) 26 -1300 200 200 R 40 40 3 0 B C
X IO,CLK0P,(DIFFIO_RX_L18P,DIFFOUT_L18P) 27 -1300 300 200 R 40 40 3 0 B C
X IO,CLK1N,(DIFFIO_RX_L20N,DIFFOUT_L20N) 28 -1300 0 200 R 40 40 3 0 B C
X IO,CLK1P,(DIFFIO_RX_L20P,DIFFOUT_L20P) 29 -1300 100 200 R 40 40 3 0 B C
X IO,VREFB2N0 30 -1300 -300 200 R 40 40 3 0 B
X IO,PLL_L_CLKOUTN,(DIFFIO_RX_L27N,DIFFOUT_L27N) 32 -1300 -200 200 R 40 40 3 0 B
X IO,PLL_L_CLKOUTP,(DIFFIO_RX_L27P,DIFFOUT_L27P) 33 -1300 -100 200 R 40 40 3 0 B
X IO,(DIFFIO_TX_RX_B1N,DIFFOUT_B1N) 38 -1100 600 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B1P,DIFFOUT_B1P) 39 -1100 700 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B3N,DIFFOUT_B3N) 41 -1100 400 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B3P,DIFFOUT_B3P) 43 -1100 500 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B5N,DIFFOUT_B5N) 44 -1100 200 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B5P,DIFFOUT_B5P) 45 -1100 300 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B7N,DIFFOUT_B7N) 46 -1100 0 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B7P,DIFFOUT_B7P) 47 -1100 100 200 R 40 40 4 0 B
X IO,VREFB3N0 48 -1100 -900 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B9N,DIFFOUT_B9N) 50 -1100 -200 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B9P,DIFFOUT_B9P) 52 -1100 -100 200 R 40 40 4 0 B
X IO3_1 54 -1100 800 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B12N,DIFFOUT_B12N) 55 -1100 -400 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B12P,DIFFOUT_B12P) 56 -1100 -300 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B14N,DIFFOUT_B14N) 57 -1100 -600 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B14P,DIFFOUT_B14P) 58 -1100 -500 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B16N,DIFFOUT_B16N) 59 -1100 -800 200 R 40 40 4 0 B
X IO,(DIFFIO_TX_RX_B16P,DIFFOUT_B16P) 60 -1100 -700 200 R 40 40 4 0 B
X IO,VREFB4N0 61 -1100 -300 200 R 40 40 5 0 B
X IO4_1 62 -1100 300 200 R 40 40 5 0 B
X IO,(DIFFIO_TX_RX_B23N,DIFFOUT_B23N) 64 -1100 0 200 R 40 40 5 0 B
X IO,(DIFFIO_TX_RX_B23P,DIFFOUT_B23P) 65 -1100 100 200 R 40 40 5 0 B
X IO4_2 66 -1100 200 200 R 40 40 5 0 B
X IO,(DIFFIO_TX_RX_B27N,DIFFOUT_B27N) 69 -1100 -200 200 R 40 40 5 0 B
X IO,(DIFFIO_TX_RX_B27P,DIFFOUT_B27P) 70 -1100 -100 200 R 40 40 5 0 B
X IO,(DIFFIO_RX_R2P,DIFFOUT_R2P) 74 -1000 200 200 R 40 40 6 0 B
X IO,(DIFFIO_RX_R1P,DIFFOUT_R1P) 75 -1000 400 200 R 40 40 6 0 B
X IO,(DIFFIO_RX_R2N,DIFFOUT_R2N) 76 -1000 100 200 R 40 40 6 0 B
X IO,(DIFFIO_RX_R1N,DIFFOUT_R1N) 77 -1000 300 200 R 40 40 6 0 B
X IO5_1 78 -1000 500 200 R 40 40 6 0 B
X IO,(DIFFIO_RX_R7P,DIFFOUT_R7P) 79 -1000 0 200 R 40 40 6 0 B
X IO,VREFB5N0 80 -1000 -600 200 R 40 40 6 0 B
X IO,(DIFFIO_RX_R7N,DIFFOUT_R7N) 81 -1000 -100 200 R 40 40 6 0 B
X IO,(DIFFIO_RX_R11P,DIFFOUT_R11P) 84 -1000 -400 200 R 40 40 6 0 B
X IO,(DIFFIO_RX_R10P,DIFFOUT_R10P) 85 -1000 -200 200 R 40 40 6 0 B
X IO,(DIFFIO_RX_R11N,DIFFOUT_R11N) 86 -1000 -500 200 R 40 40 6 0 B
X IO,(DIFFIO_RX_R10N,DIFFOUT_R10N) 87 -1000 -300 200 R 40 40 6 0 B
X IO,(DIFFIO_RX_R28P,DIFFOUT_R28P) 100 -1200 -300 200 R 40 40 7 0 B
X IO,(DIFFIO_RX_R27N,DIFFOUT_R27N) 101 -1200 -200 200 R 40 40 7 0 B
X IO,(DIFFIO_RX_R28N,DIFFOUT_R28N) 102 -1200 -400 200 R 40 40 7 0 B
X IO,(DIFFIO_RX_R33P,DIFFOUT_R33P) 105 -1200 -500 200 R 40 40 7 0 B
X IO,(DIFFIO_RX_R33N,DIFFOUT_R33N) 106 -1200 -600 200 R 40 40 7 0 B
X IO,CLK2P,(DIFFIO_RX_R14P,DIFFOUT_R14P) 88 -1200 700 200 R 40 40 7 0 B C
X IO,CLK2N,(DIFFIO_RX_R14N,DIFFOUT_R14N) 89 -1200 600 200 R 40 40 7 0 B C
X IO,CLK3P,(DIFFIO_RX_R16P,DIFFOUT_R16P) 90 -1200 500 200 R 40 40 7 0 B C
X IO,CLK3N,(DIFFIO_RX_R16N,DIFFOUT_R16N) 91 -1200 400 200 R 40 40 7 0 B C
X IO,(DIFFIO_RX_R18P,DIFFOUT_R18P) 92 -1200 300 200 R 40 40 7 0 B
X IO,(DIFFIO_RX_R18N,DIFFOUT_R18N) 93 -1200 200 200 R 40 40 7 0 B
X IO,DPCLK3,(DIFFIO_RX_R26P,DIFFOUT_R26P) 96 -1200 100 200 R 40 40 7 0 B C
X IO,VREFB6N0 97 -1200 -700 200 R 40 40 7 0 B
X IO,DPCLK2,(DIFFIO_RX_R26N,DIFFOUT_R26N) 98 -1200 0 200 R 40 40 7 0 B C
X IO,(DIFFIO_RX_R27P,DIFFOUT_R27P) 99 -1200 -100 200 R 40 40 7 0 B
X IO,(DIFFIO_RX_T1P,DIFFOUT_T1P) 110 -1000 100 200 R 40 40 8 0 B
X IO,(DIFFIO_RX_T1N,DIFFOUT_T1N) 111 -1000 0 200 R 40 40 8 0 B
X IO,VREFB7N0 112 -1000 -300 200 R 40 40 8 0 B
X IO7_1 113 -1000 300 200 R 40 40 8 0 B
X IO7_2 114 -1000 200 200 R 40 40 8 0 B
X IO,(DIFFIO_RX_T10P,DIFFOUT_T10P) 118 -1000 -100 200 R 40 40 8 0 B
X IO,(DIFFIO_RX_T10N,DIFFOUT_T10N) 119 -1000 -200 200 R 40 40 8 0 B
X IO,(DIFFIO_RX_T16P,DIFFOUT_T16P) 120 -1300 700 200 R 40 40 9 0 B
X IO,DEV_CLRN,(DIFFIO_RX_T16N,DIFFOUT_T16N) 121 -1300 600 200 R 40 40 9 0 B
X IO,DEV_OE 122 -1300 -600 200 R 40 40 9 0 B
X IO,VREFB8N0 123 -1300 -700 200 R 40 40 9 0 B
X IO,(DIFFIO_RX_T19P,DIFFOUT_T19P) 124 -1300 500 200 R 40 40 9 0 B
X IO,CONFIG_SEL 126 -1300 -500 200 R 40 40 9 0 B
X IO,(DIFFIO_RX_T19N,DIFFOUT_T19N) 127 -1300 400 200 R 40 40 9 0 B
X NCONFIG 129 -1300 -800 200 R 40 40 9 0 I
X IO,(DIFFIO_RX_T20P,DIFFOUT_T20P) 130 -1300 300 200 R 40 40 9 0 B
X IO,(DIFFIO_RX_T20N,DIFFOUT_T20N) 131 -1300 200 200 R 40 40 9 0 B
X IO,(DIFFIO_RX_T22P,DIFFOUT_T22P) 132 -1300 100 200 R 40 40 9 0 B
X IO,CRC_ERROR,(DIFFIO_RX_T22N,DIFFOUT_T22N) 134 -1300 0 200 R 40 40 9 0 B
X IO8_1 135 -1300 800 200 R 40 40 9 0 B
X IO,NSTATUS,(DIFFIO_RX_T24P,DIFFOUT_T24P) 136 -1300 -100 200 R 40 40 9 0 B
X IO,CONF_DONE,(DIFFIO_RX_T24N,DIFFOUT_T24N) 138 -1300 -200 200 R 40 40 9 0 B
X IO,(DIFFIO_RX_T26P,DIFFOUT_T26P) 140 -1300 -300 200 R 40 40 9 0 B
X IO,(DIFFIO_RX_T26N,DIFFOUT_T26N) 141 -1300 -400 200 R 40 40 9 0 B
X VCC_ONE1 1 800 -200 200 L 40 40 10 0 W
X VCCIO6_2 103 -800 -400 200 R 40 40 10 0 W
X VCCA3 107 800 600 200 L 40 40 10 0 W
X VCC_ONE7 108 800 -800 200 L 40 40 10 0 W
X VCC_ONE8 109 800 -900 200 L 40 40 10 0 W
X VCC_ONE9 115 800 -1000 200 L 40 40 10 0 W
X VCCIO7 117 -800 -600 200 R 40 40 10 0 W
X VCCIO8_1 128 -800 -800 200 R 40 40 10 0 W
X VCCIO8_2 139 -800 -900 200 R 40 40 10 0 W
X VCCA4 143 800 400 200 L 40 40 10 0 W
X VCC_ONE10 144 800 -1100 200 L 40 40 10 0 W
X VCCA6 2 800 0 200 L 40 40 10 0 W
X VCCIO1B 23 -800 800 200 R 40 40 10 0 W
X VCCIO2 31 -800 600 200 R 40 40 10 0 W
X VCCA2 34 800 800 200 L 40 40 10 0 W
X VCCA1 35 800 1000 200 L 40 40 10 0 W
X VCC_ONE2 36 800 -300 200 L 40 40 10 0 W
X VCC_ONE3 37 800 -400 200 L 40 40 10 0 W
X VCCIO3_1 40 -800 400 200 R 40 40 10 0 W
X VCCIO3_2 49 -800 300 200 R 40 40 10 0 W
X ADC_VREF 5 -800 -1100 200 R 40 40 10 0 W
X VCC_ONE4 51 800 -500 200 L 40 40 10 0 W
X VCCIO4 67 -800 100 200 R 40 40 10 0 W
X VCCA5 71 800 200 200 L 40 40 10 0 W
X VCC_ONE5 72 800 -600 200 L 40 40 10 0 W
X VCC_ONE6 73 800 -700 200 L 40 40 10 0 W
X VCCIO5 82 -800 -100 200 R 40 40 10 0 W
X VCCIO1A 9 -800 1000 200 R 40 40 10 0 W
X VCCIO6_1 94 -800 -300 200 R 40 40 10 0 W
X GND7 104 700 100 200 L 40 40 11 0 W
X GND8 116 700 0 200 L 40 40 11 0 W
X GND9 125 700 -100 200 L 40 40 11 0 W
X GND10 133 700 -200 200 L 40 40 11 0 W
X GND11 137 700 -300 200 L 40 40 11 0 W
X GND12 142 700 -400 200 L 40 40 11 0 W
X EXP 145 700 400 200 L 40 40 11 0 W
X ANAIN1 3 -700 400 200 R 40 40 11 0 P
X REFGND 4 -700 200 200 R 40 40 11 0 W
X GND1 42 -700 0 200 R 40 40 11 0 W
X GND2 53 -700 -100 200 R 40 40 11 0 W
X GND3 63 -700 -200 200 R 40 40 11 0 W
X GND4 68 -700 -300 200 R 40 40 11 0 W
X GND5 83 -700 -400 200 R 40 40 11 0 W
X GND6 95 700 200 200 L 40 40 11 0 W
ENDDRAW
ENDDEF
#
#End Library
