set_max_delay 4.0 -from [get_clocks {core_clk}] -rise_from * -fall_from [get_pins flop_Q] -rise_through net1 -fall_through {net1, net2} -to [get_ports {clk0}] -rise_to pin* -ignore_clock_latency -probe -reset_path
