Example of a D-Flip-Flop process

```vhdl
process(clk,rst)
begin
if rst='1' then
q <='0';
elsif clk'event and clk='1' then
-- elsif rising_edge(clk) then
q<=d;
end if;
end process;
```
