Analysis & Synthesis report for project2
Wed Jun 28 22:23:04 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |project2|divisor:DIV|divisorSM:DSM|next
 10. State Machine - |project2|stateMachine:SM|now
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for memROM:MROM|altsyncram:pos_rtl_0|altsyncram_eq61:auto_generated
 18. Parameter Settings for User Entity Instance: stateMachine:SM
 19. Parameter Settings for User Entity Instance: divisor:DIV|divisorSM:DSM
 20. Parameter Settings for Inferred Entity Instance: memROM:MROM|altsyncram:pos_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "divisor:DIV"
 23. Port Connectivity Checks: "memROM:MROM"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 28 22:23:04 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; project2                                        ;
; Top-level Entity Name              ; project2                                        ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 116                                             ;
;     Total combinational functions  ; 86                                              ;
;     Dedicated logic registers      ; 63                                              ;
; Total registers                    ; 63                                              ;
; Total pins                         ; 38                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 4,096                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C40F484C6       ;                    ;
; Top-level entity name                                                      ; project2           ; project2           ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                        ;
+------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                   ; Library ;
+------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+
; stateMachine.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/stateMachine.v                           ;         ;
; regP.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regP.v                                   ;         ;
; regB.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regB.v                                   ;         ;
; regAB.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regAB.v                                  ;         ;
; regA.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/regA.v                                   ;         ;
; project2.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/project2.v                               ;         ;
; mux.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/mux.v                                    ;         ;
; memROM.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/memROM.v                                 ;         ;
; divisorSM.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisorSM.v                              ;         ;
; divisor.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/divisor.v                                ;         ;
; altsyncram.tdf                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                               ;         ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;         ;
; lpm_mux.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                  ;         ;
; lpm_decode.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                               ;         ;
; aglobal130.inc                           ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                               ;         ;
; a_rdenreg.inc                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                ;         ;
; altrom.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                   ;         ;
; altram.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                   ;         ;
; altdpram.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                 ;         ;
; db/altsyncram_eq61.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/db/altsyncram_eq61.tdf                   ;         ;
; db/project2.ram0_memrom_e411455f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/db/project2.ram0_memrom_e411455f.hdl.mif ;         ;
+------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 116       ;
;                                             ;           ;
; Total combinational functions               ; 86        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 6         ;
;     -- 3 input functions                    ; 59        ;
;     -- <=2 input functions                  ; 21        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 77        ;
;     -- arithmetic mode                      ; 9         ;
;                                             ;           ;
; Total registers                             ; 63        ;
;     -- Dedicated logic registers            ; 63        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 38        ;
; Total memory bits                           ; 4096      ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 71        ;
; Total fan-out                               ; 611       ;
; Average fan-out                             ; 2.62      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                       ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
; |project2                                 ; 86 (0)            ; 63 (0)       ; 4096        ; 0            ; 0       ; 0         ; 38   ; 0            ; |project2                                                                 ; work         ;
;    |divisor:DIV|                          ; 47 (0)            ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project2|divisor:DIV                                                     ; work         ;
;       |AddSub:AS|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project2|divisor:DIV|AddSub:AS                                           ; work         ;
;       |RegAB:RAB|                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project2|divisor:DIV|RegAB:RAB                                           ; work         ;
;       |divisorSM:DSM|                     ; 19 (19)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project2|divisor:DIV|divisorSM:DSM                                       ; work         ;
;       |regA:RA|                           ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project2|divisor:DIV|regA:RA                                             ; work         ;
;       |regB:RB|                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project2|divisor:DIV|regB:RB                                             ; work         ;
;       |regP:RP|                           ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project2|divisor:DIV|regP:RP                                             ; work         ;
;    |memROM:MROM|                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project2|memROM:MROM                                                     ; work         ;
;       |altsyncram:pos_rtl_0|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project2|memROM:MROM|altsyncram:pos_rtl_0                                ; work         ;
;          |altsyncram_eq61:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project2|memROM:MROM|altsyncram:pos_rtl_0|altsyncram_eq61:auto_generated ; work         ;
;    |stateMachine:SM|                      ; 39 (39)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project2|stateMachine:SM                                                 ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------+
; Name                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                      ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------+
; memROM:MROM|altsyncram:pos_rtl_0|altsyncram_eq61:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; db/project2.ram0_memROM_e411455f.hdl.mif ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |project2|divisor:DIV|divisorSM:DSM|next                              ;
+---------------+----------+---------------+--------------+--------------+--------------+
; Name          ; next.Fim ; next.Restaura ; next.EsqQuoc ; next.Subtrai ; next.Desloca ;
+---------------+----------+---------------+--------------+--------------+--------------+
; next.Desloca  ; 0        ; 0             ; 0            ; 0            ; 0            ;
; next.Subtrai  ; 0        ; 0             ; 0            ; 1            ; 1            ;
; next.EsqQuoc  ; 0        ; 0             ; 1            ; 0            ; 1            ;
; next.Restaura ; 0        ; 1             ; 0            ; 0            ; 1            ;
; next.Fim      ; 1        ; 0             ; 0            ; 0            ; 1            ;
+---------------+----------+---------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |project2|stateMachine:SM|now                         ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; now.S6 ; now.S5 ; now.S4 ; now.S3 ; now.S2 ; now.S1 ; now.S0 ;
+--------+--------+--------+--------+--------+--------+--------+--------+
; now.S0 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; now.S1 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; now.S2 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; now.S3 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; now.S4 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; now.S5 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; now.S6 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+-----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal     ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------+------------------------+
; stateMachine:SM|addressBus[0]                       ; stateMachine:SM|WideOr4 ; yes                    ;
; stateMachine:SM|addressBus[1]                       ; stateMachine:SM|WideOr4 ; yes                    ;
; stateMachine:SM|addressBus[2]                       ; stateMachine:SM|WideOr4 ; yes                    ;
; stateMachine:SM|addressBus[3]                       ; stateMachine:SM|WideOr4 ; yes                    ;
; stateMachine:SM|addressBus[4]                       ; stateMachine:SM|WideOr4 ; yes                    ;
; stateMachine:SM|addressBus[5]                       ; stateMachine:SM|WideOr4 ; yes                    ;
; stateMachine:SM|addressBus[6]                       ; stateMachine:SM|WideOr4 ; yes                    ;
; stateMachine:SM|addressBus[7]                       ; stateMachine:SM|WideOr4 ; yes                    ;
; stateMachine:SM|addressBus[8]                       ; stateMachine:SM|WideOr4 ; yes                    ;
; stateMachine:SM|aAddress[0]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|bAddress[0]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|aAddress[1]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|bAddress[1]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|aAddress[2]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|bAddress[2]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|aAddress[3]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|bAddress[3]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|aAddress[4]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|bAddress[4]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|aAddress[5]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|bAddress[5]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|aAddress[6]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|bAddress[6]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|aAddress[7]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|bAddress[7]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|aAddress[8]                         ; stateMachine:SM|now.S0  ; yes                    ;
; stateMachine:SM|bAddress[8]                         ; stateMachine:SM|now.S0  ; yes                    ;
; Number of user-specified and inferred latches = 27  ;                         ;                        ;
+-----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+----------------------------------------+-----------------------------------------------+
; Register name                          ; Reason for Removal                            ;
+----------------------------------------+-----------------------------------------------+
; divisor:DIV|RegAB:RAB|signalOut        ; Stuck at VCC due to stuck port data_in        ;
; divisor:DIV|RegAB:RAB|okB              ; Lost fanout                                   ;
; divisor:DIV|RegAB:RAB|okA              ; Lost fanout                                   ;
; divisor:DIV|regB:RB|outB[8]            ; Stuck at GND due to stuck port data_in        ;
; divisor:DIV|divisorSM:DSM|loadA        ; Merged with divisor:DIV|divisorSM:DSM|enableB ;
; divisor:DIV|divisorSM:DSM|loadB        ; Merged with divisor:DIV|divisorSM:DSM|enableB ;
; divisor:DIV|divisorSM:DSM|next~2       ; Lost fanout                                   ;
; divisor:DIV|divisorSM:DSM|next~3       ; Lost fanout                                   ;
; divisor:DIV|divisorSM:DSM|next~4       ; Lost fanout                                   ;
; stateMachine:SM|now~4                  ; Lost fanout                                   ;
; stateMachine:SM|now~5                  ; Lost fanout                                   ;
; stateMachine:SM|now~6                  ; Lost fanout                                   ;
; divisor:DIV|divisorSM:DSM|cont[3]      ; Stuck at GND due to stuck port data_in        ;
; Total Number of Removed Registers = 13 ;                                               ;
+----------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                         ;
+---------------------------------+---------------------------+-------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                ;
+---------------------------------+---------------------------+-------------------------------------------------------+
; divisor:DIV|RegAB:RAB|signalOut ; Stuck at VCC              ; divisor:DIV|RegAB:RAB|okB, divisor:DIV|RegAB:RAB|okA, ;
;                                 ; due to stuck port data_in ; divisor:DIV|divisorSM:DSM|cont[3]                     ;
+---------------------------------+---------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 63    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 41    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions         ;
+-----------------------+-----------------------+------+
; Register Name         ; Megafunction          ; Type ;
+-----------------------+-----------------------+------+
; memROM:MROM|out[0..7] ; memROM:MROM|pos_rtl_0 ; RAM  ;
+-----------------------+-----------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project2|divisor:DIV|regA:RA|out[4] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |project2|divisor:DIV|regP:RP|out[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for memROM:MROM|altsyncram:pos_rtl_0|altsyncram_eq61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stateMachine:SM ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; S0             ; 000   ; Unsigned Binary                     ;
; S1             ; 001   ; Unsigned Binary                     ;
; S2             ; 010   ; Unsigned Binary                     ;
; S3             ; 011   ; Unsigned Binary                     ;
; S4             ; 100   ; Unsigned Binary                     ;
; S5             ; 101   ; Unsigned Binary                     ;
; S6             ; 110   ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisor:DIV|divisorSM:DSM ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; Inicio         ; 000   ; Unsigned Binary                               ;
; Desloca        ; 001   ; Unsigned Binary                               ;
; Subtrai        ; 010   ; Unsigned Binary                               ;
; EsqQuoc        ; 011   ; Unsigned Binary                               ;
; Restaura       ; 100   ; Unsigned Binary                               ;
; Fim            ; 101   ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memROM:MROM|altsyncram:pos_rtl_0              ;
+------------------------------------+------------------------------------------+----------------+
; Parameter Name                     ; Value                                    ; Type           ;
+------------------------------------+------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped        ;
; OPERATION_MODE                     ; ROM                                      ; Untyped        ;
; WIDTH_A                            ; 8                                        ; Untyped        ;
; WIDTHAD_A                          ; 9                                        ; Untyped        ;
; NUMWORDS_A                         ; 512                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WIDTH_B                            ; 1                                        ; Untyped        ;
; WIDTHAD_B                          ; 1                                        ; Untyped        ;
; NUMWORDS_B                         ; 1                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; INIT_FILE                          ; db/project2.ram0_memROM_e411455f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_eq61                          ; Untyped        ;
+------------------------------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 1                                ;
; Entity Instance                           ; memROM:MROM|altsyncram:pos_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                              ;
;     -- WIDTH_A                            ; 8                                ;
;     -- NUMWORDS_A                         ; 512                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 1                                ;
;     -- NUMWORDS_B                         ; 1                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divisor:DIV"                                                                                                              ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; state ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "state[2..1]" have no fanouts ;
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memROM:MROM"                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; readEn     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; readEn[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jun 28 22:23:02 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.v
    Info (12023): Found entity 1: stateMachine
Info (12021): Found 1 design units, including 1 entities, in source file regp.v
    Info (12023): Found entity 1: regP
Info (12021): Found 1 design units, including 1 entities, in source file regb.v
    Info (12023): Found entity 1: regB
Info (12021): Found 1 design units, including 1 entities, in source file regab.v
    Info (12023): Found entity 1: RegAB
Info (12021): Found 1 design units, including 1 entities, in source file rega.v
    Info (12023): Found entity 1: regA
Info (12021): Found 1 design units, including 1 entities, in source file project2.v
    Info (12023): Found entity 1: project2
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: AddSub
Warning (10229): Verilog HDL Expression warning at memROM.v(16): truncated literal to match 9 bits
Info (12021): Found 1 design units, including 1 entities, in source file memrom.v
    Info (12023): Found entity 1: memROM
Info (12021): Found 1 design units, including 1 entities, in source file divisorsm.v
    Info (12023): Found entity 1: divisorSM
Info (12021): Found 1 design units, including 1 entities, in source file divisor.v
    Info (12023): Found entity 1: divisor
Warning (10236): Verilog HDL Implicit Net warning at project2.v(19): created implicit net for "estado"
Info (12127): Elaborating entity "project2" for the top level hierarchy
Info (12128): Elaborating entity "memROM" for hierarchy "memROM:MROM"
Warning (10030): Net "pos.data_a" at memROM.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "pos.waddr_a" at memROM.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "pos.we_a" at memROM.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "stateMachine" for hierarchy "stateMachine:SM"
Warning (10036): Verilog HDL or VHDL warning at stateMachine.v(8): object "state" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at stateMachine.v(57): variable "addressA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stateMachine.v(58): variable "addressB" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stateMachine.v(67): variable "aAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stateMachine.v(88): variable "bAddress" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at stateMachine.v(47): inferring latch(es) for variable "aAddress", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at stateMachine.v(47): inferring latch(es) for variable "bAddress", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at stateMachine.v(47): inferring latch(es) for variable "addressBus", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "addressBus[0]" at stateMachine.v(47)
Info (10041): Inferred latch for "addressBus[1]" at stateMachine.v(47)
Info (10041): Inferred latch for "addressBus[2]" at stateMachine.v(47)
Info (10041): Inferred latch for "addressBus[3]" at stateMachine.v(47)
Info (10041): Inferred latch for "addressBus[4]" at stateMachine.v(47)
Info (10041): Inferred latch for "addressBus[5]" at stateMachine.v(47)
Info (10041): Inferred latch for "addressBus[6]" at stateMachine.v(47)
Info (10041): Inferred latch for "addressBus[7]" at stateMachine.v(47)
Info (10041): Inferred latch for "addressBus[8]" at stateMachine.v(47)
Info (10041): Inferred latch for "bAddress[0]" at stateMachine.v(47)
Info (10041): Inferred latch for "bAddress[1]" at stateMachine.v(47)
Info (10041): Inferred latch for "bAddress[2]" at stateMachine.v(47)
Info (10041): Inferred latch for "bAddress[3]" at stateMachine.v(47)
Info (10041): Inferred latch for "bAddress[4]" at stateMachine.v(47)
Info (10041): Inferred latch for "bAddress[5]" at stateMachine.v(47)
Info (10041): Inferred latch for "bAddress[6]" at stateMachine.v(47)
Info (10041): Inferred latch for "bAddress[7]" at stateMachine.v(47)
Info (10041): Inferred latch for "bAddress[8]" at stateMachine.v(47)
Info (10041): Inferred latch for "aAddress[0]" at stateMachine.v(47)
Info (10041): Inferred latch for "aAddress[1]" at stateMachine.v(47)
Info (10041): Inferred latch for "aAddress[2]" at stateMachine.v(47)
Info (10041): Inferred latch for "aAddress[3]" at stateMachine.v(47)
Info (10041): Inferred latch for "aAddress[4]" at stateMachine.v(47)
Info (10041): Inferred latch for "aAddress[5]" at stateMachine.v(47)
Info (10041): Inferred latch for "aAddress[6]" at stateMachine.v(47)
Info (10041): Inferred latch for "aAddress[7]" at stateMachine.v(47)
Info (10041): Inferred latch for "aAddress[8]" at stateMachine.v(47)
Info (12128): Elaborating entity "divisor" for hierarchy "divisor:DIV"
Info (12128): Elaborating entity "divisorSM" for hierarchy "divisor:DIV|divisorSM:DSM"
Warning (10235): Verilog HDL Always Construct warning at divisorSM.v(41): variable "ini_div" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at divisorSM.v(43): variable "next" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "regA" for hierarchy "divisor:DIV|regA:RA"
Info (12128): Elaborating entity "regP" for hierarchy "divisor:DIV|regP:RP"
Info (12128): Elaborating entity "regB" for hierarchy "divisor:DIV|regB:RB"
Info (12128): Elaborating entity "RegAB" for hierarchy "divisor:DIV|RegAB:RAB"
Info (12128): Elaborating entity "AddSub" for hierarchy "divisor:DIV|AddSub:AS"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memROM:MROM|pos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/project2.ram0_memROM_e411455f.hdl.mif
Info (12130): Elaborated megafunction instantiation "memROM:MROM|altsyncram:pos_rtl_0"
Info (12133): Instantiated megafunction "memROM:MROM|altsyncram:pos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/project2.ram0_memROM_e411455f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eq61.tdf
    Info (12023): Found entity 1: altsyncram_eq61
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch stateMachine:SM|addressBus[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stateMachine:SM|now.S3
Warning (13012): Latch stateMachine:SM|addressBus[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stateMachine:SM|now.S3
Warning (13012): Latch stateMachine:SM|addressBus[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stateMachine:SM|now.S3
Warning (13012): Latch stateMachine:SM|addressBus[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stateMachine:SM|now.S3
Warning (13012): Latch stateMachine:SM|addressBus[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stateMachine:SM|now.S3
Warning (13012): Latch stateMachine:SM|addressBus[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stateMachine:SM|now.S3
Warning (13012): Latch stateMachine:SM|addressBus[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stateMachine:SM|now.S3
Warning (13012): Latch stateMachine:SM|addressBus[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stateMachine:SM|now.S3
Warning (13012): Latch stateMachine:SM|addressBus[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal stateMachine:SM|now.S3
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/output_files/project2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 166 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 120 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 495 megabytes
    Info: Processing ended: Wed Jun 28 22:23:04 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Leonardo/Documents/Mestrado/EM604/EM604_2_V1/output_files/project2.map.smsg.


