// Seed: 1096159177
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    output tri id_7,
    input tri0 id_8,
    input wand id_9,
    input uwire id_10,
    input uwire id_11,
    input tri1 id_12,
    output supply1 id_13,
    input wire id_14,
    input supply0 id_15,
    output wor id_16
);
  logic id_18;
endmodule
module module_1 #(
    parameter id_1 = 32'd56
) (
    output wand  id_0,
    input  wand  _id_1,
    input  wor   id_2,
    input  wire  id_3,
    input  wor   id_4,
    input  wor   id_5,
    output tri0  id_6,
    output uwire id_7,
    input  tri0  id_8,
    output tri1  id_9
);
  wire  [  -1 : -1] id_11;
  logic [-1 : id_1] id_12;
  ;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_2,
      id_8,
      id_6,
      id_8,
      id_6,
      id_3,
      id_8,
      id_3,
      id_8,
      id_4,
      id_0,
      id_4,
      id_4,
      id_7
  );
  assign modCall_1.id_12 = 0;
  always @(1) #1;
endmodule
