<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Single-Cycle-RISC-Schematic.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_flip_flop_16_bit.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_flip_flop_16_bit_D_flip_flop_16_bit_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_flip_flop_16_bit_D_flip_flop_16_bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="D_flip_flop_16_bit_D_flip_flop_16_bit_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_flip_flop_16_bit_D_flip_flop_16_bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_flip_flop_1_bit.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_flip_flop_1_bit_D_flip_flop_1_bit_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_flip_flop_1_bit_D_flip_flop_1_bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="D_flip_flop_1_bit_D_flip_flop_1_bit_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_flip_flop_1_bit_D_flip_flop_1_bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="RAM_256x16.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RAM_256x16_RAM_256x16_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_256x16_RAM_256x16_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="RF_plus_ALU.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF_plus_ALU_RF_plus_ALU_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RF_plus_ALU_RF_plus_ALU_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RF_plus_ALU_RF_plus_ALU_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF_plus_ALU_RF_plus_ALU_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="adder_16_bit.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_16_bit_adder_16_bit_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_16_bit_adder_16_bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adder_16_bit_adder_16_bit_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_16_bit_adder_16_bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="comple_adder_16bit_CC.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comple_adder_16bit_CC_comple_adder_16bit_CC_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comple_adder_16bit_CC_comple_adder_16bit_CC_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="comple_adder_16bit_CC_comple_adder_16bit_CC_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comple_adder_16bit_CC_comple_adder_16bit_CC_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="decoder_3_to_8.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder_3_to_8_decoder_3_to_8_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="decoder_3_to_8_en.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decoder_3_to_8_en_decoder_3_to_8_en_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder_3_to_8_en_decoder_3_to_8_en_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="decoder_3_to_8_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="full_adder.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_full_adder_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_full_adder_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="multiplexer_2_to_1.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="multiplexer_2_to_1_16_bit.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer_2_to_1_16_bit_multiplexer_2_to_1_16_bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_2_to_1_16_bit_multiplexer_2_to_1_16_bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer_2_to_1_multiplexer_2_to_1_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_2_to_1_multiplexer_2_to_1_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="multiplexer_8_to_1.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="multiplexer_8_to_1_16_bit.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer_8_to_1_16_bit_multiplexer_8_to_1_16_bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_8_to_1_16_bit_multiplexer_8_to_1_16_bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_8_to_1_multiplexer_8_to_1_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiplexer_8_to_1_multiplexer_8_to_1_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="multiplexer_8_to_1_multiplexer_8_to_1_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexer_8_to_1_multiplexer_8_to_1_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="register_file_16_bit.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_16_bit_register_file_16_bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file_16_bit_register_file_16_bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="two_comple_adder_16bit.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_comple_adder_16bit_two_comple_adder_16bit_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="two_comple_adder_16bit_two_comple_adder_16bit_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="two_comple_adder_16bit_two_comple_adder_16bit_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_comple_adder_16bit_two_comple_adder_16bit_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1662733359" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1662733359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663922943" xil_pn:in_ck="-4323394374453041216" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1663922943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="tb_D_flip_flop_16_bit.v"/>
      <outfile xil_pn:name="tb_D_flip_flop_1_bit.v"/>
      <outfile xil_pn:name="tb_RAM_256x16.v"/>
      <outfile xil_pn:name="tb_RF_plus_ALU.v"/>
      <outfile xil_pn:name="tb_adder_16_bit.v"/>
      <outfile xil_pn:name="tb_comple_adder_16bit_CC.v"/>
      <outfile xil_pn:name="tb_decoder_3_to_8.v"/>
      <outfile xil_pn:name="tb_decoder_3_to_8_en.v"/>
      <outfile xil_pn:name="tb_full_adder.v"/>
      <outfile xil_pn:name="tb_multiplexer_2_to_1.v"/>
      <outfile xil_pn:name="tb_multiplexer_2_to_1_16_bit.v"/>
      <outfile xil_pn:name="tb_multiplexer_8_to_1.v"/>
      <outfile xil_pn:name="tb_multiplexer_8_to_1_16_bit.v"/>
      <outfile xil_pn:name="tb_register_file_16_bit.v"/>
      <outfile xil_pn:name="tb_two_comple_adder_16bit.v"/>
    </transform>
    <transform xil_pn:end_ts="1663922946" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6401814377601419385" xil_pn:start_ts="1663922946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663922965" xil_pn:in_ck="-5017544495658757347" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="696562635321875465" xil_pn:start_ts="1663922946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flip_flop_16_bit.vf"/>
      <outfile xil_pn:name="D_flip_flop_1_bit.vf"/>
      <outfile xil_pn:name="RAM_256x16.vf"/>
      <outfile xil_pn:name="RF_plus_ALU.vf"/>
      <outfile xil_pn:name="adder_16_bit.vf"/>
      <outfile xil_pn:name="comple_adder_16bit_CC.vf"/>
      <outfile xil_pn:name="decoder_3_to_8_en.vf"/>
      <outfile xil_pn:name="full_adder.vf"/>
      <outfile xil_pn:name="multiplexer_2_to_1.vf"/>
      <outfile xil_pn:name="multiplexer_2_to_1_16_bit.vf"/>
      <outfile xil_pn:name="multiplexer_8_to_1.vf"/>
      <outfile xil_pn:name="multiplexer_8_to_1_16_bit.vf"/>
      <outfile xil_pn:name="register_file_16_bit.vf"/>
      <outfile xil_pn:name="two_comple_adder_16bit.vf"/>
    </transform>
    <transform xil_pn:end_ts="1663922965" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3909927840778366971" xil_pn:start_ts="1663922965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1663922965" xil_pn:in_ck="5253892700121580639" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1663922965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_flip_flop_16_bit.vf"/>
      <outfile xil_pn:name="D_flip_flop_1_bit.vf"/>
      <outfile xil_pn:name="RAM_256x16.vf"/>
      <outfile xil_pn:name="RF_plus_ALU.vf"/>
      <outfile xil_pn:name="adder_16_bit.vf"/>
      <outfile xil_pn:name="comple_adder_16bit_CC.vf"/>
      <outfile xil_pn:name="decoder_3_to_8.vf"/>
      <outfile xil_pn:name="decoder_3_to_8_en.vf"/>
      <outfile xil_pn:name="full_adder.vf"/>
      <outfile xil_pn:name="multiplexer_2_to_1.vf"/>
      <outfile xil_pn:name="multiplexer_2_to_1_16_bit.vf"/>
      <outfile xil_pn:name="multiplexer_8_to_1.vf"/>
      <outfile xil_pn:name="multiplexer_8_to_1_16_bit.vf"/>
      <outfile xil_pn:name="register_file_16_bit.vf"/>
      <outfile xil_pn:name="tb_D_flip_flop_16_bit.v"/>
      <outfile xil_pn:name="tb_D_flip_flop_1_bit.v"/>
      <outfile xil_pn:name="tb_RAM_256x16.v"/>
      <outfile xil_pn:name="tb_RF_plus_ALU.v"/>
      <outfile xil_pn:name="tb_adder_16_bit.v"/>
      <outfile xil_pn:name="tb_comple_adder_16bit_CC.v"/>
      <outfile xil_pn:name="tb_decoder_3_to_8.v"/>
      <outfile xil_pn:name="tb_decoder_3_to_8_en.v"/>
      <outfile xil_pn:name="tb_full_adder.v"/>
      <outfile xil_pn:name="tb_multiplexer_2_to_1.v"/>
      <outfile xil_pn:name="tb_multiplexer_2_to_1_16_bit.v"/>
      <outfile xil_pn:name="tb_multiplexer_8_to_1.v"/>
      <outfile xil_pn:name="tb_multiplexer_8_to_1_16_bit.v"/>
      <outfile xil_pn:name="tb_register_file_16_bit.v"/>
      <outfile xil_pn:name="tb_two_comple_adder_16bit.v"/>
      <outfile xil_pn:name="two_comple_adder_16bit.vf"/>
    </transform>
    <transform xil_pn:end_ts="1663922970" xil_pn:in_ck="5253892700121580639" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2616439067169057409" xil_pn:start_ts="1663922965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RF_plus_ALU_RF_plus_ALU_sch_tb_beh.prj"/>
      <outfile xil_pn:name="RF_plus_ALU_RF_plus_ALU_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1663922970" xil_pn:in_ck="3204702318622488338" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6954050436620108604" xil_pn:start_ts="1663922970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RF_plus_ALU_RF_plus_ALU_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
