;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, -33
	SUB #0, -40
	DJN -1, @-20
	MOV <-30, 9
	SLT @10, @0
	SLT @10, @0
	ADD -1, <-20
	SUB @121, 103
	SPL 0, <336
	SPL 0, <336
	MOV @-127, 100
	SLT <-30, 9
	JMP 100, 9
	SUB @121, 106
	MOV 0, 336
	SUB #0, 0
	ADD 300, 90
	ADD 210, 60
	MOV <-30, @79
	JMN @12, #201
	MOV #-99, -9
	SUB -207, <-126
	SPL 0, <336
	MOV <-30, 9
	SPL 0, <336
	MOV -1, <-20
	ADD -207, <-126
	CMP @127, 106
	SUB #0, -40
	SPL 0, <336
	SPL 0, <336
	MOV <-30, 9
	SUB @0, @2
	MOV <-30, @79
	MOV -1, <-20
	MOV -7, <-20
	DAT #300, #90
	DAT #300, #90
	DJN -1, @-20
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <402
	MOV <-30, 9
	MOV -1, <-20
	CMP -207, <-126
	DJN -1, @-20
	DJN -1, @-20
