; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -O2 -o - %s | FileCheck %s
; RUN: llc -mcpu=kv3-2 -O2 -o - %s | FileCheck %s
; RUN: clang -O2 -c -o /dev/null %s
; RUN: clang -O2 -march=kv3-2 -c -o /dev/null %s

; Code given from @mfeurgard, see T20458
; It uses mainly muludt, addcd and madduzdt instructions

target triple = "kvx-kalray-cos"

define i128 @double_reg_unite(<2 x i64> %v) {
; CHECK-LABEL: double_reg_unite:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;;
entry:
  %vecext = extractelement <2 x i64> %v, i32 0
  %conv = zext i64 %vecext to i128
  %vecext1 = extractelement <2 x i64> %v, i32 1
  %conv2 = zext i64 %vecext1 to i128
  %shl = shl nuw i128 %conv2, 64
  %or = or i128 %shl, %conv
  ret i128 %or
}

define <2 x i64> @double_reg_split(i128 %v) {
; CHECK-LABEL: double_reg_split:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;;
entry:
  %conv = trunc i128 %v to i64
  %vecins = insertelement <2 x i64> undef, i64 %conv, i32 0
  %shr = lshr i128 %v, 64
  %conv1 = trunc i128 %shr to i64
  %vecins2 = insertelement <2 x i64> %vecins, i64 %conv1, i32 1
  ret <2 x i64> %vecins2
}

define { i64, i64 } @muludt(i64 %a, i64 %b) {
; CHECK-LABEL: muludt:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    muld $r2 = $r1, $r0
; CHECK-NEXT:    ;;
; CHECK-NEXT:    muludt $r0r1 = $r1, $r0
; CHECK-NEXT:    ;;
; CHECK-NEXT:    copyd $r0 = $r2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;;
entry:
  %conv = zext i64 %a to i128
  %conv1 = zext i64 %b to i128
  %mul = mul nuw i128 %conv1, %conv
  %retval.sroa.0.0.extract.trunc = trunc i128 %mul to i64
  %retval.sroa.2.0.extract.shift = lshr i128 %mul, 64
  %retval.sroa.2.0.extract.trunc = trunc i128 %retval.sroa.2.0.extract.shift to i64
  %.fca.0.insert = insertvalue { i64, i64 } undef, i64 %retval.sroa.0.0.extract.trunc, 0
  %.fca.1.insert = insertvalue { i64, i64 } %.fca.0.insert, i64 %retval.sroa.2.0.extract.trunc, 1
  ret { i64, i64 } %.fca.1.insert
}

define { i64, i64 } @madduzdt(i64 %a, i64 %b, i64 %c.coerce0, i64 %c.coerce1) {
; CHECK-LABEL: madduzdt:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    madduzdt $r2r3 = $r0, $r1
; CHECK-NEXT:    ;;
; CHECK-NEXT:    copyd $r0 = $r2
; CHECK-NEXT:    copyd $r1 = $r3
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;;
entry:
  %c.sroa.0.0.vec.insert = insertelement <2 x i64> undef, i64 %c.coerce0, i32 0
  %c.sroa.0.8.vec.insert = insertelement <2 x i64> %c.sroa.0.0.vec.insert, i64 %c.coerce1, i32 1
  %0 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %c.sroa.0.8.vec.insert, i64 %a, i64 %b)
  %retval.sroa.0.0.vec.extract = extractelement <2 x i64> %0, i32 0
  %.fca.0.insert = insertvalue { i64, i64 } undef, i64 %retval.sroa.0.0.vec.extract, 0
  %retval.sroa.0.8.vec.extract = extractelement <2 x i64> %0, i32 1
  %.fca.1.insert = insertvalue { i64, i64 } %.fca.0.insert, i64 %retval.sroa.0.8.vec.extract, 1
  ret { i64, i64 } %.fca.1.insert
}

declare <2 x i64> @llvm.kvx.madduzdt(<2 x i64>, i64, i64)

define { i64, i64 } @triple_add(i64 %a, i64 %b, i64 %c) {
; CHECK-LABEL: triple_add:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    addd $r3 = $r1, $r0
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addd $r0 = $r3, $r2
; CHECK-NEXT:    compd.ltu $r1 = $r3, $r1
; CHECK-NEXT:    ;;
; CHECK-NEXT:    compd.ltu $r2 = $r0, $r3
; CHECK-NEXT:    ;;
; CHECK-NEXT:    orw $r1 = $r1, $r2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;;
entry:
  %add = add i64 %b, %a
  %add1 = add i64 %add, %c
  %cmp = icmp ult i64 %add, %a
  %cmp3 = icmp ult i64 %add1, %c
  %or15 = or i1 %cmp, %cmp3
  %conv5 = zext i1 %or15 to i64
  %.fca.0.insert = insertvalue { i64, i64 } undef, i64 %add1, 0
  %.fca.1.insert = insertvalue { i64, i64 } %.fca.0.insert, i64 %conv5, 1
  ret { i64, i64 } %.fca.1.insert
}

define i32 @macc_256(<8 x i64>* nocapture %r, <4 x i64>* nocapture readonly %a, <4 x i64>* nocapture readonly %b) {
; CHECK-LABEL: macc_256:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lo $r32r33r34r35 = 0[$r2]
; CHECK-NEXT:    ;;
; CHECK-NEXT:    ld $r2 = 0[$r1]
; CHECK-NEXT:    ;;
; CHECK-NEXT:    lo $r4r5r6r7 = 0[$r0]
; CHECK-NEXT:    ;;
; CHECK-NEXT:    muludt $r8r9 = $r2, $r32
; CHECK-NEXT:    ;;
; CHECK-NEXT:    muludt $r10r11 = $r2, $r33
; CHECK-NEXT:    ;;
; CHECK-NEXT:    muludt $r16r17 = $r2, $r34
; CHECK-NEXT:    addcd.i $r4 = $r8, $r4
; CHECK-NEXT:    ;;
; CHECK-NEXT:    muludt $r2r3 = $r2, $r35
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addcd $r5 = $r10, $r5
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addcd $r6 = $r16, $r6
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addcd $r7 = $r2, $r7
; CHECK-NEXT:    ;;
; CHECK-NEXT:    ld $r15 = 8[$r1]
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r8r9 = $r15, $r32
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r10r11 = $r15, $r33
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r16r17 = $r15, $r34
; CHECK-NEXT:    addcd.i $r5 = $r8, $r5
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addcd $r6 = $r10, $r6
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r2r3 = $r15, $r35
; CHECK-NEXT:    compd.ltu $r7 = $r7, $r2
; CHECK-NEXT:    addcd $r36 = $r16, $r7
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addcd $r7 = $r2, $r7
; CHECK-NEXT:    ;;
; CHECK-NEXT:    ld $r15 = 16[$r1]
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r8r9 = $r15, $r32
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r10r11 = $r15, $r33
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r16r17 = $r15, $r34
; CHECK-NEXT:    addcd.i $r6 = $r8, $r6
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addcd $r36 = $r10, $r36
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r2r3 = $r15, $r35
; CHECK-NEXT:    compd.ltu $r7 = $r7, $r2
; CHECK-NEXT:    addcd $r37 = $r16, $r7
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addcd $r15 = $r2, $r7
; CHECK-NEXT:    ;;
; CHECK-NEXT:    ld $r1 = 24[$r1]
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r8r9 = $r1, $r32
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r10r11 = $r1, $r33
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r16r17 = $r1, $r34
; CHECK-NEXT:    addcd.i $r7 = $r8, $r36
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addcd $r8 = $r10, $r37
; CHECK-NEXT:    ;;
; CHECK-NEXT:    madduzdt $r2r3 = $r1, $r35
; CHECK-NEXT:    addcd $r10 = $r16, $r15
; CHECK-NEXT:    compd.ltu $r15 = $r15, $r2
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addcd $r1 = $r2, $r15
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addcd.i $r8 = $r9, $r8
; CHECK-NEXT:    ;;
; CHECK-NEXT:    addcd $r9 = $r11, $r10
; CHECK-NEXT:    ;;
; CHECK-NEXT:    compd.ltu $r1 = $r1, $r2
; CHECK-NEXT:    addcd $r10 = $r17, $r1
; CHECK-NEXT:    ;;
; CHECK-NEXT:    so 0[$r0] = $r4r5r6r7
; CHECK-NEXT:    addcd $r11 = $r3, $r1
; CHECK-NEXT:    ;;
; CHECK-NEXT:    so 32[$r0] = $r8r9r10r11
; CHECK-NEXT:    compd.ltu $r1 = $r11, $r3
; CHECK-NEXT:    ;;
; CHECK-NEXT:    copyd $r0 = $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;;
entry:
  %0 = load <8 x i64>, <8 x i64>* %r
  %1 = load <4 x i64>, <4 x i64>* %b
  %2 = load <4 x i64>, <4 x i64>* %a
  %vecext = extractelement <4 x i64> %2, i32 0
  %vecext1 = extractelement <4 x i64> %1, i32 0
  %conv.i = zext i64 %vecext to i128
  %conv1.i = zext i64 %vecext1 to i128
  %mul.i = mul nuw i128 %conv.i, %conv1.i
  %retval.sroa.0.0.extract.trunc.i = trunc i128 %mul.i to i64
  %retval.sroa.2.0.extract.shift.i = lshr i128 %mul.i, 64
  %retval.sroa.2.0.extract.trunc.i = trunc i128 %retval.sroa.2.0.extract.shift.i to i64
  %vecext5 = extractelement <4 x i64> %1, i32 1
  %conv1.i571 = zext i64 %vecext5 to i128
  %mul.i572 = mul nuw i128 %conv.i, %conv1.i571
  %retval.sroa.0.0.extract.trunc.i573 = trunc i128 %mul.i572 to i64
  %retval.sroa.2.0.extract.shift.i574 = lshr i128 %mul.i572, 64
  %retval.sroa.2.0.extract.trunc.i575 = trunc i128 %retval.sroa.2.0.extract.shift.i574 to i64
  %vecext11 = extractelement <4 x i64> %1, i32 2
  %conv1.i563 = zext i64 %vecext11 to i128
  %mul.i564 = mul nuw i128 %conv.i, %conv1.i563
  %retval.sroa.0.0.extract.trunc.i565 = trunc i128 %mul.i564 to i64
  %retval.sroa.2.0.extract.shift.i566 = lshr i128 %mul.i564, 64
  %retval.sroa.2.0.extract.trunc.i567 = trunc i128 %retval.sroa.2.0.extract.shift.i566 to i64
  %vecext17 = extractelement <4 x i64> %1, i32 3
  %conv1.i555 = zext i64 %vecext17 to i128
  %mul.i556 = mul nuw i128 %conv.i, %conv1.i555
  %retval.sroa.0.0.extract.trunc.i557 = trunc i128 %mul.i556 to i64
  %retval.sroa.2.0.extract.shift.i558 = lshr i128 %mul.i556, 64
  %retval.sroa.2.0.extract.trunc.i559 = trunc i128 %retval.sroa.2.0.extract.shift.i558 to i64
  %vecext23 = extractelement <8 x i64> %0, i32 0
  %3 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.extract.trunc.i, i64 %vecext23, i32 1)
  %vecins = insertelement <8 x i64> poison, i64 %3, i32 0
  %vecext27 = extractelement <8 x i64> %0, i32 1
  %4 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.extract.trunc.i573, i64 %vecext27, i32 0)
  %vecext32 = extractelement <8 x i64> %0, i32 2
  %5 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.extract.trunc.i565, i64 %vecext32, i32 0)
  %vecext37 = extractelement <8 x i64> %0, i32 3
  %6 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.extract.trunc.i557, i64 %vecext37, i32 0)
  %cmp = icmp ult i64 %6, %retval.sroa.0.0.extract.trunc.i557
  %conv43 = zext i1 %cmp to i64
  %7 = load <4 x i64>, <4 x i64>* %a
  %vecext47 = extractelement <4 x i64> %7, i32 1
  %c.sroa.0.0.vec.insert.i548 = insertelement <2 x i64> undef, i64 %retval.sroa.0.0.extract.trunc.i, i32 0
  %c.sroa.0.8.vec.insert.i549 = insertelement <2 x i64> %c.sroa.0.0.vec.insert.i548, i64 %retval.sroa.2.0.extract.trunc.i, i32 1
  %8 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %c.sroa.0.8.vec.insert.i549, i64 %vecext47, i64 %vecext1)
  %retval.sroa.0.0.vec.extract.i550 = extractelement <2 x i64> %8, i32 0
  %c.sroa.0.0.vec.insert.i542 = insertelement <2 x i64> undef, i64 %retval.sroa.0.0.extract.trunc.i573, i32 0
  %c.sroa.0.8.vec.insert.i543 = insertelement <2 x i64> %c.sroa.0.0.vec.insert.i542, i64 %retval.sroa.2.0.extract.trunc.i575, i32 1
  %9 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %c.sroa.0.8.vec.insert.i543, i64 %vecext47, i64 %vecext5)
  %retval.sroa.0.0.vec.extract.i544 = extractelement <2 x i64> %9, i32 0
  %c.sroa.0.0.vec.insert.i536 = insertelement <2 x i64> undef, i64 %retval.sroa.0.0.extract.trunc.i565, i32 0
  %c.sroa.0.8.vec.insert.i537 = insertelement <2 x i64> %c.sroa.0.0.vec.insert.i536, i64 %retval.sroa.2.0.extract.trunc.i567, i32 1
  %10 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %c.sroa.0.8.vec.insert.i537, i64 %vecext47, i64 %vecext11)
  %retval.sroa.0.0.vec.extract.i538 = extractelement <2 x i64> %10, i32 0
  %c.sroa.0.0.vec.insert.i530 = insertelement <2 x i64> undef, i64 %retval.sroa.0.0.extract.trunc.i557, i32 0
  %c.sroa.0.8.vec.insert.i531 = insertelement <2 x i64> %c.sroa.0.0.vec.insert.i530, i64 %retval.sroa.2.0.extract.trunc.i559, i32 1
  %11 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %c.sroa.0.8.vec.insert.i531, i64 %vecext47, i64 %vecext17)
  %retval.sroa.0.0.vec.extract.i532 = extractelement <2 x i64> %11, i32 0
  %12 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i550, i64 %4, i32 1)
  %vecins77 = insertelement <8 x i64> %vecins, i64 %12, i32 1
  %13 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i544, i64 %5, i32 0)
  %14 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i538, i64 %6, i32 0)
  %15 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i532, i64 %conv43, i32 0)
  %cmp97 = icmp ult i64 %15, %retval.sroa.0.0.vec.extract.i532
  %conv99 = zext i1 %cmp97 to i64
  %16 = load <4 x i64>, <4 x i64>* %a
  %vecext103 = extractelement <4 x i64> %16, i32 2
  %17 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %8, i64 %vecext103, i64 %vecext1)
  %retval.sroa.0.0.vec.extract.i526 = extractelement <2 x i64> %17, i32 0
  %18 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %9, i64 %vecext103, i64 %vecext5)
  %retval.sroa.0.0.vec.extract.i520 = extractelement <2 x i64> %18, i32 0
  %19 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %10, i64 %vecext103, i64 %vecext11)
  %retval.sroa.0.0.vec.extract.i514 = extractelement <2 x i64> %19, i32 0
  %20 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %11, i64 %vecext103, i64 %vecext17)
  %retval.sroa.0.0.vec.extract.i508 = extractelement <2 x i64> %20, i32 0
  %21 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i526, i64 %13, i32 1)
  %vecins133 = insertelement <8 x i64> %vecins77, i64 %21, i32 2
  %22 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i520, i64 %14, i32 0)
  %23 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i514, i64 %15, i32 0)
  %24 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i508, i64 %conv99, i32 0)
  %cmp153 = icmp ult i64 %24, %retval.sroa.0.0.vec.extract.i508
  %conv155 = zext i1 %cmp153 to i64
  %25 = load <4 x i64>, <4 x i64>* %a
  %vecext159 = extractelement <4 x i64> %25, i32 3
  %26 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %17, i64 %vecext159, i64 %vecext1)
  %retval.sroa.0.0.vec.extract.i502 = extractelement <2 x i64> %26, i32 0
  %retval.sroa.0.8.vec.extract.i504 = extractelement <2 x i64> %26, i32 1
  %27 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %18, i64 %vecext159, i64 %vecext5)
  %retval.sroa.0.0.vec.extract.i496 = extractelement <2 x i64> %27, i32 0
  %retval.sroa.0.8.vec.extract.i498 = extractelement <2 x i64> %27, i32 1
  %28 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %19, i64 %vecext159, i64 %vecext11)
  %retval.sroa.0.0.vec.extract.i490 = extractelement <2 x i64> %28, i32 0
  %retval.sroa.0.8.vec.extract.i492 = extractelement <2 x i64> %28, i32 1
  %29 = tail call <2 x i64> @llvm.kvx.madduzdt(<2 x i64> %20, i64 %vecext159, i64 %vecext17)
  %retval.sroa.0.0.vec.extract.i = extractelement <2 x i64> %29, i32 0
  %retval.sroa.0.8.vec.extract.i = extractelement <2 x i64> %29, i32 1
  %30 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i502, i64 %22, i32 1)
  %vecins189 = insertelement <8 x i64> %vecins133, i64 %30, i32 3
  %31 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i496, i64 %23, i32 0)
  %32 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i490, i64 %24, i32 0)
  %33 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.0.vec.extract.i, i64 %conv155, i32 0)
  %cmp209 = icmp ult i64 %33, %retval.sroa.0.0.vec.extract.i
  %conv211 = zext i1 %cmp209 to i64
  %34 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.8.vec.extract.i504, i64 %31, i32 1)
  %vecins217 = insertelement <8 x i64> %vecins189, i64 %34, i32 4
  %35 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.8.vec.extract.i498, i64 %32, i32 0)
  %vecins222 = insertelement <8 x i64> %vecins217, i64 %35, i32 5
  %36 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.8.vec.extract.i492, i64 %33, i32 0)
  %vecins227 = insertelement <8 x i64> %vecins222, i64 %36, i32 6
  %37 = tail call i64 @llvm.kvx.addcd(i64 %retval.sroa.0.8.vec.extract.i, i64 %conv211, i32 0)
  %vecins232 = insertelement <8 x i64> %vecins227, i64 %37, i32 7
  store <8 x i64> %vecins232, <8 x i64>* %r
  %cmp237 = icmp ult i64 %37, %retval.sroa.0.8.vec.extract.i
  %conv238 = zext i1 %cmp237 to i32
  ret i32 %conv238
}

declare i64 @llvm.kvx.addcd(i64, i64, i32)

