<profile>

<section name = "Vitis HLS Report for 'fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259'" level="0">
<item name = "Date">Thu Jan 27 12:46:08 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">fft2DKernel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.612 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 72.000 ns, 72.000 ns, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_3267_1_VITIS_LOOP_3268_2">16, 16, 2, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 81, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 153, -</column>
<column name="Register">-, -, 17, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_22_1_1_U76">mux_42_22_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_22_1_1_U77">mux_42_22_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln3267_4_fu_290_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln3267_fu_264_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln3268_fu_320_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_condition_227">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="io_acc_block_signal_op68">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op70">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op72">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op74">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln3267_fu_258_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln3268_fu_276_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln3267_4_fu_296_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln3267_fu_282_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 3, 6</column>
<column name="fftInStrm_V_M_imag_V_0_blk_n">9, 2, 1, 2</column>
<column name="fftInStrm_V_M_imag_V_1_blk_n">9, 2, 1, 2</column>
<column name="fftInStrm_V_M_imag_V_2_blk_n">9, 2, 1, 2</column>
<column name="fftInStrm_V_M_imag_V_3_blk_n">9, 2, 1, 2</column>
<column name="fftInStrm_V_M_real_V_0_blk_n">9, 2, 1, 2</column>
<column name="fftInStrm_V_M_real_V_1_blk_n">9, 2, 1, 2</column>
<column name="fftInStrm_V_M_real_V_2_blk_n">9, 2, 1, 2</column>
<column name="fftInStrm_V_M_real_V_3_blk_n">9, 2, 1, 2</column>
<column name="i_fu_88">9, 2, 3, 6</column>
<column name="indvar_flatten_fu_92">9, 2, 5, 10</column>
<column name="j_fu_84">9, 2, 3, 6</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_88">3, 0, 3, 0</column>
<column name="indvar_flatten_fu_92">5, 0, 5, 0</column>
<column name="j_fu_84">3, 0, 3, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln3270_reg_399">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259, return value</column>
<column name="fftInStrm_V_M_real_V_2_din">out, 22, ap_fifo, fftInStrm_V_M_real_V_2, pointer</column>
<column name="fftInStrm_V_M_real_V_2_full_n">in, 1, ap_fifo, fftInStrm_V_M_real_V_2, pointer</column>
<column name="fftInStrm_V_M_real_V_2_write">out, 1, ap_fifo, fftInStrm_V_M_real_V_2, pointer</column>
<column name="fftInStrm_V_M_imag_V_2_din">out, 22, ap_fifo, fftInStrm_V_M_imag_V_2, pointer</column>
<column name="fftInStrm_V_M_imag_V_2_full_n">in, 1, ap_fifo, fftInStrm_V_M_imag_V_2, pointer</column>
<column name="fftInStrm_V_M_imag_V_2_write">out, 1, ap_fifo, fftInStrm_V_M_imag_V_2, pointer</column>
<column name="fftInStrm_V_M_real_V_1_din">out, 22, ap_fifo, fftInStrm_V_M_real_V_1, pointer</column>
<column name="fftInStrm_V_M_real_V_1_full_n">in, 1, ap_fifo, fftInStrm_V_M_real_V_1, pointer</column>
<column name="fftInStrm_V_M_real_V_1_write">out, 1, ap_fifo, fftInStrm_V_M_real_V_1, pointer</column>
<column name="fftInStrm_V_M_imag_V_1_din">out, 22, ap_fifo, fftInStrm_V_M_imag_V_1, pointer</column>
<column name="fftInStrm_V_M_imag_V_1_full_n">in, 1, ap_fifo, fftInStrm_V_M_imag_V_1, pointer</column>
<column name="fftInStrm_V_M_imag_V_1_write">out, 1, ap_fifo, fftInStrm_V_M_imag_V_1, pointer</column>
<column name="fftInStrm_V_M_real_V_0_din">out, 22, ap_fifo, fftInStrm_V_M_real_V_0, pointer</column>
<column name="fftInStrm_V_M_real_V_0_full_n">in, 1, ap_fifo, fftInStrm_V_M_real_V_0, pointer</column>
<column name="fftInStrm_V_M_real_V_0_write">out, 1, ap_fifo, fftInStrm_V_M_real_V_0, pointer</column>
<column name="fftInStrm_V_M_imag_V_0_din">out, 22, ap_fifo, fftInStrm_V_M_imag_V_0, pointer</column>
<column name="fftInStrm_V_M_imag_V_0_full_n">in, 1, ap_fifo, fftInStrm_V_M_imag_V_0, pointer</column>
<column name="fftInStrm_V_M_imag_V_0_write">out, 1, ap_fifo, fftInStrm_V_M_imag_V_0, pointer</column>
<column name="fftInStrm_V_M_real_V_3_din">out, 22, ap_fifo, fftInStrm_V_M_real_V_3, pointer</column>
<column name="fftInStrm_V_M_real_V_3_full_n">in, 1, ap_fifo, fftInStrm_V_M_real_V_3, pointer</column>
<column name="fftInStrm_V_M_real_V_3_write">out, 1, ap_fifo, fftInStrm_V_M_real_V_3, pointer</column>
<column name="fftInStrm_V_M_imag_V_3_din">out, 22, ap_fifo, fftInStrm_V_M_imag_V_3, pointer</column>
<column name="fftInStrm_V_M_imag_V_3_full_n">in, 1, ap_fifo, fftInStrm_V_M_imag_V_3, pointer</column>
<column name="fftInStrm_V_M_imag_V_3_write">out, 1, ap_fifo, fftInStrm_V_M_imag_V_3, pointer</column>
<column name="p_inDataArray_M_real_V_0_address0">out, 2, ap_memory, p_inDataArray_M_real_V_0, array</column>
<column name="p_inDataArray_M_real_V_0_ce0">out, 1, ap_memory, p_inDataArray_M_real_V_0, array</column>
<column name="p_inDataArray_M_real_V_0_q0">in, 22, ap_memory, p_inDataArray_M_real_V_0, array</column>
<column name="p_inDataArray_M_real_V_1_address0">out, 2, ap_memory, p_inDataArray_M_real_V_1, array</column>
<column name="p_inDataArray_M_real_V_1_ce0">out, 1, ap_memory, p_inDataArray_M_real_V_1, array</column>
<column name="p_inDataArray_M_real_V_1_q0">in, 22, ap_memory, p_inDataArray_M_real_V_1, array</column>
<column name="p_inDataArray_M_real_V_2_address0">out, 2, ap_memory, p_inDataArray_M_real_V_2, array</column>
<column name="p_inDataArray_M_real_V_2_ce0">out, 1, ap_memory, p_inDataArray_M_real_V_2, array</column>
<column name="p_inDataArray_M_real_V_2_q0">in, 22, ap_memory, p_inDataArray_M_real_V_2, array</column>
<column name="p_inDataArray_M_real_V_3_address0">out, 2, ap_memory, p_inDataArray_M_real_V_3, array</column>
<column name="p_inDataArray_M_real_V_3_ce0">out, 1, ap_memory, p_inDataArray_M_real_V_3, array</column>
<column name="p_inDataArray_M_real_V_3_q0">in, 22, ap_memory, p_inDataArray_M_real_V_3, array</column>
<column name="p_inDataArray_M_imag_V_0_address0">out, 2, ap_memory, p_inDataArray_M_imag_V_0, array</column>
<column name="p_inDataArray_M_imag_V_0_ce0">out, 1, ap_memory, p_inDataArray_M_imag_V_0, array</column>
<column name="p_inDataArray_M_imag_V_0_q0">in, 22, ap_memory, p_inDataArray_M_imag_V_0, array</column>
<column name="p_inDataArray_M_imag_V_1_address0">out, 2, ap_memory, p_inDataArray_M_imag_V_1, array</column>
<column name="p_inDataArray_M_imag_V_1_ce0">out, 1, ap_memory, p_inDataArray_M_imag_V_1, array</column>
<column name="p_inDataArray_M_imag_V_1_q0">in, 22, ap_memory, p_inDataArray_M_imag_V_1, array</column>
<column name="p_inDataArray_M_imag_V_2_address0">out, 2, ap_memory, p_inDataArray_M_imag_V_2, array</column>
<column name="p_inDataArray_M_imag_V_2_ce0">out, 1, ap_memory, p_inDataArray_M_imag_V_2, array</column>
<column name="p_inDataArray_M_imag_V_2_q0">in, 22, ap_memory, p_inDataArray_M_imag_V_2, array</column>
<column name="p_inDataArray_M_imag_V_3_address0">out, 2, ap_memory, p_inDataArray_M_imag_V_3, array</column>
<column name="p_inDataArray_M_imag_V_3_ce0">out, 1, ap_memory, p_inDataArray_M_imag_V_3, array</column>
<column name="p_inDataArray_M_imag_V_3_q0">in, 22, ap_memory, p_inDataArray_M_imag_V_3, array</column>
</table>
</item>
</section>
</profile>
