

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Mon Nov  9 15:01:05 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       Unroll
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.660|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  23714|  23714|  23714|  23714|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  21312|  21312|       333|          -|          -|    64|    no    |
        | + Loop 1.1  |     76|     76|        19|          -|          -|     4|    no    |
        | + Loop 1.2  |     76|     76|        19|          -|          -|     4|    no    |
        | + Loop 1.3  |     76|     76|        19|          -|          -|     4|    no    |
        | + Loop 1.4  |     76|     76|        19|          -|          -|     4|    no    |
        |- Loop 2     |   2400|   2400|         5|          -|          -|   480|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 107
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 103 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 28 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 9 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 53 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 34 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 78 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 59 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 2 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 84 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 103 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Real_r) nounwind, !map !7"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %Imag) nounwind, !map !13"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 110 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFT_test_3/Reorder_FFT.cpp:9]   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Real_r, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFT_test_3/Reorder_FFT.cpp:11]   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %Imag, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFT_test_3/Reorder_FFT.cpp:12]   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Real_r, [1 x i8]* @p_str, [12 x i8]* @p_str3, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFT_test_3/Reorder_FFT.cpp:14]   --->   Operation 114 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* %Imag, [1 x i8]* @p_str, [12 x i8]* @p_str3, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [FFT_test_3/Reorder_FFT.cpp:15]   --->   Operation 115 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.76ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 116 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%c_0_0 = phi i11 [ 0, %meminst35.preheader ], [ %add_ln43, %hls_label_0_end ]" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 117 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0_0, i32 10)" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 119 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %.preheader.preheader, label %hls_label_0_begin" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%empty_19 = trunc i11 %c_0_0 to i10" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 121 'trunc' 'empty_19' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln45 = or i10 %empty_19, 1" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 122 'or' 'or_ln45' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i11 %c_0_0 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 123 'zext' 'zext_ln49' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%Real_addr = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 124 'getelementptr' 'Real_addr' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 125 'load' 'Real_load' <Predicate = (!tmp_32)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %or_ln45 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 126 'zext' 'zext_ln51' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%Real_addr_2 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 127 'getelementptr' 'Real_addr_2' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%Imag_addr = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 128 'getelementptr' 'Imag_addr' <Predicate = (!tmp_32)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 129 'load' 'RE_vec_128_c_1' <Predicate = (!tmp_32)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 130 [1/1] (1.76ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 130 'br' <Predicate = (tmp_32)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln46 = or i10 %empty_19, 2" [FFT_test_3/Reorder_FFT.cpp:46]   --->   Operation 131 'or' 'or_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln47 = or i10 %empty_19, 3" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 132 'or' 'or_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/2] (3.25ns)   --->   "%Real_load = load volatile float* %Real_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 133 'load' 'Real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i10 %or_ln46 to i64" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 134 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%Real_addr_1 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln50" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 135 'getelementptr' 'Real_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 136 'load' 'Real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 137 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 137 'load' 'RE_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %or_ln47 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 138 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%Real_addr_3 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 139 'getelementptr' 'Real_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%Imag_addr_1 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 140 'getelementptr' 'Imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 141 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 142 [1/2] (3.25ns)   --->   "%Real_load_1 = load volatile float* %Real_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 142 'load' 'Real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 143 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 143 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 144 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 144 'load' 'RE_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%Imag_addr_2 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 145 'getelementptr' 'Imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [2/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 146 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 147 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 147 'load' 'RE_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 148 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 148 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 149 [1/2] (3.25ns)   --->   "%Imag_load = load volatile float* %Imag_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 149 'load' 'Imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%Imag_addr_3 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln50" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 150 'getelementptr' 'Imag_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [2/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 151 'load' 'Imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 152 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 152 'load' 'RE_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 153 [1/2] (3.25ns)   --->   "%Imag_load_1 = load volatile float* %Imag_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 153 'load' 'Imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 154 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 154 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 155 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 155 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 156 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0 = load volatile float* %Imag_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 156 'load' 'IM_vec_128_c_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 157 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1 = load volatile float* %Real_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 157 'load' 'IM_vec_128_c_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 158 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 158 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 159 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 159 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 160 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0 = load volatile float* %Imag_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 161 'load' 'IM_vec_128_d_0' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 162 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1 = load volatile float* %Real_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 162 'load' 'IM_vec_128_d_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 163 [1/1] (1.76ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 163 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 7.66>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%c_aux_0_0 = phi i3 [ 0, %hls_label_0_begin ], [ %add_ln67, %2 ]" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 164 'phi' 'c_aux_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (1.13ns)   --->   "%icmp_ln67 = icmp eq i3 %c_aux_0_0, -4" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 165 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 166 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (1.65ns)   --->   "%add_ln67 = add i3 %c_aux_0_0, 1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 167 'add' 'add_ln67' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %hls_label_0, label %2" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i3 %c_aux_0_0 to i2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 169 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (1.95ns)   --->   "%tmp_2 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln75) nounwind" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 170 'mux' 'tmp_2' <Predicate = (!icmp_ln67)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [4/4] (5.70ns)   --->   "%tmp3 = fmul float %tmp_2, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 171 'fmul' 'tmp3' <Predicate = (!icmp_ln67)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i3 %c_aux_0_0 to i1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 172 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.69ns)   --->   "%select_ln76 = select i1 %trunc_ln76, float %RE_vec_128_d_1, float %RE_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 173 'select' 'select_ln76' <Predicate = (!icmp_ln67)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 174 [4/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_2, %select_ln76" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 174 'fmul' 'tmp_10' <Predicate = (!icmp_ln67)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.69ns)   --->   "%select_ln76_1 = select i1 %trunc_ln76, float %RE_vec_128_c_1, float %RE_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 175 'select' 'select_ln76_1' <Predicate = (!icmp_ln67)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 176 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_2, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 176 'fmul' 'tmp_6' <Predicate = (!icmp_ln67)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.69ns)   --->   "%select_ln82 = select i1 %trunc_ln76, float %IM_vec_128_d_1, float %IM_vec_128_d_0" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 177 'select' 'select_ln82' <Predicate = (!icmp_ln67)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 178 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_2, %select_ln82" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 178 'fmul' 'tmp_8' <Predicate = (!icmp_ln67)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.69ns)   --->   "%select_ln82_1 = select i1 %trunc_ln76, float %IM_vec_128_c_1, float %IM_vec_128_c_0" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 179 'select' 'select_ln82_1' <Predicate = (!icmp_ln67)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln43 = or i10 %empty_19, 4" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 180 'or' 'or_ln43' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln45_1 = or i10 %empty_19, 5" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 181 'or' 'or_ln45_1' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i10 %or_ln43 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 182 'zext' 'zext_ln49_1' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%Real_addr_6 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_1" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 183 'getelementptr' 'Real_addr_6' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 184 [2/2] (3.25ns)   --->   "%Real_load_7 = load volatile float* %Real_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 184 'load' 'Real_load_7' <Predicate = (icmp_ln67)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i10 %or_ln45_1 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 185 'zext' 'zext_ln51_1' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%Real_addr_8 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_1" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 186 'getelementptr' 'Real_addr_8' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%Imag_addr_6 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_1" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 187 'getelementptr' 'Imag_addr_6' <Predicate = (icmp_ln67)> <Delay = 0.00>
ST_9 : Operation 188 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 188 'load' 'RE_vec_128_c_1_1' <Predicate = (icmp_ln67)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 189 [3/4] (5.70ns)   --->   "%tmp3 = fmul float %tmp_2, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 189 'fmul' 'tmp3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [3/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_2, %select_ln76" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 190 'fmul' 'tmp_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_2, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 191 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_2, %select_ln82" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 192 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 193 [2/4] (5.70ns)   --->   "%tmp3 = fmul float %tmp_2, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 193 'fmul' 'tmp3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [2/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_2, %select_ln76" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 194 'fmul' 'tmp_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_2, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 195 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_2, %select_ln82" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 196 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 197 [1/4] (5.70ns)   --->   "%tmp3 = fmul float %tmp_2, %Real_load_1" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 197 'fmul' 'tmp3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/4] (5.70ns)   --->   "%tmp_10 = fmul float %tmp_2, %select_ln76" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 198 'fmul' 'tmp_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %tmp_2, %Imag_load_1" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 199 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %tmp_2, %select_ln82" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 200 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 201 [5/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp3, %Real_load" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 201 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_10, %select_ln76_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 202 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 203 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln82_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 204 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 205 [4/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp3, %Real_load" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 205 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_10, %select_ln76_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 206 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 207 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln82_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 208 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 209 [3/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp3, %Real_load" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 209 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_10, %select_ln76_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 210 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 211 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 212 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln82_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 212 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 213 [2/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp3, %Real_load" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 213 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_10, %select_ln76_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 214 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 215 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln82_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 216 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 217 [1/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp3, %Real_load" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 217 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_10, %select_ln76_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 218 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %tmp_6, %Imag_load" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 219 'fadd' 'tmp_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %tmp_8, %select_ln82_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 220 'fadd' 'tmp_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.66>
ST_18 : Operation 221 [1/1] (1.95ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln75) nounwind" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 221 'mux' 'tmp_11' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [4/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 222 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (1.95ns)   --->   "%tmp_15 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln75) nounwind" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 223 'mux' 'tmp_15' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_15, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 224 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 225 [3/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 225 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_15, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 226 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 227 [2/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 227 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_15, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 228 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 229 [1/4] (5.70ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 229 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %tmp_15, %tmp_9" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 230 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 231 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_13, %tmp_4" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 231 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [5/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 232 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 233 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_13, %tmp_4" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 233 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 234 [4/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 234 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 235 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_13, %tmp_4" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 235 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [3/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 236 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 237 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_13, %tmp_4" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 237 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [2/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 238 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 239 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_13, %tmp_4" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 239 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [1/5] (7.25ns)   --->   "%tmp_16 = fadd float %tmp_s, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 240 'fadd' 'tmp_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %c_0_0, i32 3, i32 10)" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 241 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%add_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_18, i3 %c_aux_0_0)" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 242 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i11 %add_ln to i64" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 243 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%Real_addr_10 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 244 'getelementptr' 'Real_addr_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 245 [1/1] (3.25ns)   --->   "store volatile float %tmp_5, float* %Real_addr_10, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 245 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%Imag_addr_10 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 246 'getelementptr' 'Imag_addr_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 247 [1/1] (3.25ns)   --->   "store volatile float %tmp_16, float* %Imag_addr_10, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 247 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 248 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 9> <Delay = 3.25>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%or_ln46_1 = or i10 %empty_19, 6" [FFT_test_3/Reorder_FFT.cpp:46]   --->   Operation 249 'or' 'or_ln46_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln47_1 = or i10 %empty_19, 7" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 250 'or' 'or_ln47_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 251 [1/2] (3.25ns)   --->   "%Real_load_7 = load volatile float* %Real_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 251 'load' 'Real_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i10 %or_ln46_1 to i64" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 252 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "%Real_addr_7 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln50_1" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 253 'getelementptr' 'Real_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [2/2] (3.25ns)   --->   "%Real_load_8 = load volatile float* %Real_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 254 'load' 'Real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 255 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 255 'load' 'RE_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i10 %or_ln47_1 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 256 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (0.00ns)   --->   "%Real_addr_9 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53_1" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 257 'getelementptr' 'Real_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 258 [1/1] (0.00ns)   --->   "%Imag_addr_7 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53_1" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 258 'getelementptr' 'Imag_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 259 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 259 'load' 'RE_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 10> <Delay = 3.25>
ST_29 : Operation 260 [1/2] (3.25ns)   --->   "%Real_load_8 = load volatile float* %Real_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 260 'load' 'Real_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 261 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 261 'load' 'RE_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 262 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 262 'load' 'RE_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%Imag_addr_8 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_1" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 263 'getelementptr' 'Imag_addr_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 264 [2/2] (3.25ns)   --->   "%Imag_load_9 = load volatile float* %Imag_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 264 'load' 'Imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 11> <Delay = 3.25>
ST_30 : Operation 265 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 265 'load' 'RE_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 266 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 266 'load' 'RE_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 267 [1/2] (3.25ns)   --->   "%Imag_load_9 = load volatile float* %Imag_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 267 'load' 'Imag_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 268 [1/1] (0.00ns)   --->   "%Imag_addr_9 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln50_1" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 268 'getelementptr' 'Imag_addr_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 269 [2/2] (3.25ns)   --->   "%Imag_load_10 = load volatile float* %Imag_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 269 'load' 'Imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 12> <Delay = 3.25>
ST_31 : Operation 270 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 270 'load' 'RE_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 271 [1/2] (3.25ns)   --->   "%Imag_load_10 = load volatile float* %Imag_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 271 'load' 'Imag_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 272 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 272 'load' 'IM_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 273 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 273 'load' 'IM_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 13> <Delay = 3.25>
ST_32 : Operation 274 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_1 = load volatile float* %Imag_addr_6, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 274 'load' 'IM_vec_128_c_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 275 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_1 = load volatile float* %Real_addr_8, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 275 'load' 'IM_vec_128_c_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 276 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 276 'load' 'IM_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 277 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 277 'load' 'IM_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 14> <Delay = 3.25>
ST_33 : Operation 278 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [FFT_test_3/Reorder_FFT.cpp:90]   --->   Operation 278 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 279 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i10 %or_ln43 to i11" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 280 'zext' 'zext_ln49_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 281 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_1 = load volatile float* %Imag_addr_7, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 281 'load' 'IM_vec_128_d_0_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 282 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_1 = load volatile float* %Real_addr_9, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 282 'load' 'IM_vec_128_d_1_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 283 [1/1] (1.76ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 283 'br' <Predicate = true> <Delay = 1.76>

State 34 <SV = 15> <Delay = 7.66>
ST_34 : Operation 284 [1/1] (0.00ns)   --->   "%c_aux_0_1 = phi i3 [ 0, %hls_label_0 ], [ %add_ln67_1, %4 ]" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 284 'phi' 'c_aux_0_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (1.13ns)   --->   "%icmp_ln67_1 = icmp eq i3 %c_aux_0_1, -4" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 285 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 286 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 286 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 287 [1/1] (1.65ns)   --->   "%add_ln67_1 = add i3 %c_aux_0_1, 1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 287 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67_1, label %hls_label_01, label %4" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %c_aux_0_1 to i11" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 289 'zext' 'zext_ln75' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i3 %c_aux_0_1 to i2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 290 'trunc' 'trunc_ln75_1' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 291 [1/1] (1.95ns)   --->   "%tmp_20 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 291 'mux' 'tmp_20' <Predicate = (!icmp_ln67_1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 292 [4/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_20, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 292 'fmul' 'tmp_14' <Predicate = (!icmp_ln67_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i3 %c_aux_0_1 to i1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 293 'trunc' 'trunc_ln76_1' <Predicate = (!icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 294 [1/1] (0.69ns)   --->   "%select_ln76_2 = select i1 %trunc_ln76_1, float %RE_vec_128_d_1_1, float %RE_vec_128_d_0_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 294 'select' 'select_ln76_2' <Predicate = (!icmp_ln67_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 295 [4/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_20, %select_ln76_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 295 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln67_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 296 [1/1] (0.69ns)   --->   "%select_ln76_3 = select i1 %trunc_ln76_1, float %RE_vec_128_c_1_1, float %RE_vec_128_c_0_1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 296 'select' 'select_ln76_3' <Predicate = (!icmp_ln67_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 297 [4/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_20, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 297 'fmul' 'tmp_6_1' <Predicate = (!icmp_ln67_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 298 [1/1] (0.69ns)   --->   "%select_ln82_2 = select i1 %trunc_ln76_1, float %IM_vec_128_d_1_1, float %IM_vec_128_d_0_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 298 'select' 'select_ln82_2' <Predicate = (!icmp_ln67_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 299 [4/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_20, %select_ln82_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 299 'fmul' 'tmp_8_1' <Predicate = (!icmp_ln67_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 300 [1/1] (0.69ns)   --->   "%select_ln82_3 = select i1 %trunc_ln76_1, float %IM_vec_128_c_1_1, float %IM_vec_128_c_0_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 300 'select' 'select_ln82_3' <Predicate = (!icmp_ln67_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 301 [1/1] (1.73ns)   --->   "%add_ln85 = add i11 %zext_ln49_4, %zext_ln75" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 301 'add' 'add_ln85' <Predicate = (!icmp_ln67_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln43_1 = or i10 %empty_19, 8" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 302 'or' 'or_ln43_1' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln45_2 = or i10 %empty_19, 9" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 303 'or' 'or_ln45_2' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i10 %or_ln43_1 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 304 'zext' 'zext_ln49_2' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 305 [1/1] (0.00ns)   --->   "%Real_addr_11 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_2" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 305 'getelementptr' 'Real_addr_11' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 306 [2/2] (3.25ns)   --->   "%Real_load_14 = load volatile float* %Real_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 306 'load' 'Real_load_14' <Predicate = (icmp_ln67_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i10 %or_ln45_2 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 307 'zext' 'zext_ln51_2' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 308 [1/1] (0.00ns)   --->   "%Real_addr_13 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_2" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 308 'getelementptr' 'Real_addr_13' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 309 [1/1] (0.00ns)   --->   "%Imag_addr_11 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_2" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 309 'getelementptr' 'Imag_addr_11' <Predicate = (icmp_ln67_1)> <Delay = 0.00>
ST_34 : Operation 310 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 310 'load' 'RE_vec_128_c_1_2' <Predicate = (icmp_ln67_1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 35 <SV = 16> <Delay = 5.70>
ST_35 : Operation 311 [3/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_20, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 311 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 312 [3/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_20, %select_ln76_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 312 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 313 [3/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_20, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 313 'fmul' 'tmp_6_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 314 [3/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_20, %select_ln82_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 314 'fmul' 'tmp_8_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 17> <Delay = 5.70>
ST_36 : Operation 315 [2/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_20, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 315 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 316 [2/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_20, %select_ln76_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 316 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 317 [2/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_20, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 317 'fmul' 'tmp_6_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 318 [2/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_20, %select_ln82_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 318 'fmul' 'tmp_8_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 18> <Delay = 5.70>
ST_37 : Operation 319 [1/4] (5.70ns)   --->   "%tmp_14 = fmul float %tmp_20, %Real_load_8" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 319 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 320 [1/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %tmp_20, %select_ln76_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 320 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 321 [1/4] (5.70ns)   --->   "%tmp_6_1 = fmul float %tmp_20, %Imag_load_10" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 321 'fmul' 'tmp_6_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 322 [1/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_20, %select_ln82_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 322 'fmul' 'tmp_8_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 19> <Delay = 7.25>
ST_38 : Operation 323 [5/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_14, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 323 'fadd' 'tmp_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 324 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln76_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 324 'fadd' 'tmp_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 325 [5/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 325 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 326 [5/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln82_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 326 'fadd' 'tmp_9_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 20> <Delay = 7.25>
ST_39 : Operation 327 [4/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_14, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 327 'fadd' 'tmp_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 328 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln76_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 328 'fadd' 'tmp_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 329 [4/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 329 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 330 [4/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln82_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 330 'fadd' 'tmp_9_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 21> <Delay = 7.25>
ST_40 : Operation 331 [3/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_14, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 331 'fadd' 'tmp_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 332 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln76_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 332 'fadd' 'tmp_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 333 [3/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 333 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 334 [3/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln82_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 334 'fadd' 'tmp_9_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 22> <Delay = 7.25>
ST_41 : Operation 335 [2/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_14, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 335 'fadd' 'tmp_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 336 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln76_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 336 'fadd' 'tmp_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 337 [2/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 337 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 338 [2/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln82_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 338 'fadd' 'tmp_9_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 7.25>
ST_42 : Operation 339 [1/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %tmp_14, %Real_load_7" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 339 'fadd' 'tmp_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 340 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %tmp_2_1, %select_ln76_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 340 'fadd' 'tmp_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 341 [1/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %tmp_6_1, %Imag_load_9" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 341 'fadd' 'tmp_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 342 [1/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %tmp_8_1, %select_ln82_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 342 'fadd' 'tmp_9_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 7.66>
ST_43 : Operation 343 [1/1] (1.95ns)   --->   "%tmp_21 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 343 'mux' 'tmp_21' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 344 [4/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_21, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 344 'fmul' 'tmp_4_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 345 [1/1] (1.95ns)   --->   "%tmp_22 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln75_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 345 'mux' 'tmp_22' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 346 [4/4] (5.70ns)   --->   "%tmp_1_22 = fmul float %tmp_22, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 346 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 5.70>
ST_44 : Operation 347 [3/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_21, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 347 'fmul' 'tmp_4_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 348 [3/4] (5.70ns)   --->   "%tmp_1_22 = fmul float %tmp_22, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 348 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 26> <Delay = 5.70>
ST_45 : Operation 349 [2/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_21, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 349 'fmul' 'tmp_4_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 350 [2/4] (5.70ns)   --->   "%tmp_1_22 = fmul float %tmp_22, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 350 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 27> <Delay = 5.70>
ST_46 : Operation 351 [1/4] (5.70ns)   --->   "%tmp_4_1 = fmul float %tmp_21, %tmp_3_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 351 'fmul' 'tmp_4_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 352 [1/4] (5.70ns)   --->   "%tmp_1_22 = fmul float %tmp_22, %tmp_9_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 352 'fmul' 'tmp_1_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 28> <Delay = 7.25>
ST_47 : Operation 353 [5/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 353 'fadd' 'tmp_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 354 [5/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1_22, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 354 'fadd' 'tmp_10_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 7.25>
ST_48 : Operation 355 [4/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 355 'fadd' 'tmp_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 356 [4/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1_22, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 356 'fadd' 'tmp_10_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 7.25>
ST_49 : Operation 357 [3/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 357 'fadd' 'tmp_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 358 [3/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1_22, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 358 'fadd' 'tmp_10_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 7.25>
ST_50 : Operation 359 [2/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 359 'fadd' 'tmp_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 360 [2/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1_22, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 360 'fadd' 'tmp_10_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 32> <Delay = 7.25>
ST_51 : Operation 361 [1/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_4_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 361 'fadd' 'tmp_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 362 [1/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %tmp_1_22, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 362 'fadd' 'tmp_10_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 33> <Delay = 3.25>
ST_52 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i11 %add_ln85 to i64" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 363 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 364 [1/1] (0.00ns)   --->   "%Real_addr_15 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln85_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 364 'getelementptr' 'Real_addr_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 365 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_1, float* %Real_addr_15, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 366 [1/1] (0.00ns)   --->   "%Imag_addr_15 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln85_1" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 366 'getelementptr' 'Imag_addr_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 367 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_1, float* %Imag_addr_15, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 367 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 368 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 368 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 16> <Delay = 3.25>
ST_53 : Operation 369 [1/1] (0.00ns)   --->   "%or_ln46_2 = or i10 %empty_19, 10" [FFT_test_3/Reorder_FFT.cpp:46]   --->   Operation 369 'or' 'or_ln46_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 370 [1/1] (0.00ns)   --->   "%or_ln47_2 = or i10 %empty_19, 11" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 370 'or' 'or_ln47_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 371 [1/2] (3.25ns)   --->   "%Real_load_14 = load volatile float* %Real_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 371 'load' 'Real_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i10 %or_ln46_2 to i64" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 372 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 373 [1/1] (0.00ns)   --->   "%Real_addr_12 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln50_2" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 373 'getelementptr' 'Real_addr_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 374 [2/2] (3.25ns)   --->   "%Real_load_15 = load volatile float* %Real_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 374 'load' 'Real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 375 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 375 'load' 'RE_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i10 %or_ln47_2 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 376 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 377 [1/1] (0.00ns)   --->   "%Real_addr_14 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53_2" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 377 'getelementptr' 'Real_addr_14' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 378 [1/1] (0.00ns)   --->   "%Imag_addr_12 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53_2" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 378 'getelementptr' 'Imag_addr_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 379 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 379 'load' 'RE_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 54 <SV = 17> <Delay = 3.25>
ST_54 : Operation 380 [1/2] (3.25ns)   --->   "%Real_load_15 = load volatile float* %Real_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 380 'load' 'Real_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 381 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 381 'load' 'RE_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 382 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 382 'load' 'RE_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 383 [1/1] (0.00ns)   --->   "%Imag_addr_13 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_2" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 383 'getelementptr' 'Imag_addr_13' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 384 [2/2] (3.25ns)   --->   "%Imag_load_15 = load volatile float* %Imag_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 384 'load' 'Imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 55 <SV = 18> <Delay = 3.25>
ST_55 : Operation 385 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 385 'load' 'RE_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 386 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 386 'load' 'RE_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 387 [1/2] (3.25ns)   --->   "%Imag_load_15 = load volatile float* %Imag_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 387 'load' 'Imag_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 388 [1/1] (0.00ns)   --->   "%Imag_addr_14 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln50_2" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 388 'getelementptr' 'Imag_addr_14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 389 [2/2] (3.25ns)   --->   "%Imag_load_16 = load volatile float* %Imag_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 389 'load' 'Imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 56 <SV = 19> <Delay = 3.25>
ST_56 : Operation 390 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 390 'load' 'RE_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 391 [1/2] (3.25ns)   --->   "%Imag_load_16 = load volatile float* %Imag_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 391 'load' 'Imag_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 392 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 392 'load' 'IM_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 393 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 393 'load' 'IM_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 57 <SV = 20> <Delay = 3.25>
ST_57 : Operation 394 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_2 = load volatile float* %Imag_addr_11, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 394 'load' 'IM_vec_128_c_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 395 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_2 = load volatile float* %Real_addr_13, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 395 'load' 'IM_vec_128_c_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 396 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 396 'load' 'IM_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 397 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 397 'load' 'IM_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 58 <SV = 21> <Delay = 3.25>
ST_58 : Operation 398 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1) nounwind" [FFT_test_3/Reorder_FFT.cpp:90]   --->   Operation 398 'specregionend' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 399 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 400 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_2 = load volatile float* %Imag_addr_12, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 400 'load' 'IM_vec_128_d_0_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 401 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_2 = load volatile float* %Real_addr_14, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 401 'load' 'IM_vec_128_d_1_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 402 [1/1] (1.76ns)   --->   "br label %5" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 402 'br' <Predicate = true> <Delay = 1.76>

State 59 <SV = 22> <Delay = 7.66>
ST_59 : Operation 403 [1/1] (0.00ns)   --->   "%c_aux_0_2 = phi i3 [ 0, %hls_label_01 ], [ %add_ln67_2, %6 ]" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 403 'phi' 'c_aux_0_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 404 [1/1] (1.13ns)   --->   "%icmp_ln67_2 = icmp eq i3 %c_aux_0_2, -4" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 404 'icmp' 'icmp_ln67_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 405 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 405 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 406 [1/1] (1.65ns)   --->   "%add_ln67_2 = add i3 %c_aux_0_2, 1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 406 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67_2, label %hls_label_02, label %6" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln75_2 = trunc i3 %c_aux_0_2 to i2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 408 'trunc' 'trunc_ln75_2' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 409 [1/1] (1.95ns)   --->   "%tmp_23 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 409 'mux' 'tmp_23' <Predicate = (!icmp_ln67_2)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 410 [4/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_23, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 410 'fmul' 'tmp_19' <Predicate = (!icmp_ln67_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = trunc i3 %c_aux_0_2 to i1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 411 'trunc' 'trunc_ln76_2' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 412 [1/1] (0.69ns)   --->   "%select_ln76_4 = select i1 %trunc_ln76_2, float %RE_vec_128_d_1_2, float %RE_vec_128_d_0_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 412 'select' 'select_ln76_4' <Predicate = (!icmp_ln67_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 413 [4/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_23, %select_ln76_4" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 413 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln67_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 414 [1/1] (0.69ns)   --->   "%select_ln76_5 = select i1 %trunc_ln76_2, float %RE_vec_128_c_1_2, float %RE_vec_128_c_0_2" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 414 'select' 'select_ln76_5' <Predicate = (!icmp_ln67_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 415 [4/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_23, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 415 'fmul' 'tmp_6_2' <Predicate = (!icmp_ln67_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 416 [1/1] (0.69ns)   --->   "%select_ln82_4 = select i1 %trunc_ln76_2, float %IM_vec_128_d_1_2, float %IM_vec_128_d_0_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 416 'select' 'select_ln82_4' <Predicate = (!icmp_ln67_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 417 [4/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_23, %select_ln82_4" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 417 'fmul' 'tmp_8_2' <Predicate = (!icmp_ln67_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 418 [1/1] (0.69ns)   --->   "%select_ln82_5 = select i1 %trunc_ln76_2, float %IM_vec_128_c_1_2, float %IM_vec_128_c_0_2" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 418 'select' 'select_ln82_5' <Predicate = (!icmp_ln67_2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_27 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln43_1, i32 3, i32 9)" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 419 'partselect' 'tmp_27' <Predicate = (!icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 420 [1/1] (0.00ns)   --->   "%or_ln43_2 = or i10 %empty_19, 12" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 420 'or' 'or_ln43_2' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln45_3 = or i10 %empty_19, 13" [FFT_test_3/Reorder_FFT.cpp:45]   --->   Operation 421 'or' 'or_ln45_3' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i10 %or_ln43_2 to i64" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 422 'zext' 'zext_ln49_3' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 423 [1/1] (0.00ns)   --->   "%Real_addr_16 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln49_3" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 423 'getelementptr' 'Real_addr_16' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 424 [2/2] (3.25ns)   --->   "%Real_load_20 = load volatile float* %Real_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 424 'load' 'Real_load_20' <Predicate = (icmp_ln67_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i10 %or_ln45_3 to i64" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 425 'zext' 'zext_ln51_3' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 426 [1/1] (0.00ns)   --->   "%Real_addr_18 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln51_3" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 426 'getelementptr' 'Real_addr_18' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 427 [1/1] (0.00ns)   --->   "%Imag_addr_16 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln51_3" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 427 'getelementptr' 'Imag_addr_16' <Predicate = (icmp_ln67_2)> <Delay = 0.00>
ST_59 : Operation 428 [2/2] (3.25ns)   --->   "%RE_vec_128_c_1_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 428 'load' 'RE_vec_128_c_1_3' <Predicate = (icmp_ln67_2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 60 <SV = 23> <Delay = 5.70>
ST_60 : Operation 429 [3/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_23, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 429 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 430 [3/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_23, %select_ln76_4" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 430 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 431 [3/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_23, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 431 'fmul' 'tmp_6_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 432 [3/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_23, %select_ln82_4" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 432 'fmul' 'tmp_8_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 24> <Delay = 5.70>
ST_61 : Operation 433 [2/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_23, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 433 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 434 [2/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_23, %select_ln76_4" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 434 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 435 [2/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_23, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 435 'fmul' 'tmp_6_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 436 [2/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_23, %select_ln82_4" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 436 'fmul' 'tmp_8_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 25> <Delay = 5.70>
ST_62 : Operation 437 [1/4] (5.70ns)   --->   "%tmp_19 = fmul float %tmp_23, %Real_load_15" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 437 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 438 [1/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %tmp_23, %select_ln76_4" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 438 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 439 [1/4] (5.70ns)   --->   "%tmp_6_2 = fmul float %tmp_23, %Imag_load_16" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 439 'fmul' 'tmp_6_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 440 [1/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_23, %select_ln82_4" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 440 'fmul' 'tmp_8_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 26> <Delay = 7.25>
ST_63 : Operation 441 [5/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_19, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 441 'fadd' 'tmp_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 442 [5/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln76_5" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 442 'fadd' 'tmp_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 443 [5/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 443 'fadd' 'tmp_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 444 [5/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln82_5" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 444 'fadd' 'tmp_9_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 27> <Delay = 7.25>
ST_64 : Operation 445 [4/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_19, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 445 'fadd' 'tmp_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 446 [4/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln76_5" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 446 'fadd' 'tmp_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 447 [4/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 447 'fadd' 'tmp_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 448 [4/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln82_5" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 448 'fadd' 'tmp_9_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 28> <Delay = 7.25>
ST_65 : Operation 449 [3/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_19, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 449 'fadd' 'tmp_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 450 [3/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln76_5" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 450 'fadd' 'tmp_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 451 [3/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 451 'fadd' 'tmp_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 452 [3/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln82_5" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 452 'fadd' 'tmp_9_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 29> <Delay = 7.25>
ST_66 : Operation 453 [2/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_19, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 453 'fadd' 'tmp_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 454 [2/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln76_5" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 454 'fadd' 'tmp_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 455 [2/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 455 'fadd' 'tmp_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 456 [2/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln82_5" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 456 'fadd' 'tmp_9_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 30> <Delay = 7.25>
ST_67 : Operation 457 [1/5] (7.25ns)   --->   "%tmp_1_2 = fadd float %tmp_19, %Real_load_14" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 457 'fadd' 'tmp_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 458 [1/5] (7.25ns)   --->   "%tmp_3_2 = fadd float %tmp_2_2, %select_ln76_5" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 458 'fadd' 'tmp_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 459 [1/5] (7.25ns)   --->   "%tmp_7_2 = fadd float %tmp_6_2, %Imag_load_15" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 459 'fadd' 'tmp_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 460 [1/5] (7.25ns)   --->   "%tmp_9_2 = fadd float %tmp_8_2, %select_ln82_5" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 460 'fadd' 'tmp_9_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 31> <Delay = 7.66>
ST_68 : Operation 461 [1/1] (1.95ns)   --->   "%tmp_25 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 461 'mux' 'tmp_25' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 462 [4/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_25, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 462 'fmul' 'tmp_4_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 463 [1/1] (1.95ns)   --->   "%tmp_26 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln75_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 463 'mux' 'tmp_26' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 464 [4/4] (5.70ns)   --->   "%tmp_2_25 = fmul float %tmp_26, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 464 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 32> <Delay = 5.70>
ST_69 : Operation 465 [3/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_25, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 465 'fmul' 'tmp_4_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 466 [3/4] (5.70ns)   --->   "%tmp_2_25 = fmul float %tmp_26, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 466 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 33> <Delay = 5.70>
ST_70 : Operation 467 [2/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_25, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 467 'fmul' 'tmp_4_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 468 [2/4] (5.70ns)   --->   "%tmp_2_25 = fmul float %tmp_26, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 468 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 34> <Delay = 5.70>
ST_71 : Operation 469 [1/4] (5.70ns)   --->   "%tmp_4_2 = fmul float %tmp_25, %tmp_3_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 469 'fmul' 'tmp_4_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 470 [1/4] (5.70ns)   --->   "%tmp_2_25 = fmul float %tmp_26, %tmp_9_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 470 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 35> <Delay = 7.25>
ST_72 : Operation 471 [5/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 471 'fadd' 'tmp_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 472 [5/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_25, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 472 'fadd' 'tmp_10_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 36> <Delay = 7.25>
ST_73 : Operation 473 [4/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 473 'fadd' 'tmp_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 474 [4/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_25, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 474 'fadd' 'tmp_10_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 37> <Delay = 7.25>
ST_74 : Operation 475 [3/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 475 'fadd' 'tmp_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 476 [3/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_25, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 476 'fadd' 'tmp_10_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 38> <Delay = 7.25>
ST_75 : Operation 477 [2/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 477 'fadd' 'tmp_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 478 [2/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_25, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 478 'fadd' 'tmp_10_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 39> <Delay = 7.25>
ST_76 : Operation 479 [1/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %tmp_4_2, %tmp_1_2" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 479 'fadd' 'tmp_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 480 [1/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %tmp_2_25, %tmp_7_2" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 480 'fadd' 'tmp_10_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 40> <Delay = 3.25>
ST_77 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_28 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_27, i3 %c_aux_0_2)" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 481 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i10 %tmp_28 to i64" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 482 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 483 [1/1] (0.00ns)   --->   "%Real_addr_20 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln85_2" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 483 'getelementptr' 'Real_addr_20' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 484 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_2, float* %Real_addr_20, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 484 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 485 [1/1] (0.00ns)   --->   "%Imag_addr_20 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln85_2" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 485 'getelementptr' 'Imag_addr_20' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 486 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_2, float* %Imag_addr_20, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 486 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 487 [1/1] (0.00ns)   --->   "br label %5" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 487 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 23> <Delay = 3.25>
ST_78 : Operation 488 [1/1] (0.00ns)   --->   "%or_ln46_3 = or i10 %empty_19, 14" [FFT_test_3/Reorder_FFT.cpp:46]   --->   Operation 488 'or' 'or_ln46_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 489 [1/1] (0.00ns)   --->   "%or_ln47_3 = or i10 %empty_19, 15" [FFT_test_3/Reorder_FFT.cpp:47]   --->   Operation 489 'or' 'or_ln47_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 490 [1/2] (3.25ns)   --->   "%Real_load_20 = load volatile float* %Real_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 490 'load' 'Real_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i10 %or_ln46_3 to i64" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 491 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 492 [1/1] (0.00ns)   --->   "%Real_addr_17 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln50_3" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 492 'getelementptr' 'Real_addr_17' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 493 [2/2] (3.25ns)   --->   "%Real_load_21 = load volatile float* %Real_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 493 'load' 'Real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 494 [1/2] (3.25ns)   --->   "%RE_vec_128_c_1_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 494 'load' 'RE_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i10 %or_ln47_3 to i64" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 495 'zext' 'zext_ln53_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 496 [1/1] (0.00ns)   --->   "%Real_addr_19 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln53_3" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 496 'getelementptr' 'Real_addr_19' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 497 [1/1] (0.00ns)   --->   "%Imag_addr_17 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln53_3" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 497 'getelementptr' 'Imag_addr_17' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 498 [2/2] (3.25ns)   --->   "%RE_vec_128_d_1_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 498 'load' 'RE_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 79 <SV = 24> <Delay = 3.25>
ST_79 : Operation 499 [1/2] (3.25ns)   --->   "%Real_load_21 = load volatile float* %Real_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 499 'load' 'Real_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 500 [2/2] (3.25ns)   --->   "%RE_vec_128_c_0_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 500 'load' 'RE_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 501 [1/2] (3.25ns)   --->   "%RE_vec_128_d_1_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:54]   --->   Operation 501 'load' 'RE_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 502 [1/1] (0.00ns)   --->   "%Imag_addr_18 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln49_3" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 502 'getelementptr' 'Imag_addr_18' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 503 [2/2] (3.25ns)   --->   "%Imag_load_20 = load volatile float* %Imag_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 503 'load' 'Imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 80 <SV = 25> <Delay = 3.25>
ST_80 : Operation 504 [1/2] (3.25ns)   --->   "%RE_vec_128_c_0_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 504 'load' 'RE_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 505 [2/2] (3.25ns)   --->   "%RE_vec_128_d_0_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 505 'load' 'RE_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 506 [1/2] (3.25ns)   --->   "%Imag_load_20 = load volatile float* %Imag_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 506 'load' 'Imag_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 507 [1/1] (0.00ns)   --->   "%Imag_addr_19 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln50_3" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 507 'getelementptr' 'Imag_addr_19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 508 [2/2] (3.25ns)   --->   "%Imag_load_21 = load volatile float* %Imag_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 508 'load' 'Imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 81 <SV = 26> <Delay = 3.25>
ST_81 : Operation 509 [1/2] (3.25ns)   --->   "%RE_vec_128_d_0_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 509 'load' 'RE_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 510 [1/2] (3.25ns)   --->   "%Imag_load_21 = load volatile float* %Imag_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 510 'load' 'Imag_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 511 [2/2] (3.25ns)   --->   "%IM_vec_128_c_0_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 511 'load' 'IM_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 512 [2/2] (3.25ns)   --->   "%IM_vec_128_c_1_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 512 'load' 'IM_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 82 <SV = 27> <Delay = 3.25>
ST_82 : Operation 513 [1/2] (3.25ns)   --->   "%IM_vec_128_c_0_3 = load volatile float* %Imag_addr_16, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 513 'load' 'IM_vec_128_c_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 514 [1/2] (3.25ns)   --->   "%IM_vec_128_c_1_3 = load volatile float* %Real_addr_18, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 514 'load' 'IM_vec_128_c_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 515 [2/2] (3.25ns)   --->   "%IM_vec_128_d_0_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 515 'load' 'IM_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 516 [2/2] (3.25ns)   --->   "%IM_vec_128_d_1_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 516 'load' 'IM_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 83 <SV = 28> <Delay = 3.25>
ST_83 : Operation 517 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_12) nounwind" [FFT_test_3/Reorder_FFT.cpp:90]   --->   Operation 517 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 518 'specregionbegin' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i10 %or_ln43_2 to i11" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 519 'zext' 'zext_ln49_5' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 520 [1/2] (3.25ns)   --->   "%IM_vec_128_d_0_3 = load volatile float* %Imag_addr_17, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 520 'load' 'IM_vec_128_d_0_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 521 [1/2] (3.25ns)   --->   "%IM_vec_128_d_1_3 = load volatile float* %Real_addr_19, align 4" [FFT_test_3/Reorder_FFT.cpp:63]   --->   Operation 521 'load' 'IM_vec_128_d_1_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 522 [1/1] (1.76ns)   --->   "br label %7" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 522 'br' <Predicate = true> <Delay = 1.76>

State 84 <SV = 29> <Delay = 7.66>
ST_84 : Operation 523 [1/1] (0.00ns)   --->   "%c_aux_0_3 = phi i3 [ 0, %hls_label_02 ], [ %add_ln67_3, %8 ]" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 523 'phi' 'c_aux_0_3' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 524 [1/1] (1.13ns)   --->   "%icmp_ln67_3 = icmp eq i3 %c_aux_0_3, -4" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 524 'icmp' 'icmp_ln67_3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 525 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 525 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 526 [1/1] (1.65ns)   --->   "%add_ln67_3 = add i3 %c_aux_0_3, 1" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 526 'add' 'add_ln67_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 527 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67_3, label %hls_label_0_end, label %8" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 527 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i3 %c_aux_0_3 to i11" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 528 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln67_3)> <Delay = 0.00>
ST_84 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln75_3 = trunc i3 %c_aux_0_3 to i2" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 529 'trunc' 'trunc_ln75_3' <Predicate = (!icmp_ln67_3)> <Delay = 0.00>
ST_84 : Operation 530 [1/1] (1.95ns)   --->   "%tmp_29 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float 1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 530 'mux' 'tmp_29' <Predicate = (!icmp_ln67_3)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 531 [4/4] (5.70ns)   --->   "%tmp_24 = fmul float %tmp_29, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 531 'fmul' 'tmp_24' <Predicate = (!icmp_ln67_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln76_3 = trunc i3 %c_aux_0_3 to i1" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 532 'trunc' 'trunc_ln76_3' <Predicate = (!icmp_ln67_3)> <Delay = 0.00>
ST_84 : Operation 533 [1/1] (0.69ns)   --->   "%select_ln76_6 = select i1 %trunc_ln76_3, float %RE_vec_128_d_1_3, float %RE_vec_128_d_0_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 533 'select' 'select_ln76_6' <Predicate = (!icmp_ln67_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 534 [4/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_29, %select_ln76_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 534 'fmul' 'tmp_2_3' <Predicate = (!icmp_ln67_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 535 [1/1] (0.69ns)   --->   "%select_ln76_7 = select i1 %trunc_ln76_3, float %RE_vec_128_c_1_3, float %RE_vec_128_c_0_3" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 535 'select' 'select_ln76_7' <Predicate = (!icmp_ln67_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 536 [4/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_29, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 536 'fmul' 'tmp_6_3' <Predicate = (!icmp_ln67_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 537 [1/1] (0.69ns)   --->   "%select_ln82_6 = select i1 %trunc_ln76_3, float %IM_vec_128_d_1_3, float %IM_vec_128_d_0_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 537 'select' 'select_ln82_6' <Predicate = (!icmp_ln67_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 538 [4/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_29, %select_ln82_6" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 538 'fmul' 'tmp_8_3' <Predicate = (!icmp_ln67_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 539 [1/1] (0.69ns)   --->   "%select_ln82_7 = select i1 %trunc_ln76_3, float %IM_vec_128_c_1_3, float %IM_vec_128_c_0_3" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 539 'select' 'select_ln82_7' <Predicate = (!icmp_ln67_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 540 [1/1] (1.73ns)   --->   "%add_ln85_1 = add i11 %zext_ln49_5, %zext_ln75_1" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 540 'add' 'add_ln85_1' <Predicate = (!icmp_ln67_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 541 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_17) nounwind" [FFT_test_3/Reorder_FFT.cpp:90]   --->   Operation 541 'specregionend' 'empty_26' <Predicate = (icmp_ln67_3)> <Delay = 0.00>
ST_84 : Operation 542 [1/1] (1.63ns)   --->   "%add_ln43 = add i11 %c_0_0, 16" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 542 'add' 'add_ln43' <Predicate = (icmp_ln67_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 543 [1/1] (0.00ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 543 'br' <Predicate = (icmp_ln67_3)> <Delay = 0.00>

State 85 <SV = 30> <Delay = 5.70>
ST_85 : Operation 544 [3/4] (5.70ns)   --->   "%tmp_24 = fmul float %tmp_29, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 544 'fmul' 'tmp_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 545 [3/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_29, %select_ln76_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 545 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 546 [3/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_29, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 546 'fmul' 'tmp_6_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 547 [3/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_29, %select_ln82_6" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 547 'fmul' 'tmp_8_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 31> <Delay = 5.70>
ST_86 : Operation 548 [2/4] (5.70ns)   --->   "%tmp_24 = fmul float %tmp_29, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 548 'fmul' 'tmp_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 549 [2/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_29, %select_ln76_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 549 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 550 [2/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_29, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 550 'fmul' 'tmp_6_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 551 [2/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_29, %select_ln82_6" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 551 'fmul' 'tmp_8_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 32> <Delay = 5.70>
ST_87 : Operation 552 [1/4] (5.70ns)   --->   "%tmp_24 = fmul float %tmp_29, %Real_load_21" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 552 'fmul' 'tmp_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 553 [1/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %tmp_29, %select_ln76_6" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 553 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 554 [1/4] (5.70ns)   --->   "%tmp_6_3 = fmul float %tmp_29, %Imag_load_21" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 554 'fmul' 'tmp_6_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 555 [1/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_29, %select_ln82_6" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 555 'fmul' 'tmp_8_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 33> <Delay = 7.25>
ST_88 : Operation 556 [5/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_24, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 556 'fadd' 'tmp_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 557 [5/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln76_7" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 557 'fadd' 'tmp_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 558 [5/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 558 'fadd' 'tmp_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 559 [5/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln82_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 559 'fadd' 'tmp_9_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 34> <Delay = 7.25>
ST_89 : Operation 560 [4/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_24, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 560 'fadd' 'tmp_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 561 [4/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln76_7" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 561 'fadd' 'tmp_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 562 [4/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 562 'fadd' 'tmp_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 563 [4/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln82_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 563 'fadd' 'tmp_9_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 35> <Delay = 7.25>
ST_90 : Operation 564 [3/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_24, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 564 'fadd' 'tmp_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 565 [3/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln76_7" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 565 'fadd' 'tmp_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 566 [3/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 566 'fadd' 'tmp_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 567 [3/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln82_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 567 'fadd' 'tmp_9_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 36> <Delay = 7.25>
ST_91 : Operation 568 [2/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_24, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 568 'fadd' 'tmp_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 569 [2/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln76_7" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 569 'fadd' 'tmp_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 570 [2/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 570 'fadd' 'tmp_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 571 [2/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln82_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 571 'fadd' 'tmp_9_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 37> <Delay = 7.25>
ST_92 : Operation 572 [1/5] (7.25ns)   --->   "%tmp_1_3 = fadd float %tmp_24, %Real_load_20" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 572 'fadd' 'tmp_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 573 [1/5] (7.25ns)   --->   "%tmp_3_3 = fadd float %tmp_2_3, %select_ln76_7" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 573 'fadd' 'tmp_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 574 [1/5] (7.25ns)   --->   "%tmp_7_3 = fadd float %tmp_6_3, %Imag_load_20" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 574 'fadd' 'tmp_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 575 [1/5] (7.25ns)   --->   "%tmp_9_3 = fadd float %tmp_8_3, %select_ln82_7" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 575 'fadd' 'tmp_9_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 38> <Delay = 7.66>
ST_93 : Operation 576 [1/1] (1.95ns)   --->   "%tmp_30 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, i2 %trunc_ln75_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 576 'mux' 'tmp_30' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 577 [4/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_30, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 577 'fmul' 'tmp_4_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 578 [1/1] (1.95ns)   --->   "%tmp_31 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float 1.000000e+00, float -1.000000e+00, float -1.000000e+00, float 1.000000e+00, i2 %trunc_ln75_3) nounwind" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 578 'mux' 'tmp_31' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 579 [4/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_31, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 579 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 39> <Delay = 5.70>
ST_94 : Operation 580 [3/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_30, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 580 'fmul' 'tmp_4_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 581 [3/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_31, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 581 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 40> <Delay = 5.70>
ST_95 : Operation 582 [2/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_30, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 582 'fmul' 'tmp_4_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 583 [2/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_31, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 583 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 41> <Delay = 5.70>
ST_96 : Operation 584 [1/4] (5.70ns)   --->   "%tmp_4_3 = fmul float %tmp_30, %tmp_3_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 584 'fmul' 'tmp_4_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 585 [1/4] (5.70ns)   --->   "%tmp_3_28 = fmul float %tmp_31, %tmp_9_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 585 'fmul' 'tmp_3_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 42> <Delay = 7.25>
ST_97 : Operation 586 [5/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 586 'fadd' 'tmp_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 587 [5/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_28, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 587 'fadd' 'tmp_10_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 43> <Delay = 7.25>
ST_98 : Operation 588 [4/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 588 'fadd' 'tmp_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 589 [4/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_28, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 589 'fadd' 'tmp_10_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 44> <Delay = 7.25>
ST_99 : Operation 590 [3/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 590 'fadd' 'tmp_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 591 [3/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_28, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 591 'fadd' 'tmp_10_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 45> <Delay = 7.25>
ST_100 : Operation 592 [2/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 592 'fadd' 'tmp_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 593 [2/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_28, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 593 'fadd' 'tmp_10_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 46> <Delay = 7.25>
ST_101 : Operation 594 [1/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %tmp_4_3, %tmp_1_3" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 594 'fadd' 'tmp_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 595 [1/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_3_28, %tmp_7_3" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 595 'fadd' 'tmp_10_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 47> <Delay = 3.25>
ST_102 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i11 %add_ln85_1 to i64" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 596 'zext' 'zext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 597 [1/1] (0.00ns)   --->   "%Real_addr_21 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln85_3" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 597 'getelementptr' 'Real_addr_21' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 598 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_3, float* %Real_addr_21, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 598 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 599 [1/1] (0.00ns)   --->   "%Imag_addr_21 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln85_3" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 599 'getelementptr' 'Imag_addr_21' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 600 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_3, float* %Imag_addr_21, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 600 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 601 [1/1] (0.00ns)   --->   "br label %7" [FFT_test_3/Reorder_FFT.cpp:67]   --->   Operation 601 'br' <Predicate = true> <Delay = 0.00>

State 103 <SV = 2> <Delay = 3.25>
ST_103 : Operation 602 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 602 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 603 [1/1] (1.66ns)   --->   "%icmp_ln92 = icmp eq i9 %i_0, -32" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 603 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 604 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind"   --->   Operation 604 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 605 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 605 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 606 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %10, label %9" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 606 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %i_0 to i64" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 607 'zext' 'zext_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_103 : Operation 608 [1/1] (0.00ns)   --->   "%lut_reorder_I_addr = getelementptr [480 x i10]* @lut_reorder_I, i64 0, i64 %zext_ln96" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 608 'getelementptr' 'lut_reorder_I_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_103 : Operation 609 [2/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 609 'load' 'indexI' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_103 : Operation 610 [1/1] (0.00ns)   --->   "%lut_reorder_J_addr = getelementptr [480 x i10]* @lut_reorder_J, i64 0, i64 %zext_ln96" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 610 'getelementptr' 'lut_reorder_J_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_103 : Operation 611 [2/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 611 'load' 'indexJ' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_103 : Operation 612 [1/1] (0.00ns)   --->   "ret void" [FFT_test_3/Reorder_FFT.cpp:107]   --->   Operation 612 'ret' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 104 <SV = 3> <Delay = 6.50>
ST_104 : Operation 613 [1/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:96]   --->   Operation 613 'load' 'indexI' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_104 : Operation 614 [1/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 614 'load' 'indexJ' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_104 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i10 %indexI to i64" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 615 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 616 [1/1] (0.00ns)   --->   "%Real_addr_4 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln99" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 616 'getelementptr' 'Real_addr_4' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 617 [2/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 617 'load' 'tempr' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 618 [1/1] (0.00ns)   --->   "%Imag_addr_4 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln99" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 618 'getelementptr' 'Imag_addr_4' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 619 [2/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 619 'load' 'tempi' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 105 <SV = 4> <Delay = 3.25>
ST_105 : Operation 620 [1/2] (3.25ns)   --->   "%tempr = load volatile float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:99]   --->   Operation 620 'load' 'tempr' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 621 [1/2] (3.25ns)   --->   "%tempi = load volatile float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 621 'load' 'tempi' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i10 %indexJ to i64" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 622 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 623 [1/1] (0.00ns)   --->   "%Real_addr_5 = getelementptr [1024 x float]* %Real_r, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 623 'getelementptr' 'Real_addr_5' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 624 [2/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 624 'load' 'Real_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 625 [1/1] (0.00ns)   --->   "%Imag_addr_5 = getelementptr [1024 x float]* %Imag, i64 0, i64 %zext_ln101" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 625 'getelementptr' 'Imag_addr_5' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 626 [2/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 626 'load' 'Imag_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 106 <SV = 5> <Delay = 6.50>
ST_106 : Operation 627 [1/2] (3.25ns)   --->   "%Real_load_5 = load volatile float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 627 'load' 'Real_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 628 [1/1] (3.25ns)   --->   "store volatile float %Real_load_5, float* %Real_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 628 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 629 [1/2] (3.25ns)   --->   "%Imag_load_7 = load volatile float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 629 'load' 'Imag_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 630 [1/1] (3.25ns)   --->   "store volatile float %Imag_load_7, float* %Imag_addr_4, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 630 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>

State 107 <SV = 6> <Delay = 3.25>
ST_107 : Operation 631 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 631 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 632 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_addr_5, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 632 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 633 [1/1] (0.00ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 633 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c_0_0', FFT_test_3/Reorder_FFT.cpp:43) with incoming values : ('add_ln43', FFT_test_3/Reorder_FFT.cpp:43) [15]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('c_0_0', FFT_test_3/Reorder_FFT.cpp:43) with incoming values : ('add_ln43', FFT_test_3/Reorder_FFT.cpp:43) [15]  (0 ns)
	'getelementptr' operation ('Real_addr', FFT_test_3/Reorder_FFT.cpp:49) [26]  (0 ns)
	'load' operation ('Real_load', FFT_test_3/Reorder_FFT.cpp:49) on array 'Real_r' [27]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln46', FFT_test_3/Reorder_FFT.cpp:46) [23]  (0 ns)
	'getelementptr' operation ('Real_addr_1', FFT_test_3/Reorder_FFT.cpp:50) [29]  (0 ns)
	'load' operation ('Real_load_1', FFT_test_3/Reorder_FFT.cpp:50) on array 'Real_r' [30]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('Real_load_1', FFT_test_3/Reorder_FFT.cpp:50) on array 'Real_r' [30]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:51) on array 'Real_r' [33]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:53) on array 'Real_r' [38]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:60) on array 'Imag' [45]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:62) on array 'Imag' [47]  (3.25 ns)

 <State 9>: 7.66ns
The critical path consists of the following:
	'phi' operation ('c_aux_0_0', FFT_test_3/Reorder_FFT.cpp:67) with incoming values : ('add_ln67', FFT_test_3/Reorder_FFT.cpp:67) [51]  (0 ns)
	'mux' operation ('tmp_2', FFT_test_3/Reorder_FFT.cpp:75) [58]  (1.96 ns)
	'fmul' operation ('tmp3', FFT_test_3/Reorder_FFT.cpp:75) [59]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp3', FFT_test_3/Reorder_FFT.cpp:75) [59]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp3', FFT_test_3/Reorder_FFT.cpp:75) [59]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp3', FFT_test_3/Reorder_FFT.cpp:75) [59]  (5.7 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:75) [60]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:75) [60]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:75) [60]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:75) [60]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:75) [60]  (7.26 ns)

 <State 18>: 7.66ns
The critical path consists of the following:
	'mux' operation ('tmp_11', FFT_test_3/Reorder_FFT.cpp:77) [66]  (1.96 ns)
	'fmul' operation ('tmp_13', FFT_test_3/Reorder_FFT.cpp:77) [67]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', FFT_test_3/Reorder_FFT.cpp:77) [67]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', FFT_test_3/Reorder_FFT.cpp:77) [67]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', FFT_test_3/Reorder_FFT.cpp:77) [67]  (5.7 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:77) [68]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:77) [68]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:77) [68]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:77) [68]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:77) [68]  (7.26 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Real_addr_10', FFT_test_3/Reorder_FFT.cpp:85) [81]  (0 ns)
	'store' operation ('store_ln85', FFT_test_3/Reorder_FFT.cpp:85) of variable 'tmp_5', FFT_test_3/Reorder_FFT.cpp:77 on array 'Real_r' [82]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln46_1', FFT_test_3/Reorder_FFT.cpp:46) [91]  (0 ns)
	'getelementptr' operation ('Real_addr_7', FFT_test_3/Reorder_FFT.cpp:50) [98]  (0 ns)
	'load' operation ('Real_load_8', FFT_test_3/Reorder_FFT.cpp:50) on array 'Real_r' [99]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('Real_load_8', FFT_test_3/Reorder_FFT.cpp:50) on array 'Real_r' [99]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:51) on array 'Real_r' [102]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:53) on array 'Real_r' [107]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:60) on array 'Imag' [114]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:62) on array 'Imag' [116]  (3.25 ns)

 <State 34>: 7.66ns
The critical path consists of the following:
	'phi' operation ('c_aux_0_1', FFT_test_3/Reorder_FFT.cpp:67) with incoming values : ('add_ln67_1', FFT_test_3/Reorder_FFT.cpp:67) [120]  (0 ns)
	'mux' operation ('tmp_20', FFT_test_3/Reorder_FFT.cpp:75) [128]  (1.96 ns)
	'fmul' operation ('tmp_14', FFT_test_3/Reorder_FFT.cpp:75) [129]  (5.7 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_14', FFT_test_3/Reorder_FFT.cpp:75) [129]  (5.7 ns)

 <State 36>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_14', FFT_test_3/Reorder_FFT.cpp:75) [129]  (5.7 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_14', FFT_test_3/Reorder_FFT.cpp:75) [129]  (5.7 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_1', FFT_test_3/Reorder_FFT.cpp:75) [130]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_1', FFT_test_3/Reorder_FFT.cpp:75) [130]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_1', FFT_test_3/Reorder_FFT.cpp:75) [130]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_1', FFT_test_3/Reorder_FFT.cpp:75) [130]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_1', FFT_test_3/Reorder_FFT.cpp:75) [130]  (7.26 ns)

 <State 43>: 7.66ns
The critical path consists of the following:
	'mux' operation ('tmp_21', FFT_test_3/Reorder_FFT.cpp:77) [136]  (1.96 ns)
	'fmul' operation ('tmp_4_1', FFT_test_3/Reorder_FFT.cpp:77) [137]  (5.7 ns)

 <State 44>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_1', FFT_test_3/Reorder_FFT.cpp:77) [137]  (5.7 ns)

 <State 45>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_1', FFT_test_3/Reorder_FFT.cpp:77) [137]  (5.7 ns)

 <State 46>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_1', FFT_test_3/Reorder_FFT.cpp:77) [137]  (5.7 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', FFT_test_3/Reorder_FFT.cpp:77) [138]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', FFT_test_3/Reorder_FFT.cpp:77) [138]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', FFT_test_3/Reorder_FFT.cpp:77) [138]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', FFT_test_3/Reorder_FFT.cpp:77) [138]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_1', FFT_test_3/Reorder_FFT.cpp:77) [138]  (7.26 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Real_addr_15', FFT_test_3/Reorder_FFT.cpp:85) [150]  (0 ns)
	'store' operation ('store_ln85', FFT_test_3/Reorder_FFT.cpp:85) of variable 'tmp_5_1', FFT_test_3/Reorder_FFT.cpp:77 on array 'Real_r' [151]  (3.25 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln46_2', FFT_test_3/Reorder_FFT.cpp:46) [160]  (0 ns)
	'getelementptr' operation ('Real_addr_12', FFT_test_3/Reorder_FFT.cpp:50) [166]  (0 ns)
	'load' operation ('Real_load_15', FFT_test_3/Reorder_FFT.cpp:50) on array 'Real_r' [167]  (3.25 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'load' operation ('Real_load_15', FFT_test_3/Reorder_FFT.cpp:50) on array 'Real_r' [167]  (3.25 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:51) on array 'Real_r' [170]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:53) on array 'Real_r' [175]  (3.25 ns)

 <State 57>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:60) on array 'Imag' [182]  (3.25 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:62) on array 'Imag' [184]  (3.25 ns)

 <State 59>: 7.66ns
The critical path consists of the following:
	'phi' operation ('c_aux_0_2', FFT_test_3/Reorder_FFT.cpp:67) with incoming values : ('add_ln67_2', FFT_test_3/Reorder_FFT.cpp:67) [188]  (0 ns)
	'mux' operation ('tmp_23', FFT_test_3/Reorder_FFT.cpp:75) [195]  (1.96 ns)
	'fmul' operation ('tmp_19', FFT_test_3/Reorder_FFT.cpp:75) [196]  (5.7 ns)

 <State 60>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', FFT_test_3/Reorder_FFT.cpp:75) [196]  (5.7 ns)

 <State 61>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', FFT_test_3/Reorder_FFT.cpp:75) [196]  (5.7 ns)

 <State 62>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_19', FFT_test_3/Reorder_FFT.cpp:75) [196]  (5.7 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_2', FFT_test_3/Reorder_FFT.cpp:75) [197]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_2', FFT_test_3/Reorder_FFT.cpp:75) [197]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_2', FFT_test_3/Reorder_FFT.cpp:75) [197]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_2', FFT_test_3/Reorder_FFT.cpp:75) [197]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_2', FFT_test_3/Reorder_FFT.cpp:75) [197]  (7.26 ns)

 <State 68>: 7.66ns
The critical path consists of the following:
	'mux' operation ('tmp_25', FFT_test_3/Reorder_FFT.cpp:77) [203]  (1.96 ns)
	'fmul' operation ('tmp_4_2', FFT_test_3/Reorder_FFT.cpp:77) [204]  (5.7 ns)

 <State 69>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_2', FFT_test_3/Reorder_FFT.cpp:77) [204]  (5.7 ns)

 <State 70>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_2', FFT_test_3/Reorder_FFT.cpp:77) [204]  (5.7 ns)

 <State 71>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_2', FFT_test_3/Reorder_FFT.cpp:77) [204]  (5.7 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:77) [205]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:77) [205]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:77) [205]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:77) [205]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:77) [205]  (7.26 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Real_addr_20', FFT_test_3/Reorder_FFT.cpp:85) [218]  (0 ns)
	'store' operation ('store_ln85', FFT_test_3/Reorder_FFT.cpp:85) of variable 'tmp_5_2', FFT_test_3/Reorder_FFT.cpp:77 on array 'Real_r' [219]  (3.25 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln46_3', FFT_test_3/Reorder_FFT.cpp:46) [228]  (0 ns)
	'getelementptr' operation ('Real_addr_17', FFT_test_3/Reorder_FFT.cpp:50) [235]  (0 ns)
	'load' operation ('Real_load_21', FFT_test_3/Reorder_FFT.cpp:50) on array 'Real_r' [236]  (3.25 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'load' operation ('Real_load_21', FFT_test_3/Reorder_FFT.cpp:50) on array 'Real_r' [236]  (3.25 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:51) on array 'Real_r' [239]  (3.25 ns)

 <State 81>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:53) on array 'Real_r' [244]  (3.25 ns)

 <State 82>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_c[0]', FFT_test_3/Reorder_FFT.cpp:60) on array 'Imag' [251]  (3.25 ns)

 <State 83>: 3.25ns
The critical path consists of the following:
	'load' operation ('IM_vec_128_d[0]', FFT_test_3/Reorder_FFT.cpp:62) on array 'Imag' [253]  (3.25 ns)

 <State 84>: 7.66ns
The critical path consists of the following:
	'phi' operation ('c_aux_0_3', FFT_test_3/Reorder_FFT.cpp:67) with incoming values : ('add_ln67_3', FFT_test_3/Reorder_FFT.cpp:67) [257]  (0 ns)
	'mux' operation ('tmp_29', FFT_test_3/Reorder_FFT.cpp:75) [265]  (1.96 ns)
	'fmul' operation ('tmp_24', FFT_test_3/Reorder_FFT.cpp:75) [266]  (5.7 ns)

 <State 85>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_24', FFT_test_3/Reorder_FFT.cpp:75) [266]  (5.7 ns)

 <State 86>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_24', FFT_test_3/Reorder_FFT.cpp:75) [266]  (5.7 ns)

 <State 87>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_24', FFT_test_3/Reorder_FFT.cpp:75) [266]  (5.7 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_3', FFT_test_3/Reorder_FFT.cpp:75) [267]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_3', FFT_test_3/Reorder_FFT.cpp:75) [267]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_3', FFT_test_3/Reorder_FFT.cpp:75) [267]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_3', FFT_test_3/Reorder_FFT.cpp:75) [267]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_3', FFT_test_3/Reorder_FFT.cpp:75) [267]  (7.26 ns)

 <State 93>: 7.66ns
The critical path consists of the following:
	'mux' operation ('tmp_30', FFT_test_3/Reorder_FFT.cpp:77) [273]  (1.96 ns)
	'fmul' operation ('tmp_4_3', FFT_test_3/Reorder_FFT.cpp:77) [274]  (5.7 ns)

 <State 94>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_3', FFT_test_3/Reorder_FFT.cpp:77) [274]  (5.7 ns)

 <State 95>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_3', FFT_test_3/Reorder_FFT.cpp:77) [274]  (5.7 ns)

 <State 96>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_4_3', FFT_test_3/Reorder_FFT.cpp:77) [274]  (5.7 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', FFT_test_3/Reorder_FFT.cpp:77) [275]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', FFT_test_3/Reorder_FFT.cpp:77) [275]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', FFT_test_3/Reorder_FFT.cpp:77) [275]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', FFT_test_3/Reorder_FFT.cpp:77) [275]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5_3', FFT_test_3/Reorder_FFT.cpp:77) [275]  (7.26 ns)

 <State 102>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Real_addr_21', FFT_test_3/Reorder_FFT.cpp:85) [287]  (0 ns)
	'store' operation ('store_ln85', FFT_test_3/Reorder_FFT.cpp:85) of variable 'tmp_5_3', FFT_test_3/Reorder_FFT.cpp:77 on array 'Real_r' [288]  (3.25 ns)

 <State 103>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', FFT_test_3/Reorder_FFT.cpp:92) [299]  (0 ns)
	'getelementptr' operation ('lut_reorder_I_addr', FFT_test_3/Reorder_FFT.cpp:96) [306]  (0 ns)
	'load' operation ('indexI', FFT_test_3/Reorder_FFT.cpp:96) on array 'lut_reorder_I' [307]  (3.25 ns)

 <State 104>: 6.51ns
The critical path consists of the following:
	'load' operation ('indexI', FFT_test_3/Reorder_FFT.cpp:96) on array 'lut_reorder_I' [307]  (3.25 ns)
	'getelementptr' operation ('Real_addr_4', FFT_test_3/Reorder_FFT.cpp:99) [311]  (0 ns)
	'load' operation ('tempr', FFT_test_3/Reorder_FFT.cpp:99) on array 'Real_r' [312]  (3.25 ns)

 <State 105>: 3.25ns
The critical path consists of the following:
	'load' operation ('tempr', FFT_test_3/Reorder_FFT.cpp:99) on array 'Real_r' [312]  (3.25 ns)

 <State 106>: 6.51ns
The critical path consists of the following:
	'load' operation ('Real_load_5', FFT_test_3/Reorder_FFT.cpp:101) on array 'Real_r' [317]  (3.25 ns)
	'store' operation ('store_ln101', FFT_test_3/Reorder_FFT.cpp:101) of variable 'Real_load_5', FFT_test_3/Reorder_FFT.cpp:101 on array 'Real_r' [318]  (3.25 ns)

 <State 107>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln103', FFT_test_3/Reorder_FFT.cpp:103) of variable 'tempr', FFT_test_3/Reorder_FFT.cpp:99 on array 'Real_r' [322]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
