

================================================================
== Vitis HLS Report for 'repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s'
================================================================
* Date:           Wed Feb 11 15:57:46 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.150 us|  0.150 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_229_1  |       28|       28|         2|          1|          1|    28|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       9|      95|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_68_p2                      |         +|   0|  0|  12|           5|           1|
    |ap_condition_103                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln229_fu_62_p2               |      icmp|   0|  0|  12|           5|           4|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          14|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    5|         10|
    |i_fu_36                  |   9|          2|    5|         10|
    |layer12_out_blk_n        |   9|          2|    1|          2|
    |layer13_out_blk_n        |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   15|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_36                  |  5|   0|    5|          0|
    |start_once_reg           |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  repack_stream<array<ap_fixed,42u>,array<ap_fixed<16,6,5,3,0>,42u>,1176>|  return value|
|layer12_out_dout            |   in|  672|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_num_data_valid  |   in|    6|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_fifo_cap        |   in|    6|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_empty_n         |   in|    1|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_read            |  out|    1|     ap_fifo|                                                              layer12_out|       pointer|
|layer13_out_din             |  out|  672|     ap_fifo|                                                              layer13_out|       pointer|
|layer13_out_num_data_valid  |   in|    6|     ap_fifo|                                                              layer13_out|       pointer|
|layer13_out_fifo_cap        |   in|    6|     ap_fifo|                                                              layer13_out|       pointer|
|layer13_out_full_n          |   in|    1|     ap_fifo|                                                              layer13_out|       pointer|
|layer13_out_write           |  out|    1|     ap_fifo|                                                              layer13_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

