Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb 10 12:17:21 2022
| Host         : ECE419-92QX0Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file temp_top_timing_summary_routed.rpt -pb temp_top_timing_summary_routed.pb -rpx temp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.224        0.000                      0                  250        0.140        0.000                      0                  250        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.224        0.000                      0                  250        0.140        0.000                      0                  250        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.326ns (28.045%)  route 3.402ns (71.954%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.699     5.301    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.757 r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           1.015     6.772    U_TSCTL/Inst_TWICtl/Q[5]
    SLICE_X5Y119         LUT4 (Prop_lut4_I1_O)        0.124     6.896 r  U_TSCTL/Inst_TWICtl/initA[1]_i_5/O
                         net (fo=1, routed)           0.661     7.557    U_TSCTL/Inst_TWICtl/initA[1]_i_5_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I2_O)        0.124     7.681 f  U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.603     8.284    U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X2Y120         LUT3 (Prop_lut3_I0_O)        0.150     8.434 f  U_TSCTL/Inst_TWICtl/state[2]_i_6/O
                         net (fo=2, routed)           0.654     9.088    U_TSCTL/Inst_TWICtl/state[2]_i_6_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I5_O)        0.348     9.436 r  U_TSCTL/Inst_TWICtl/state[1]_i_2/O
                         net (fo=1, routed)           0.469     9.905    U_TSCTL/nstate[1]
    SLICE_X3Y119         LUT4 (Prop_lut4_I2_O)        0.124    10.029 r  U_TSCTL/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.029    U_TSCTL/state[1]_i_1_n_0
    SLICE_X3Y119         FDRE                                         r  U_TSCTL/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.578    15.000    U_TSCTL/clk_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  U_TSCTL/state_reg[1]/C
                         clock pessimism              0.259    15.259    
                         clock uncertainty           -0.035    15.224    
    SLICE_X3Y119         FDRE (Setup_fdre_C_D)        0.029    15.253    U_TSCTL/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.857ns (21.526%)  route 3.124ns (78.474%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.689     5.291    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y125         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDSE (Prop_fdse_C_Q)         0.456     5.747 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.929     6.676    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X0Y125         LUT6 (Prop_lut6_I1_O)        0.124     6.800 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.562     7.362    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.124     7.486 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.881     8.367    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y123         LUT5 (Prop_lut5_I0_O)        0.153     8.520 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1/O
                         net (fo=8, routed)           0.753     9.273    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1_n_0
    SLICE_X2Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.572    14.994    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.727    14.507    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.857ns (21.526%)  route 3.124ns (78.474%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.689     5.291    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y125         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDSE (Prop_fdse_C_Q)         0.456     5.747 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.929     6.676    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X0Y125         LUT6 (Prop_lut6_I1_O)        0.124     6.800 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.562     7.362    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.124     7.486 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.881     8.367    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y123         LUT5 (Prop_lut5_I0_O)        0.153     8.520 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1/O
                         net (fo=8, routed)           0.753     9.273    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1_n_0
    SLICE_X2Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.572    14.994    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[6]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.727    14.507    U_TSCTL/Inst_TWICtl/sclCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.857ns (21.526%)  route 3.124ns (78.474%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.689     5.291    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y125         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDSE (Prop_fdse_C_Q)         0.456     5.747 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/Q
                         net (fo=4, routed)           0.929     6.676    U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
    SLICE_X0Y125         LUT6 (Prop_lut6_I1_O)        0.124     6.800 f  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.562     7.362    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X2Y125         LUT3 (Prop_lut3_I0_O)        0.124     7.486 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7/O
                         net (fo=11, routed)          0.881     8.367    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_7_n_0
    SLICE_X4Y123         LUT5 (Prop_lut5_I0_O)        0.153     8.520 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1/O
                         net (fo=8, routed)           0.753     9.273    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_1_n_0
    SLICE_X2Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.572    14.994    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[7]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y125         FDRE (Setup_fdre_C_R)       -0.727    14.507    U_TSCTL/Inst_TWICtl/sclCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.828ns (18.458%)  route 3.658ns (81.542%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.691     5.293    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=26, routed)          1.094     6.844    U_TSCTL/Inst_TWICtl/state_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I3_O)        0.124     6.968 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=4, routed)           1.140     8.108    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X5Y124         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.601     8.833    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X3Y124         LUT2 (Prop_lut2_I1_O)        0.124     8.957 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.822     9.779    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.576    14.998    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.017    U_TSCTL/Inst_TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.828ns (18.458%)  route 3.658ns (81.542%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.691     5.293    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=26, routed)          1.094     6.844    U_TSCTL/Inst_TWICtl/state_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I3_O)        0.124     6.968 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=4, routed)           1.140     8.108    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X5Y124         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.601     8.833    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X3Y124         LUT2 (Prop_lut2_I1_O)        0.124     8.957 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.822     9.779    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.576    14.998    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X4Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.017    U_TSCTL/Inst_TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.828ns (18.428%)  route 3.665ns (81.572%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.691     5.293    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=26, routed)          1.094     6.844    U_TSCTL/Inst_TWICtl/state_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I3_O)        0.124     6.968 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=4, routed)           1.140     8.108    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X5Y124         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.601     8.833    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X3Y124         LUT2 (Prop_lut2_I1_O)        0.124     8.957 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.829     9.786    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.578    15.000    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[0]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y120         FDRE (Setup_fdre_C_CE)      -0.205    15.035    U_TSCTL/Inst_TWICtl/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.326ns (28.058%)  route 3.400ns (71.942%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.699     5.301    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.757 f  U_TSCTL/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           1.015     6.772    U_TSCTL/Inst_TWICtl/Q[5]
    SLICE_X5Y119         LUT4 (Prop_lut4_I1_O)        0.124     6.896 f  U_TSCTL/Inst_TWICtl/initA[1]_i_5/O
                         net (fo=1, routed)           0.661     7.557    U_TSCTL/Inst_TWICtl/initA[1]_i_5_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I2_O)        0.124     7.681 r  U_TSCTL/Inst_TWICtl/initA[1]_i_3/O
                         net (fo=2, routed)           0.603     8.284    U_TSCTL/Inst_TWICtl/initA[1]_i_3_n_0
    SLICE_X2Y120         LUT3 (Prop_lut3_I0_O)        0.150     8.434 r  U_TSCTL/Inst_TWICtl/state[2]_i_6/O
                         net (fo=2, routed)           0.440     8.874    U_TSCTL/Inst_TWICtl/state[2]_i_6_n_0
    SLICE_X2Y119         LUT5 (Prop_lut5_I4_O)        0.348     9.222 f  U_TSCTL/Inst_TWICtl/state[2]_i_3/O
                         net (fo=2, routed)           0.681     9.903    U_TSCTL/Inst_TWICtl_n_12
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.124    10.027 r  U_TSCTL/state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.027    U_TSCTL/state[2]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  U_TSCTL/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.578    15.000    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  U_TSCTL/state_reg[2]/C
                         clock pessimism              0.259    15.259    
                         clock uncertainty           -0.035    15.224    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.081    15.305    U_TSCTL/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.828ns (18.639%)  route 3.614ns (81.361%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.691     5.293    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=26, routed)          1.094     6.844    U_TSCTL/Inst_TWICtl/state_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I3_O)        0.124     6.968 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=4, routed)           1.140     8.108    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X5Y124         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.601     8.833    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X3Y124         LUT2 (Prop_lut2_I1_O)        0.124     8.957 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.779     9.736    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X3Y118         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.579    15.001    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y118         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[3]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDRE (Setup_fdre_C_CE)      -0.205    15.036    U_TSCTL/Inst_TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.828ns (18.802%)  route 3.576ns (81.198%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.691     5.293    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=26, routed)          1.094     6.844    U_TSCTL/Inst_TWICtl/state_0[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I3_O)        0.124     6.968 f  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=4, routed)           1.140     8.108    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_9_n_0
    SLICE_X5Y124         LUT6 (Prop_lut6_I2_O)        0.124     8.232 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.601     8.833    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X3Y124         LUT2 (Prop_lut2_I1_O)        0.124     8.957 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.740     9.697    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X3Y117         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.581    15.003    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[1]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y117         FDRE (Setup_fdre_C_CE)      -0.205    15.038    U_TSCTL/Inst_TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.592     1.511    U_TSCTL/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  U_TSCTL/TemperatureReg.temp_reg[2]/Q
                         net (fo=1, routed)           0.087     1.740    U_TSCTL/Inst_TWICtl/temp[2]
    SLICE_X6Y116         LUT3 (Prop_lut3_I2_O)        0.045     1.785 r  U_TSCTL/Inst_TWICtl/tempReg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.785    U_TSCTL/temp_0[2]
    SLICE_X6Y116         FDRE                                         r  U_TSCTL/tempReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     2.026    U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  U_TSCTL/tempReg_reg[10]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X6Y116         FDRE (Hold_fdre_C_D)         0.120     1.644    U_TSCTL/tempReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.593     1.512    U_TSCTL/clk_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_TSCTL/TemperatureReg.temp_reg[0]/Q
                         net (fo=1, routed)           0.087     1.741    U_TSCTL/Inst_TWICtl/temp[0]
    SLICE_X6Y114         LUT3 (Prop_lut3_I2_O)        0.045     1.786 r  U_TSCTL/Inst_TWICtl/tempReg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.786    U_TSCTL/temp_0[0]
    SLICE_X6Y114         FDRE                                         r  U_TSCTL/tempReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.862     2.028    U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  U_TSCTL/tempReg_reg[8]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.120     1.645    U_TSCTL/tempReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.592     1.511    U_TSCTL/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  U_TSCTL/TemperatureReg.temp_reg[3]/Q
                         net (fo=1, routed)           0.140     1.793    U_TSCTL/Inst_TWICtl/temp[3]
    SLICE_X6Y116         LUT3 (Prop_lut3_I2_O)        0.046     1.839 r  U_TSCTL/Inst_TWICtl/tempReg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.839    U_TSCTL/temp_0[3]
    SLICE_X6Y116         FDRE                                         r  U_TSCTL/tempReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     2.026    U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  U_TSCTL/tempReg_reg[11]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X6Y116         FDRE (Hold_fdre_C_D)         0.131     1.655    U_TSCTL/tempReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.593     1.512    U_TSCTL/clk_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_TSCTL/TemperatureReg.temp_reg[1]/Q
                         net (fo=1, routed)           0.140     1.794    U_TSCTL/Inst_TWICtl/temp[1]
    SLICE_X6Y114         LUT3 (Prop_lut3_I2_O)        0.046     1.840 r  U_TSCTL/Inst_TWICtl/tempReg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.840    U_TSCTL/temp_0[1]
    SLICE_X6Y114         FDRE                                         r  U_TSCTL/tempReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.862     2.028    U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  U_TSCTL/tempReg_reg[9]/C
                         clock pessimism             -0.502     1.525    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.131     1.656    U_TSCTL/tempReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.590     1.509    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y119         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.104     1.754    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]
    SLICE_X0Y119         LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  U_TSCTL/Inst_TWICtl/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    U_TSCTL/Inst_TWICtl/busFreeCnt0[5]
    SLICE_X0Y119         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     2.026    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y119         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X0Y119         FDSE (Hold_fdse_C_D)         0.092     1.614    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.766%)  route 0.136ns (42.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.592     1.511    U_TSCTL/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  U_TSCTL/TemperatureReg.temp_reg[6]/Q
                         net (fo=1, routed)           0.136     1.788    U_TSCTL/Inst_TWICtl/temp[6]
    SLICE_X6Y116         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  U_TSCTL/Inst_TWICtl/tempReg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.833    U_TSCTL/temp_0[6]
    SLICE_X6Y116         FDRE                                         r  U_TSCTL/tempReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     2.026    U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  U_TSCTL/tempReg_reg[14]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y116         FDRE (Hold_fdre_C_D)         0.121     1.646    U_TSCTL/tempReg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.590     1.509    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]/Q
                         net (fo=7, routed)           0.110     1.760    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]
    SLICE_X1Y119         LUT2 (Prop_lut2_I1_O)        0.045     1.805 r  U_TSCTL/Inst_TWICtl/busFreeCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_TSCTL/Inst_TWICtl/busFreeCnt[1]_i_1_n_0
    SLICE_X1Y119         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     2.026    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y119         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X1Y119         FDSE (Hold_fdse_C_D)         0.092     1.614    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.592     1.511    U_TSCTL/clk_IBUF_BUFG
    SLICE_X7Y116         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  U_TSCTL/TemperatureReg.temp_reg[4]/Q
                         net (fo=1, routed)           0.148     1.801    U_TSCTL/Inst_TWICtl/temp[4]
    SLICE_X6Y116         LUT3 (Prop_lut3_I2_O)        0.045     1.846 r  U_TSCTL/Inst_TWICtl/tempReg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_TSCTL/temp_0[4]
    SLICE_X6Y116         FDRE                                         r  U_TSCTL/tempReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.860     2.026    U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y116         FDRE                                         r  U_TSCTL/tempReg_reg[12]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X6Y116         FDRE (Hold_fdre_C_D)         0.121     1.645    U_TSCTL/tempReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.545%)  route 0.137ns (42.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.592     1.511    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  U_TSCTL/Inst_TWICtl/dataByte_reg[1]/Q
                         net (fo=4, routed)           0.137     1.790    U_TSCTL/Inst_TWICtl/Q[1]
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  U_TSCTL/Inst_TWICtl/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_TSCTL/Inst_TWICtl/dataByte[2]_i_1_n_0
    SLICE_X3Y117         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.863     2.028    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[2]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.091     1.602    U_TSCTL/Inst_TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.588     1.507    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/Q
                         net (fo=4, routed)           0.098     1.733    U_TSCTL/Inst_TWICtl/ddSda
    SLICE_X1Y121         LUT6 (Prop_lut6_I3_O)        0.099     1.832 r  U_TSCTL/Inst_TWICtl/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    U_TSCTL/Inst_TWICtl/busState[1]_i_1_n_0
    SLICE_X1Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.859     2.024    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  U_TSCTL/Inst_TWICtl/busState_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     1.599    U_TSCTL/Inst_TWICtl/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y122    U_TSCTL/Inst_TWICtl/DONE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y120    U_TSCTL/Inst_TWICtl/ERR_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y124    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y124    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y125    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y126    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[18]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y126    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y122    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    U_TSCTL/TemperatureReg.temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y114    U_TSCTL/TemperatureReg.temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    U_TSCTL/waitCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    U_TSCTL/waitCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    U_TSCTL/waitCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    U_TSCTL/tempReg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    U_TSCTL/tempReg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    U_TSCTL/waitCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    U_TSCTL/Inst_TWICtl/rScl_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    nolabel_line72/U_ENB/q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_TSCTL/Inst_TWICtl/busState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_TSCTL/Inst_TWICtl/busState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    nolabel_line72/U_ENB/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    nolabel_line72/U_ENB/q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    nolabel_line72/U_ENB/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121    nolabel_line72/U_ENB/q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y121    U_TSCTL/Inst_TWICtl/dataByte_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y122    U_TSCTL/Inst_TWICtl/DONE_O_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y122    U_TSCTL/Inst_TWICtl/DONE_O_reg/C



