# 1.15.10 `SYSRSTIV` Register (offset = 1Eh) [reset = 0002h]

Reset Interrupt Vector Register

> [!NOTE]
> Additional events for more complex devices will be appended to this table; sources that are removed reduce the length
> of this table. The vectors are expected to be accessed symbolic only with the corresponding include file of the
> device in use.

<a id="figure-1-30"></a>

| 15         | 14         | 13         | 12         | 11         | 10         | 9          | 8          |
| ---------- | ---------- | ---------- | ---------- | ---------- | ---------- | ---------- | ---------- |
| `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` |
| r0         | r0         | r0         | r0         | r0         | r0         | r0         | r0         |

| 7          | 6          | 5          | 4          | 3          | 2          | 1          | 0          |
| ---------- | ---------- | ---------- | ---------- | ---------- | ---------- | ---------- | ---------- |
| `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` | `SYSRSTIV` |
| r0         | r0         | r-0        | r-0        | r-0        | r-0        | r-1        | r0         |

**Figure 1-30. `SYSRSTIV` Register**

<a id="table-1-22"></a>

| Bit  | Field      | Type | Reset | Description                                                                                                                                                                                                                                                                                                    |
| ---- | ---------- | ---- | ----- | -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-0 | `SYSRSTIV` | R    | 0h    | Reset interrupt vector. Generates a value that can be used as address offset for fast interrupt service routine handling to identify the last cause of a reset (BOR, POR, or PUC). Writing to this register clears all pending reset source flags.<br>See the device-specific data sheet for a list of values. |

**Table 1-22. `SYSRSTIV` Register Description**