ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"ADC_SAR_Seq_1.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	ADC_SAR_Seq_1_initVar
  18              		.bss
  19              		.type	ADC_SAR_Seq_1_initVar, %object
  20              		.size	ADC_SAR_Seq_1_initVar, 1
  21              	ADC_SAR_Seq_1_initVar:
  22 0000 00       		.space	1
  23              		.comm	ADC_SAR_Seq_1_offset,4,4
  24              		.comm	ADC_SAR_Seq_1_countsPer10Volt,8,4
  25              		.section	.rodata
  26              		.align	2
  27              		.type	ADC_SAR_Seq_1_channelsConfig, %object
  28              		.size	ADC_SAR_Seq_1_channelsConfig, 8
  29              	ADC_SAR_Seq_1_channelsConfig:
  30 0000 00000000 		.space	8
  30      00000000 
  31              		.section	.text.ADC_SAR_Seq_1_Start,"ax",%progbits
  32              		.align	2
  33              		.global	ADC_SAR_Seq_1_Start
  34              		.code	16
  35              		.thumb_func
  36              		.type	ADC_SAR_Seq_1_Start, %function
  37              	ADC_SAR_Seq_1_Start:
  38              	.LFB0:
  39              		.file 1 ".\\Generated_Source\\PSoC4\\ADC_SAR_Seq_1.c"
   1:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * File Name: ADC_SAR_Seq_1.c
   3:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Version 1.10
   4:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
   5:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Description:
   6:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  This file provides the source code to the API for the Sequencing Successive
   7:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Approximation ADC Component Component.
   8:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
   9:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Note:
  10:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  11:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
  12:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 2


  18:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** #include "CyLib.h"
  19:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** #include "ADC_SAR_Seq_1.h"
  20:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  21:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  22:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /***************************************
  23:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Global data allocation
  24:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ***************************************/
  25:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** uint8 ADC_SAR_Seq_1_initVar = 0u;
  26:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** volatile int16 ADC_SAR_Seq_1_offset[ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM];
  27:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** volatile int32 ADC_SAR_Seq_1_countsPer10Volt[ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM];   /* Gain compensat
  28:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  29:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  30:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /***************************************
  31:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Local data allocation
  32:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ***************************************/
  33:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /* Channels configuration generated by customiser */
  34:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** static const uint32 CYCODE ADC_SAR_Seq_1_channelsConfig[] = { 0x00000000u, 0x00000000u };
  35:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  36:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  37:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
  38:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_Start
  39:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
  40:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  41:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
  42:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Performs all required initialization for this component
  43:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  and enables the power. The power will be set to the appropriate
  44:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  power based on the clock frequency.
  45:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  46:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
  47:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
  48:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  49:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
  50:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
  51:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  52:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Global variables:
  53:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  The ADC_SAR_Seq_1_initVar variable is used to indicate when/if initial
  54:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  configuration of this component has happened. The variable is initialized to
  55:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  zero and set to 1 the first time ADC_Start() is called. This allows for
  56:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  component Re-Start without re-initialization in all subsequent calls to the
  57:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_Start() routine.
  58:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  If re-initialization of the component is required the variable should be set
  59:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  to zero before call of ADC_SAR_Seq_1_Start() routine, or the user may call
  60:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_Init() and ADC_SAR_Seq_1_Enable() as done in the
  61:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_Start() routine.
  62:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  63:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
  64:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_Start(void)
  65:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
  40              		.loc 1 65 0
  41              		.cfi_startproc
  42 0000 80B5     		push	{r7, lr}
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 8
  45              		.cfi_offset 7, -8
  46              		.cfi_offset 14, -4
  47 0002 00AF     		add	r7, sp, #0
  48              	.LCFI1:
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 3


  49              		.cfi_def_cfa_register 7
  66:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* If not Initialized then initialize all required hardware and software */
  67:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     if(ADC_SAR_Seq_1_initVar == 0u)
  50              		.loc 1 67 0
  51 0004 064B     		ldr	r3, .L3
  52 0006 1B78     		ldrb	r3, [r3]
  53 0008 002B     		cmp	r3, #0
  54 000a 04D1     		bne	.L2
  68:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
  69:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_Init();
  55              		.loc 1 69 0
  56 000c FFF7FEFF 		bl	ADC_SAR_Seq_1_Init
  70:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_initVar = 1u;
  57              		.loc 1 70 0
  58 0010 034B     		ldr	r3, .L3
  59 0012 0122     		mov	r2, #1
  60 0014 1A70     		strb	r2, [r3]
  61              	.L2:
  71:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
  72:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_Enable();
  62              		.loc 1 72 0
  63 0016 FFF7FEFF 		bl	ADC_SAR_Seq_1_Enable
  73:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
  64              		.loc 1 73 0
  65 001a BD46     		mov	sp, r7
  66              		@ sp needed for prologue
  67 001c 80BD     		pop	{r7, pc}
  68              	.L4:
  69 001e C046     		.align	2
  70              	.L3:
  71 0020 00000000 		.word	ADC_SAR_Seq_1_initVar
  72              		.cfi_endproc
  73              	.LFE0:
  74              		.size	ADC_SAR_Seq_1_Start, .-ADC_SAR_Seq_1_Start
  75              		.section	.text.ADC_SAR_Seq_1_Init,"ax",%progbits
  76              		.align	2
  77              		.global	ADC_SAR_Seq_1_Init
  78              		.code	16
  79              		.thumb_func
  80              		.type	ADC_SAR_Seq_1_Init, %function
  81              	ADC_SAR_Seq_1_Init:
  82              	.LFB1:
  74:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  75:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
  76:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
  77:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_Init
  78:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
  79:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  80:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
  81:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Initialize component's parameters to the parameters set by user in the
  82:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  customizer of the component placed onto schematic. Usually called in
  83:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_Start().
  84:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  85:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
  86:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
  87:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  88:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 4


  89:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
  90:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  91:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Global variables:
  92:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  The ADC_SAR_Seq_1_offset variable is initialized.
  93:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
  94:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
  95:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_Init(void)
  96:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
  83              		.loc 1 96 0
  84              		.cfi_startproc
  85 0000 90B5     		push	{r4, r7, lr}
  86              	.LCFI2:
  87              		.cfi_def_cfa_offset 12
  88              		.cfi_offset 4, -12
  89              		.cfi_offset 7, -8
  90              		.cfi_offset 14, -4
  91 0002 85B0     		sub	sp, sp, #20
  92              	.LCFI3:
  93              		.cfi_def_cfa_offset 32
  94 0004 00AF     		add	r7, sp, #0
  95              	.LCFI4:
  96              		.cfi_def_cfa_register 7
  97:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     uint32 chNum;
  98:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     uint32 tmpRegVal;
  99:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     int32 counts;
 100:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 101:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u)
 102:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         static const uint8 CYCODE ADC_SAR_Seq_1_InputsPlacement[] =
 103:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 104:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             (uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT << 4u) |
 105:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN
 106:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT << 4u) |
 107:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****              (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN
 108:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 2u)
 109:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT << 4u) |
 110:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN
 111:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 2u */
 112:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 3u)
 113:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT << 4u) |
 114:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN
 115:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 3u */
 116:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 4u)
 117:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PORT << 4u) |
 118:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PIN
 119:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 4u */
 120:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 5u)
 121:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PORT << 4u) |
 122:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PIN
 123:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 5u */
 124:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 6u)
 125:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PORT << 4u) |
 126:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PIN
 127:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 6u */
 128:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 7u)
 129:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PORT << 4u) |
 130:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PIN
 131:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 7u */
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 5


 132:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 8u)
 133:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ,(uint8)(ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_8_PORT << 4u) |
 134:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (uint8)ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_8_PIN
 135:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 8u */
 136:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         };
 137:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u */
 138:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 139:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_IRQ_REMOVE == 0u)
 140:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Start and set interrupt vector */
 141:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         CyIntSetPriority(ADC_SAR_Seq_1_INTC_NUMBER, ADC_SAR_Seq_1_INTC_PRIOR_NUMBER);
  97              		.loc 1 141 0
  98 0006 0E20     		mov	r0, #14
  99 0008 0321     		mov	r1, #3
 100 000a FFF7FEFF 		bl	CyIntSetPriority
 142:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         (void)CyIntSetVector(ADC_SAR_Seq_1_INTC_NUMBER, &ADC_SAR_Seq_1_ISR);
 101              		.loc 1 142 0
 102 000e 5B4B     		ldr	r3, .L15
 103 0010 0E20     		mov	r0, #14
 104 0012 191C     		mov	r1, r3
 105 0014 FFF7FEFF 		bl	CyIntSetVector
 143:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif   /* End ADC_SAR_Seq_1_IRQ_REMOVE */
 144:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 145:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Init SAR and MUX registers */
 146:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_CHAN_EN_REG = ADC_SAR_Seq_1_DEFAULT_EN_CHANNELS;
 106              		.loc 1 146 0
 107 0018 594B     		ldr	r3, .L15+4
 108 001a 0322     		mov	r2, #3
 109 001c 1A60     		str	r2, [r3]
 147:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_CTRL_REG = ADC_SAR_Seq_1_DEFAULT_CTRL_REG_CFG;
 110              		.loc 1 147 0
 111 001e 594B     		ldr	r3, .L15+8
 112 0020 594A     		ldr	r2, .L15+12
 113 0022 1A60     		str	r2, [r3]
 148:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_SAMPLE_CTRL_REG = ADC_SAR_Seq_1_DEFAULT_SAMPLE_CTRL_REG_CFG;
 114              		.loc 1 148 0
 115 0024 594B     		ldr	r3, .L15+16
 116 0026 5A4A     		ldr	r2, .L15+20
 117 0028 1A60     		str	r2, [r3]
 149:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_THRES_REG = ADC_SAR_Seq_1_DEFAULT_RANGE_THRES_REG_CFG;
 118              		.loc 1 149 0
 119 002a 5A4B     		ldr	r3, .L15+24
 120 002c 5A4A     		ldr	r2, .L15+28
 121 002e 1A60     		str	r2, [r3]
 150:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_COND_REG  = ADC_SAR_Seq_1_COMPARE_MODE;
 122              		.loc 1 150 0
 123 0030 5A4B     		ldr	r3, .L15+32
 124 0032 0022     		mov	r2, #0
 125 0034 1A60     		str	r2, [r3]
 151:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_SAMPLE_TIME01_REG = ADC_SAR_Seq_1_DEFAULT_SAMPLE_TIME01_REG_CFG;
 126              		.loc 1 151 0
 127 0036 5A4B     		ldr	r3, .L15+36
 128 0038 5A4A     		ldr	r2, .L15+40
 129 003a 1A60     		str	r2, [r3]
 152:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_SAMPLE_TIME23_REG = ADC_SAR_Seq_1_DEFAULT_SAMPLE_TIME23_REG_CFG;
 130              		.loc 1 152 0
 131 003c 5A4B     		ldr	r3, .L15+44
 132 003e 594A     		ldr	r2, .L15+40
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 6


 133 0040 1A60     		str	r2, [r3]
 153:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Connect Vm to VSSA when even one channel is single-ended or multiple channels configured */
 154:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_DEFAULT_MUX_SWITCH0 != 0u)
 155:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_MUX_SWITCH0_REG |= ADC_SAR_Seq_1_DEFAULT_MUX_SWITCH0; 
 134              		.loc 1 155 0
 135 0042 5A4B     		ldr	r3, .L15+48
 136 0044 594A     		ldr	r2, .L15+48
 137 0046 1268     		ldr	r2, [r2]
 138 0048 8021     		mov	r1, #128
 139 004a 4902     		lsl	r1, r1, #9
 140 004c 0A43     		orr	r2, r1
 141 004e 1A60     		str	r2, [r3]
 156:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Set MUX_HW_CTRL_VSSA in MUX_SWITCH_HW_CTRL when multiple channels enabled */
 157:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u)
 158:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             ADC_SAR_Seq_1_MUX_SWITCH_HW_CTRL_REG |= ADC_SAR_Seq_1_DEFAULT_MUX_SWITCH0; 
 142              		.loc 1 158 0
 143 0050 574B     		ldr	r3, .L15+52
 144 0052 574A     		ldr	r2, .L15+52
 145 0054 1268     		ldr	r2, [r2]
 146 0056 8021     		mov	r1, #128
 147 0058 4902     		lsl	r1, r1, #9
 148 005a 0A43     		orr	r2, r1
 149 005c 1A60     		str	r2, [r3]
 159:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u */
 160:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /*ADC_SAR_Seq_1_CHANNELS_MODE !=0 */    
 161:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 162:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_SATURATE_INTR_MASK_REG = 0u;
 150              		.loc 1 162 0
 151 005e 554B     		ldr	r3, .L15+56
 152 0060 0022     		mov	r2, #0
 153 0062 1A60     		str	r2, [r3]
 163:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_INTR_MASK_REG = 0u;
 154              		.loc 1 163 0
 155 0064 544B     		ldr	r3, .L15+60
 156 0066 0022     		mov	r2, #0
 157 0068 1A60     		str	r2, [r3]
 164:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_INTR_MASK_REG = ADC_SAR_Seq_1_SAR_INTR_MASK;
 158              		.loc 1 164 0
 159 006a 544B     		ldr	r3, .L15+64
 160 006c 0122     		mov	r2, #1
 161 006e 1A60     		str	r2, [r3]
 165:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_ANA_TRIM_REG = ADC_SAR_Seq_1_TRIM_COEF;
 162              		.loc 1 165 0
 163 0070 534B     		ldr	r3, .L15+68
 164 0072 0222     		mov	r2, #2
 165 0074 1A60     		str	r2, [r3]
 166:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     
 167:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Read and modify default configuration based on characterization */
 168:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     tmpRegVal = ADC_SAR_Seq_1_SAR_DFT_CTRL_REG;
 166              		.loc 1 168 0
 167 0076 534B     		ldr	r3, .L15+72
 168 0078 1B68     		ldr	r3, [r3]
 169 007a 7B60     		str	r3, [r7, #4]
 169:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_NOMINAL_CLOCK_FREQ > (ADC_SAR_Seq_1_MAX_FREQUENCY / 2))
 170:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         tmpRegVal &= (uint32)~ADC_SAR_Seq_1_DCEN;
 171:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         tmpRegVal |= ADC_SAR_Seq_1_SEL_CSEL_DFT_CHAR;
 172:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #else  /* clock speed < 9 Mhz */  
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 7


 173:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         tmpRegVal |= ADC_SAR_Seq_1_DLY_INC;
 170              		.loc 1 173 0
 171 007c 7B68     		ldr	r3, [r7, #4]
 172 007e 0122     		mov	r2, #1
 173 0080 1343     		orr	r3, r2
 174 0082 7B60     		str	r3, [r7, #4]
 174:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* clock speed > 9 Mhz */
 175:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_DFT_CTRL_REG = tmpRegVal;
 175              		.loc 1 175 0
 176 0084 4F4B     		ldr	r3, .L15+72
 177 0086 7A68     		ldr	r2, [r7, #4]
 178 0088 1A60     		str	r2, [r3]
 176:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     
 177:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_MAX_RESOLUTION != ADC_SAR_Seq_1_RESOLUTION_12)
 178:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_WOUNDING_REG = ADC_SAR_Seq_1_ALT_WOUNDING;
 179:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* ADC_SAR_Seq_1_MAX_RESOLUTION != ADC_SAR_Seq_1_RESOLUTION_12 */
 180:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 181:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     for(chNum = 0u; chNum < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM; chNum++)
 179              		.loc 1 181 0
 180 008a 0023     		mov	r3, #0
 181 008c FB60     		str	r3, [r7, #12]
 182 008e 6EE0     		b	.L6
 183              	.L14:
 182:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 183:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         tmpRegVal = (ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_CHANNEL_CONFIG_MASK);
 184              		.loc 1 183 0
 185 0090 4D4B     		ldr	r3, .L15+76
 186 0092 FA68     		ldr	r2, [r7, #12]
 187 0094 9200     		lsl	r2, r2, #2
 188 0096 D258     		ldr	r2, [r2, r3]
 189 0098 DC23     		mov	r3, #220
 190 009a 9B01     		lsl	r3, r3, #6
 191 009c 1340     		and	r3, r2
 192 009e 7B60     		str	r3, [r7, #4]
 184:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u)
 185:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             tmpRegVal |= ADC_SAR_Seq_1_InputsPlacement[chNum];
 193              		.loc 1 185 0
 194 00a0 4A4A     		ldr	r2, .L15+80
 195 00a2 FB68     		ldr	r3, [r7, #12]
 196 00a4 D318     		add	r3, r2, r3
 197 00a6 1B78     		ldrb	r3, [r3]
 198 00a8 7A68     		ldr	r2, [r7, #4]
 199 00aa 1343     		orr	r3, r2
 200 00ac 7B60     		str	r3, [r7, #4]
 186:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* End ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM > 1u */
 187:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* When the part is wounded to 10-bit then the SUB_RESOLUTION bit 
 188:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         *  will be ignored and the RESOLUTION bit selects between 10-bit 
 189:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         *  (0) and 8-bit (1) resolution.
 190:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         */
 191:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if((ADC_SAR_Seq_1_MAX_RESOLUTION != ADC_SAR_Seq_1_RESOLUTION_12) && \
 192:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             (ADC_SAR_Seq_1_ALT_WOUNDING == ADC_SAR_Seq_1_WOUNDING_10BIT))
 193:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             tmpRegVal &= (uint32)(~ADC_SAR_Seq_1_ALT_RESOLUTION_ON);
 194:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_MAX_RESOLUTION != ADC_SAR_Seq_1_RESOLUTION_12 */
 195:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 196:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED)
 197:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         if(chNum < ADC_SAR_Seq_1_SEQUENCED_CHANNELS_NUM)
 198:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED */
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 8


 199:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 200:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             CY_SET_REG32((reg32 *)(ADC_SAR_Seq_1_SAR_CHAN_CONFIG_IND + (uint32)(chNum << 2)), tmpRe
 201              		.loc 1 200 0
 202 00ae FB68     		ldr	r3, [r7, #12]
 203 00b0 9B00     		lsl	r3, r3, #2
 204 00b2 474A     		ldr	r2, .L15+84
 205 00b4 9B18     		add	r3, r3, r2
 206 00b6 7A68     		ldr	r2, [r7, #4]
 207 00b8 1A60     		str	r2, [r3]
 201:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 202:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_IS_SATURATE_EN_MASK) != 0u)
 208              		.loc 1 202 0
 209 00ba 434B     		ldr	r3, .L15+76
 210 00bc FA68     		ldr	r2, [r7, #12]
 211 00be 9200     		lsl	r2, r2, #2
 212 00c0 D258     		ldr	r2, [r2, r3]
 213 00c2 0123     		mov	r3, #1
 214 00c4 1340     		and	r3, r2
 215 00c6 0AD0     		beq	.L7
 203:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 204:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_SAR_SATURATE_INTR_MASK_REG |= (uint16)((uint16)1 << chNum);
 216              		.loc 1 204 0
 217 00c8 3A4B     		ldr	r3, .L15+56
 218 00ca 3A4A     		ldr	r2, .L15+56
 219 00cc 1168     		ldr	r1, [r2]
 220 00ce FA68     		ldr	r2, [r7, #12]
 221 00d0 0120     		mov	r0, #1
 222 00d2 041C     		mov	r4, r0
 223 00d4 9440     		lsl	r4, r4, r2
 224 00d6 221C     		mov	r2, r4
 225 00d8 92B2     		uxth	r2, r2
 226 00da 0A43     		orr	r2, r1
 227 00dc 1A60     		str	r2, [r3]
 228              	.L7:
 205:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 206:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 207:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_IS_RANGE_CTRL_EN_MASK) != 0u)
 229              		.loc 1 207 0
 230 00de 3A4B     		ldr	r3, .L15+76
 231 00e0 FA68     		ldr	r2, [r7, #12]
 232 00e2 9200     		lsl	r2, r2, #2
 233 00e4 D258     		ldr	r2, [r2, r3]
 234 00e6 0223     		mov	r3, #2
 235 00e8 1340     		and	r3, r2
 236 00ea 0AD0     		beq	.L8
 208:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 209:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_SAR_RANGE_INTR_MASK_REG |= (uint16)((uint16)1 << chNum);
 237              		.loc 1 209 0
 238 00ec 324B     		ldr	r3, .L15+60
 239 00ee 324A     		ldr	r2, .L15+60
 240 00f0 1168     		ldr	r1, [r2]
 241 00f2 FA68     		ldr	r2, [r7, #12]
 242 00f4 0120     		mov	r0, #1
 243 00f6 041C     		mov	r4, r0
 244 00f8 9440     		lsl	r4, r4, r2
 245 00fa 221C     		mov	r2, r4
 246 00fc 92B2     		uxth	r2, r2
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 9


 247 00fe 0A43     		orr	r2, r1
 248 0100 1A60     		str	r2, [r3]
 249              	.L8:
 210:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 211:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 212:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED)
 213:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             else
 214:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 215:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 CY_SET_REG32(ADC_SAR_Seq_1_SAR_INJ_CHAN_CONFIG_PTR, tmpRegVal | ADC_SAR_Seq_1_INJ_T
 216:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 217:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_IS_SATURATE_EN_MASK) != 0u)
 218:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 {
 219:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                     ADC_SAR_Seq_1_SAR_INTR_MASK_REG |= ADC_SAR_Seq_1_INJ_SATURATE_MASK;
 220:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 }
 221:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 222:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_IS_RANGE_CTRL_EN_MASK) != 0
 223:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 {
 224:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                     ADC_SAR_Seq_1_SAR_INTR_MASK_REG |= ADC_SAR_Seq_1_INJ_RANGE_MASK;
 225:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 }
 226:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 227:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED */
 228:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 229:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_ALT_RESOLUTION_ON) != 0u)
 250              		.loc 1 229 0
 251 0102 314B     		ldr	r3, .L15+76
 252 0104 FA68     		ldr	r2, [r7, #12]
 253 0106 9200     		lsl	r2, r2, #2
 254 0108 D258     		ldr	r2, [r2, r3]
 255 010a 8023     		mov	r3, #128
 256 010c 9B00     		lsl	r3, r3, #2
 257 010e 1340     		and	r3, r2
 258 0110 03D0     		beq	.L9
 230:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 231:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                counts = (int32)ADC_SAR_Seq_1_DEFAULT_MAX_WRK_ALT;
 259              		.loc 1 231 0
 260 0112 8023     		mov	r3, #128
 261 0114 5B00     		lsl	r3, r3, #1
 262 0116 BB60     		str	r3, [r7, #8]
 263 0118 02E0     		b	.L10
 264              	.L9:
 232:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 233:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         else
 234:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 235:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                counts = (int32)ADC_SAR_Seq_1_SAR_WRK_MAX_12BIT;
 265              		.loc 1 235 0
 266 011a 8023     		mov	r3, #128
 267 011c 5B01     		lsl	r3, r3, #5
 268 011e BB60     		str	r3, [r7, #8]
 269              	.L10:
 236:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 237:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 238:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         if((ADC_SAR_Seq_1_channelsConfig[chNum] & ADC_SAR_Seq_1_DIFFERENTIAL_EN) == 0u)
 270              		.loc 1 238 0
 271 0120 294B     		ldr	r3, .L15+76
 272 0122 FA68     		ldr	r2, [r7, #12]
 273 0124 9200     		lsl	r2, r2, #2
 274 0126 D258     		ldr	r2, [r2, r3]
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 10


 275 0128 8023     		mov	r3, #128
 276 012a 5B00     		lsl	r3, r3, #1
 277 012c 1340     		and	r3, r2
 278 012e 05D1     		bne	.L11
 239:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {  
 240:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if((ADC_SAR_Seq_1_DEFAULT_SE_RESULT_FORMAT_SEL == ADC_SAR_Seq_1__FSIGNED) && \
 241:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 (ADC_SAR_Seq_1_DEFAULT_NEG_INPUT_SEL == ADC_SAR_Seq_1__VREF))
 242:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 /* Set offset to the minus half scale to convert results to unsigned format */
 243:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_offset[chNum] = (int16)(counts / -2);
 244:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #else    
 245:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_offset[chNum] = 0;
 279              		.loc 1 245 0
 280 0130 284B     		ldr	r3, .L15+88
 281 0132 FA68     		ldr	r2, [r7, #12]
 282 0134 5200     		lsl	r2, r2, #1
 283 0136 0021     		mov	r1, #0
 284 0138 D152     		strh	r1, [r2, r3]
 285 013a 04E0     		b	.L12
 286              	.L11:
 246:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* end DEFAULT_SE_RESULT_FORMAT_SEL == ADC_SAR_Seq_1__FSIGNED */    
 247:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 248:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         else    /* Differential channel */
 249:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 250:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #if(ADC_SAR_Seq_1_DEFAULT_DIFF_RESULT_FORMAT_SEL == ADC_SAR_Seq_1__FUNSIGNED)
 251:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 /* Set offset to the half scale to convert results to signed format */
 252:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_offset[chNum] = (int16)(counts / 2);
 253:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #else    
 254:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_offset[chNum] = 0;
 287              		.loc 1 254 0
 288 013c 254B     		ldr	r3, .L15+88
 289 013e FA68     		ldr	r2, [r7, #12]
 290 0140 5200     		lsl	r2, r2, #1
 291 0142 0021     		mov	r1, #0
 292 0144 D152     		strh	r1, [r2, r3]
 293              	.L12:
 255:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             #endif /* end ADC_SAR_Seq_1_DEFAULT_DIFF_RESULT_FORMAT_SEL == ADC_SAR_Seq_1__FUNSIGNED 
 256:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 257:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Calculate gain in counts per 10 volts with rounding */
 258:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_countsPer10Volt[chNum] = (int16)(((counts * ADC_SAR_Seq_1_10MV_COUNTS) + 
 294              		.loc 1 258 0
 295 0146 BB68     		ldr	r3, [r7, #8]
 296 0148 234A     		ldr	r2, .L15+92
 297 014a 5343     		mul	r3, r2
 298 014c 8022     		mov	r2, #128
 299 014e D200     		lsl	r2, r2, #3
 300 0150 9B18     		add	r3, r3, r2
 259:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                             ADC_SAR_Seq_1_DEFAULT_VREF_MV_VALUE) / (ADC_SAR_Seq_1_DEFAULT_VREF_MV_V
 301              		.loc 1 259 0
 302 0152 002B     		cmp	r3, #0
 303 0154 01DA     		bge	.L13
 304 0156 214C     		ldr	r4, .L15+96
 305 0158 1B19     		add	r3, r3, r4
 306              	.L13:
 307 015a DB12     		asr	r3, r3, #11
 258:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_countsPer10Volt[chNum] = (int16)(((counts * ADC_SAR_Seq_1_10MV_COUNTS) + 
 308              		.loc 1 258 0
 309 015c 9BB2     		uxth	r3, r3
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 11


 310 015e 19B2     		sxth	r1, r3
 311 0160 1F4B     		ldr	r3, .L15+100
 312 0162 FA68     		ldr	r2, [r7, #12]
 313 0164 9200     		lsl	r2, r2, #2
 314 0166 D150     		str	r1, [r2, r3]
 181:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     for(chNum = 0u; chNum < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM; chNum++)
 315              		.loc 1 181 0
 316 0168 FB68     		ldr	r3, [r7, #12]
 317 016a 0133     		add	r3, r3, #1
 318 016c FB60     		str	r3, [r7, #12]
 319              	.L6:
 181:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     for(chNum = 0u; chNum < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM; chNum++)
 320              		.loc 1 181 0 is_stmt 0 discriminator 1
 321 016e FB68     		ldr	r3, [r7, #12]
 322 0170 012B     		cmp	r3, #1
 323 0172 8DD9     		bls	.L14
 260:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 261:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 324              		.loc 1 261 0 is_stmt 1
 325 0174 BD46     		mov	sp, r7
 326 0176 05B0     		add	sp, sp, #20
 327              		@ sp needed for prologue
 328 0178 90BD     		pop	{r4, r7, pc}
 329              	.L16:
 330 017a C046     		.align	2
 331              	.L15:
 332 017c 00000000 		.word	ADC_SAR_Seq_1_ISR
 333 0180 20001A40 		.word	1075445792
 334 0184 00001A40 		.word	1075445760
 335 0188 C0200010 		.word	268443840
 336 018c 04001A40 		.word	1075445764
 337 0190 8C000080 		.word	-2147483508
 338 0194 18001A40 		.word	1075445784
 339 0198 0000FF07 		.word	134152192
 340 019c 1C001A40 		.word	1075445788
 341 01a0 10001A40 		.word	1075445776
 342 01a4 04000400 		.word	262148
 343 01a8 14001A40 		.word	1075445780
 344 01ac 00031A40 		.word	1075446528
 345 01b0 40031A40 		.word	1075446592
 346 01b4 28021A40 		.word	1075446312
 347 01b8 38021A40 		.word	1075446328
 348 01bc 18021A40 		.word	1075446296
 349 01c0 000F1A40 		.word	1075449600
 350 01c4 30001A40 		.word	1075445808
 351 01c8 00000000 		.word	ADC_SAR_Seq_1_channelsConfig
 352 01cc 08000000 		.word	ADC_SAR_Seq_1_InputsPlacement.4650
 353 01d0 80001A40 		.word	1075445888
 354 01d4 00000000 		.word	ADC_SAR_Seq_1_offset
 355 01d8 10270000 		.word	10000
 356 01dc FF070000 		.word	2047
 357 01e0 00000000 		.word	ADC_SAR_Seq_1_countsPer10Volt
 358              		.cfi_endproc
 359              	.LFE1:
 360              		.size	ADC_SAR_Seq_1_Init, .-ADC_SAR_Seq_1_Init
 361              		.section	.text.ADC_SAR_Seq_1_Enable,"ax",%progbits
 362              		.align	2
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 12


 363              		.global	ADC_SAR_Seq_1_Enable
 364              		.code	16
 365              		.thumb_func
 366              		.type	ADC_SAR_Seq_1_Enable, %function
 367              	ADC_SAR_Seq_1_Enable:
 368              	.LFB2:
 262:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 263:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 264:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_1_Enable
 265:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 266:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 267:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 268:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Enables the clock and analog power for SAR ADC.
 269:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 270:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 271:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 272:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 273:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 274:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 275:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 276:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 277:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_Enable(void)
 278:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 369              		.loc 1 278 0
 370              		.cfi_startproc
 371 0000 80B5     		push	{r7, lr}
 372              	.LCFI5:
 373              		.cfi_def_cfa_offset 8
 374              		.cfi_offset 7, -8
 375              		.cfi_offset 14, -4
 376 0002 00AF     		add	r7, sp, #0
 377              	.LCFI6:
 378              		.cfi_def_cfa_register 7
 279:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_CTRL_REG |= ADC_SAR_Seq_1_ENABLE;
 379              		.loc 1 279 0
 380 0004 054B     		ldr	r3, .L18
 381 0006 054A     		ldr	r2, .L18
 382 0008 1268     		ldr	r2, [r2]
 383 000a 8021     		mov	r1, #128
 384 000c 0906     		lsl	r1, r1, #24
 385 000e 0A43     		orr	r2, r1
 386 0010 1A60     		str	r2, [r3]
 280:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* The block is ready to use 10 us after the enable signal is set high. */
 281:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     CyDelayUs(ADC_SAR_Seq_1_10US_DELAY);
 387              		.loc 1 281 0
 388 0012 0A20     		mov	r0, #10
 389 0014 FFF7FEFF 		bl	CyDelayUs
 282:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 390              		.loc 1 282 0
 391 0018 BD46     		mov	sp, r7
 392              		@ sp needed for prologue
 393 001a 80BD     		pop	{r7, pc}
 394              	.L19:
 395              		.align	2
 396              	.L18:
 397 001c 00001A40 		.word	1075445760
 398              		.cfi_endproc
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 13


 399              	.LFE2:
 400              		.size	ADC_SAR_Seq_1_Enable, .-ADC_SAR_Seq_1_Enable
 401              		.section	.text.ADC_SAR_Seq_1_Stop,"ax",%progbits
 402              		.align	2
 403              		.global	ADC_SAR_Seq_1_Stop
 404              		.code	16
 405              		.thumb_func
 406              		.type	ADC_SAR_Seq_1_Stop, %function
 407              	ADC_SAR_Seq_1_Stop:
 408              	.LFB3:
 283:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 284:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 285:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 286:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_Stop
 287:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 288:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 289:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 290:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  This function stops ADC conversions and puts the ADC into its lowest power
 291:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  mode.
 292:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 293:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 294:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 295:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 296:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 297:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 298:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 299:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 300:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_Stop(void)
 301:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 409              		.loc 1 301 0
 410              		.cfi_startproc
 411 0000 80B5     		push	{r7, lr}
 412              	.LCFI7:
 413              		.cfi_def_cfa_offset 8
 414              		.cfi_offset 7, -8
 415              		.cfi_offset 14, -4
 416 0002 00AF     		add	r7, sp, #0
 417              	.LCFI8:
 418              		.cfi_def_cfa_register 7
 302:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_CTRL_REG &= (uint32)~ADC_SAR_Seq_1_ENABLE;
 419              		.loc 1 302 0
 420 0004 034B     		ldr	r3, .L21
 421 0006 034A     		ldr	r2, .L21
 422 0008 1268     		ldr	r2, [r2]
 423 000a 5200     		lsl	r2, r2, #1
 424 000c 5208     		lsr	r2, r2, #1
 425 000e 1A60     		str	r2, [r3]
 303:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 426              		.loc 1 303 0
 427 0010 BD46     		mov	sp, r7
 428              		@ sp needed for prologue
 429 0012 80BD     		pop	{r7, pc}
 430              	.L22:
 431              		.align	2
 432              	.L21:
 433 0014 00001A40 		.word	1075445760
 434              		.cfi_endproc
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 14


 435              	.LFE3:
 436              		.size	ADC_SAR_Seq_1_Stop, .-ADC_SAR_Seq_1_Stop
 437              		.section	.text.ADC_SAR_Seq_1_StartConvert,"ax",%progbits
 438              		.align	2
 439              		.global	ADC_SAR_Seq_1_StartConvert
 440              		.code	16
 441              		.thumb_func
 442              		.type	ADC_SAR_Seq_1_StartConvert, %function
 443              	ADC_SAR_Seq_1_StartConvert:
 444              	.LFB4:
 304:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 305:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 306:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 307:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_StartConvert
 308:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 309:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 310:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 311:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Description:
 312:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  For free running mode, this API starts the conversion process and it
 313:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  runs continuously.
 314:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 315:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  In a triggered mode, this routine triggers every conversion by
 316:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  writing into the FW_TRIGGER bit in SAR_START_CTRL reg. In triggered mode,
 317:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  every conversion has to start by this API.
 318:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 319:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 320:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 321:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 322:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 323:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 324:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 325:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 326:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_StartConvert(void)
 327:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 445              		.loc 1 327 0
 446              		.cfi_startproc
 447 0000 80B5     		push	{r7, lr}
 448              	.LCFI9:
 449              		.cfi_def_cfa_offset 8
 450              		.cfi_offset 7, -8
 451              		.cfi_offset 14, -4
 452 0002 00AF     		add	r7, sp, #0
 453              	.LCFI10:
 454              		.cfi_def_cfa_register 7
 328:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_DEFAULT_SAMPLE_MODE_SEL == ADC_SAR_Seq_1__FREERUNNING)
 329:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_SAR_SAMPLE_CTRL_REG |= ADC_SAR_Seq_1_CONTINUOUS_EN;
 455              		.loc 1 329 0
 456 0004 044B     		ldr	r3, .L24
 457 0006 044A     		ldr	r2, .L24
 458 0008 1268     		ldr	r2, [r2]
 459 000a 8021     		mov	r1, #128
 460 000c 4902     		lsl	r1, r1, #9
 461 000e 0A43     		orr	r2, r1
 462 0010 1A60     		str	r2, [r3]
 330:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #else /* Firmware trigger */
 331:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_SAR_START_CTRL_REG = ADC_SAR_Seq_1_FW_TRIGGER;
 332:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* End ADC_SAR_Seq_1_DEFAULT_SAMPLE_MODE == ADC_SAR_Seq_1__FREERUNNING */
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 15


 333:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 334:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 463              		.loc 1 334 0
 464 0012 BD46     		mov	sp, r7
 465              		@ sp needed for prologue
 466 0014 80BD     		pop	{r7, pc}
 467              	.L25:
 468 0016 C046     		.align	2
 469              	.L24:
 470 0018 04001A40 		.word	1075445764
 471              		.cfi_endproc
 472              	.LFE4:
 473              		.size	ADC_SAR_Seq_1_StartConvert, .-ADC_SAR_Seq_1_StartConvert
 474              		.section	.text.ADC_SAR_Seq_1_StopConvert,"ax",%progbits
 475              		.align	2
 476              		.global	ADC_SAR_Seq_1_StopConvert
 477              		.code	16
 478              		.thumb_func
 479              		.type	ADC_SAR_Seq_1_StopConvert, %function
 480              	ADC_SAR_Seq_1_StopConvert:
 481              	.LFB5:
 335:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 336:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 337:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 338:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_StopConvert
 339:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 340:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 341:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 342:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Forces the ADC to stop all conversions.
 343:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 344:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 345:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 346:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 347:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 348:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 349:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 350:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 351:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_StopConvert(void)
 352:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 482              		.loc 1 352 0
 483              		.cfi_startproc
 484 0000 80B5     		push	{r7, lr}
 485              	.LCFI11:
 486              		.cfi_def_cfa_offset 8
 487              		.cfi_offset 7, -8
 488              		.cfi_offset 14, -4
 489 0002 00AF     		add	r7, sp, #0
 490              	.LCFI12:
 491              		.cfi_def_cfa_register 7
 353:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_DEFAULT_SAMPLE_MODE_SEL == ADC_SAR_Seq_1__FREERUNNING)
 354:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_SAR_SAMPLE_CTRL_REG &= (uint32)(~ADC_SAR_Seq_1_CONTINUOUS_EN);
 492              		.loc 1 354 0
 493 0004 034B     		ldr	r3, .L27
 494 0006 034A     		ldr	r2, .L27
 495 0008 1168     		ldr	r1, [r2]
 496 000a 034A     		ldr	r2, .L27+4
 497 000c 0A40     		and	r2, r1
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 16


 498 000e 1A60     		str	r2, [r3]
 355:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* ADC_SAR_Seq_1_DEFAULT_SAMPLE_MODE == ADC_SAR_Seq_1__FREERUNNING */
 356:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 499              		.loc 1 356 0
 500 0010 BD46     		mov	sp, r7
 501              		@ sp needed for prologue
 502 0012 80BD     		pop	{r7, pc}
 503              	.L28:
 504              		.align	2
 505              	.L27:
 506 0014 04001A40 		.word	1075445764
 507 0018 FFFFFEFF 		.word	-65537
 508              		.cfi_endproc
 509              	.LFE5:
 510              		.size	ADC_SAR_Seq_1_StopConvert, .-ADC_SAR_Seq_1_StopConvert
 511              		.section	.text.ADC_SAR_Seq_1_IsEndConversion,"ax",%progbits
 512              		.align	2
 513              		.global	ADC_SAR_Seq_1_IsEndConversion
 514              		.code	16
 515              		.thumb_func
 516              		.type	ADC_SAR_Seq_1_IsEndConversion, %function
 517              	ADC_SAR_Seq_1_IsEndConversion:
 518              	.LFB6:
 357:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 358:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 359:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 360:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_IsEndConversion
 361:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 362:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 363:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 364:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Description: Checks for ADC end of conversion for the case one
 365:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  channel and end of scan for the case of multiple channels. It acts
 366:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  as a software version of the EOC. This function provides the
 367:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  programmer with two options. In one mode this function
 368:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  immediately returns with the conversion status. In the other mode,
 369:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  the function does not return (blocking) until the conversion has
 370:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  completed.
 371:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 372:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 373:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_RETURN_STATUS        -> Immediately returns conversion result status
 374:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_WAIT_FOR_RESULT      -> Does not return until ADC complete
 375:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_RETURN_STATUS_INJ    -> Immediately returns conversion result status
 376:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *                              for injection channel
 377:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_WAIT_FOR_RESULT_INJ  -> Does not return until ADC completes injection
 378:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *                              channel conversion
 379:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 380:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 381:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  If a non-zero value is returned, the last conversion or scan has completed.
 382:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  If the returned value is zero, the ADC is still in the process of a scan.
 383:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 384:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 385:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** uint32 ADC_SAR_Seq_1_IsEndConversion(uint32 retMode)
 386:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 519              		.loc 1 386 0
 520              		.cfi_startproc
 521 0000 80B5     		push	{r7, lr}
 522              	.LCFI13:
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 17


 523              		.cfi_def_cfa_offset 8
 524              		.cfi_offset 7, -8
 525              		.cfi_offset 14, -4
 526 0002 84B0     		sub	sp, sp, #16
 527              	.LCFI14:
 528              		.cfi_def_cfa_offset 24
 529 0004 00AF     		add	r7, sp, #0
 530              	.LCFI15:
 531              		.cfi_def_cfa_register 7
 532 0006 7860     		str	r0, [r7, #4]
 387:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     uint32 status = 0u;
 533              		.loc 1 387 0
 534 0008 0023     		mov	r3, #0
 535 000a FB60     		str	r3, [r7, #12]
 388:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 389:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     if((retMode & (ADC_SAR_Seq_1_RETURN_STATUS | ADC_SAR_Seq_1_WAIT_FOR_RESULT)) != 0u)
 536              		.loc 1 389 0
 537 000c 7A68     		ldr	r2, [r7, #4]
 538 000e 0323     		mov	r3, #3
 539 0010 1340     		and	r3, r2
 540 0012 11D0     		beq	.L30
 541              	.L32:
 390:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 391:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         do
 392:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 393:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             status = ADC_SAR_Seq_1_SAR_INTR_REG & ADC_SAR_Seq_1_EOS_MASK;
 542              		.loc 1 393 0 discriminator 1
 543 0014 0B4B     		ldr	r3, .L34
 544 0016 1A68     		ldr	r2, [r3]
 545 0018 0123     		mov	r3, #1
 546 001a 1340     		and	r3, r2
 547 001c FB60     		str	r3, [r7, #12]
 394:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }while((status == 0u) && ((retMode & ADC_SAR_Seq_1_WAIT_FOR_RESULT) != 0u));
 548              		.loc 1 394 0 discriminator 1
 549 001e FB68     		ldr	r3, [r7, #12]
 550 0020 002B     		cmp	r3, #0
 551 0022 03D1     		bne	.L31
 552 0024 7A68     		ldr	r2, [r7, #4]
 553 0026 0223     		mov	r3, #2
 554 0028 1340     		and	r3, r2
 555 002a F3D1     		bne	.L32
 556              	.L31:
 395:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 396:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         if(status != 0u)
 557              		.loc 1 396 0
 558 002c FB68     		ldr	r3, [r7, #12]
 559 002e 002B     		cmp	r3, #0
 560 0030 02D0     		beq	.L30
 397:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 398:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             /* Clear EOS bit */
 399:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             ADC_SAR_Seq_1_SAR_INTR_REG = ADC_SAR_Seq_1_EOS_MASK;
 561              		.loc 1 399 0
 562 0032 044B     		ldr	r3, .L34
 563 0034 0122     		mov	r2, #1
 564 0036 1A60     		str	r2, [r3]
 565              	.L30:
 400:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 18


 401:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 402:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 403:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #if(ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED)
 404:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         if((retMode & (ADC_SAR_Seq_1_RETURN_STATUS_INJ | ADC_SAR_Seq_1_WAIT_FOR_RESULT_INJ)) != 0u)
 405:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         {
 406:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             do
 407:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 408:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 status |= ADC_SAR_Seq_1_SAR_INTR_REG & ADC_SAR_Seq_1_INJ_EOC_MASK;
 409:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }while(((status & ADC_SAR_Seq_1_INJ_EOC_MASK) != 0u) &&
 410:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                    ((retMode & ADC_SAR_Seq_1_WAIT_FOR_RESULT_INJ) != 0u));
 411:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 412:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((status & ADC_SAR_Seq_1_INJ_EOC_MASK) != 0u)
 413:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 414:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 /* Clear Injection EOS bit */
 415:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_SAR_INTR_REG = ADC_SAR_Seq_1_INJ_EOC_MASK;
 416:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }
 417:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         }
 418:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     #endif /* ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED */
 419:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 420:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     return (status);
 566              		.loc 1 420 0
 567 0038 FB68     		ldr	r3, [r7, #12]
 421:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 568              		.loc 1 421 0
 569 003a 181C     		mov	r0, r3
 570 003c BD46     		mov	sp, r7
 571 003e 04B0     		add	sp, sp, #16
 572              		@ sp needed for prologue
 573 0040 80BD     		pop	{r7, pc}
 574              	.L35:
 575 0042 C046     		.align	2
 576              	.L34:
 577 0044 10021A40 		.word	1075446288
 578              		.cfi_endproc
 579              	.LFE6:
 580              		.size	ADC_SAR_Seq_1_IsEndConversion, .-ADC_SAR_Seq_1_IsEndConversion
 581              		.section	.text.ADC_SAR_Seq_1_GetResult16,"ax",%progbits
 582              		.align	2
 583              		.global	ADC_SAR_Seq_1_GetResult16
 584              		.code	16
 585              		.thumb_func
 586              		.type	ADC_SAR_Seq_1_GetResult16, %function
 587              	ADC_SAR_Seq_1_GetResult16:
 588              	.LFB7:
 422:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 423:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 424:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 425:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_GetResult16
 426:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 427:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 428:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 429:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Gets the data available in the SAR DATA register.
 430:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 431:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 432:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  chan: The ADC channel in which to return the result. The first channel
 433:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  is 0 and the injection channel if enabled is the number of valid channels.
 434:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 19


 435:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 436:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Returns converted data as a signed 16-bit integer
 437:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 438:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 439:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** int16 ADC_SAR_Seq_1_GetResult16(uint32 chan)
 440:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 589              		.loc 1 440 0
 590              		.cfi_startproc
 591 0000 80B5     		push	{r7, lr}
 592              	.LCFI16:
 593              		.cfi_def_cfa_offset 8
 594              		.cfi_offset 7, -8
 595              		.cfi_offset 14, -4
 596 0002 84B0     		sub	sp, sp, #16
 597              	.LCFI17:
 598              		.cfi_def_cfa_offset 24
 599 0004 00AF     		add	r7, sp, #0
 600              	.LCFI18:
 601              		.cfi_def_cfa_register 7
 602 0006 7860     		str	r0, [r7, #4]
 441:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     uint32 result;
 442:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 443:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Halt CPU in debug mode if channel is out of valid range */
 444:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 603              		.loc 1 444 0
 604 0008 7B68     		ldr	r3, [r7, #4]
 605 000a 012B     		cmp	r3, #1
 606 000c 02D9     		bls	.L37
 607              		.loc 1 444 0 is_stmt 0 discriminator 1
 608 000e 0020     		mov	r0, #0
 609 0010 FFF7FEFF 		bl	CyHalt
 610              	.L37:
 445:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 446:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     if(chan < ADC_SAR_Seq_1_SEQUENCED_CHANNELS_NUM)
 611              		.loc 1 446 0 is_stmt 1
 612 0014 7B68     		ldr	r3, [r7, #4]
 613 0016 012B     		cmp	r3, #1
 614 0018 08D8     		bhi	.L38
 447:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 448:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         result = CY_GET_REG32((reg32 *)(ADC_SAR_Seq_1_SAR_CHAN_RESULT_IND + (uint32)(chan << 2u))) 
 615              		.loc 1 448 0
 616 001a 7B68     		ldr	r3, [r7, #4]
 617 001c 9B00     		lsl	r3, r3, #2
 618 001e 084A     		ldr	r2, .L41
 619 0020 9B18     		add	r3, r3, r2
 620 0022 1B68     		ldr	r3, [r3]
 621 0024 1B04     		lsl	r3, r3, #16
 622 0026 1B0C     		lsr	r3, r3, #16
 623 0028 FB60     		str	r3, [r7, #12]
 624 002a 01E0     		b	.L39
 625              	.L38:
 449:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 ADC_SAR_Seq_1_RESULT_MASK;
 450:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 451:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     else
 452:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 453:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED)
 454:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             result = ADC_SAR_Seq_1_SAR_INJ_RESULT_REG & ADC_SAR_Seq_1_RESULT_MASK;
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 20


 455:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #else
 456:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             result = 0u;
 626              		.loc 1 456 0
 627 002c 0023     		mov	r3, #0
 628 002e FB60     		str	r3, [r7, #12]
 629              	.L39:
 457:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED */
 458:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 459:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 460:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     return ( (int16)result );
 630              		.loc 1 460 0
 631 0030 FB68     		ldr	r3, [r7, #12]
 632 0032 9BB2     		uxth	r3, r3
 633 0034 1BB2     		sxth	r3, r3
 461:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 634              		.loc 1 461 0
 635 0036 181C     		mov	r0, r3
 636 0038 BD46     		mov	sp, r7
 637 003a 04B0     		add	sp, sp, #16
 638              		@ sp needed for prologue
 639 003c 80BD     		pop	{r7, pc}
 640              	.L42:
 641 003e C046     		.align	2
 642              	.L41:
 643 0040 80011A40 		.word	1075446144
 644              		.cfi_endproc
 645              	.LFE7:
 646              		.size	ADC_SAR_Seq_1_GetResult16, .-ADC_SAR_Seq_1_GetResult16
 647              		.section	.text.ADC_SAR_Seq_1_SetChanMask,"ax",%progbits
 648              		.align	2
 649              		.global	ADC_SAR_Seq_1_SetChanMask
 650              		.code	16
 651              		.thumb_func
 652              		.type	ADC_SAR_Seq_1_SetChanMask, %function
 653              	ADC_SAR_Seq_1_SetChanMask:
 654              	.LFB8:
 462:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 463:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 464:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 465:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetChanMask
 466:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 467:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 468:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 469:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Sets the channel enable mask.
 470:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 471:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 472:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  mask: Sets which channels that will be
 473:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  scanned. Setting bits for channels that do not exist will have no
 474:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  effect. For example, if only 6 channels were enabled, setting a
 475:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  mask of 0x0103 would only enable the last two channels (0 and 1).
 476:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  This API will not enable the injection channel.
 477:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Examples: If the component is setup to sequence through 8
 478:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  channels, a mask of 0x000F would enable channels 0, 1, 2, and 3.
 479:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 480:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 481:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 482:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 21


 483:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 484:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetChanMask(uint32 mask)
 485:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 655              		.loc 1 485 0
 656              		.cfi_startproc
 657 0000 80B5     		push	{r7, lr}
 658              	.LCFI19:
 659              		.cfi_def_cfa_offset 8
 660              		.cfi_offset 7, -8
 661              		.cfi_offset 14, -4
 662 0002 82B0     		sub	sp, sp, #8
 663              	.LCFI20:
 664              		.cfi_def_cfa_offset 16
 665 0004 00AF     		add	r7, sp, #0
 666              	.LCFI21:
 667              		.cfi_def_cfa_register 7
 668 0006 7860     		str	r0, [r7, #4]
 486:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_CHAN_EN_REG = mask & ADC_SAR_Seq_1_MAX_CHANNELS_EN_MASK;
 669              		.loc 1 486 0
 670 0008 034B     		ldr	r3, .L44
 671 000a 7968     		ldr	r1, [r7, #4]
 672 000c 0322     		mov	r2, #3
 673 000e 0A40     		and	r2, r1
 674 0010 1A60     		str	r2, [r3]
 487:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 675              		.loc 1 487 0
 676 0012 BD46     		mov	sp, r7
 677 0014 02B0     		add	sp, sp, #8
 678              		@ sp needed for prologue
 679 0016 80BD     		pop	{r7, pc}
 680              	.L45:
 681              		.align	2
 682              	.L44:
 683 0018 20001A40 		.word	1075445792
 684              		.cfi_endproc
 685              	.LFE8:
 686              		.size	ADC_SAR_Seq_1_SetChanMask, .-ADC_SAR_Seq_1_SetChanMask
 687              		.section	.text.ADC_SAR_Seq_1_SetLowLimit,"ax",%progbits
 688              		.align	2
 689              		.global	ADC_SAR_Seq_1_SetLowLimit
 690              		.code	16
 691              		.thumb_func
 692              		.type	ADC_SAR_Seq_1_SetLowLimit, %function
 693              	ADC_SAR_Seq_1_SetLowLimit:
 694              	.LFB9:
 488:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 489:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** #if(ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED)
 490:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 491:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 492:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /*******************************************************************************
 493:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Function Name: ADC_SAR_Seq_1_EnableInjection
 494:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ********************************************************************************
 495:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 496:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Summary:
 497:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Enables the injection channel for the next scan only.
 498:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 499:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Parameters:
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 22


 500:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  None.
 501:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 502:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Return:
 503:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  None.
 504:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 505:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *******************************************************************************/
 506:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     void ADC_SAR_Seq_1_EnableInjection(void)
 507:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 508:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         ADC_SAR_Seq_1_SAR_INJ_CHAN_CONFIG_REG |= ADC_SAR_Seq_1_INJ_CHAN_EN;
 509:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 510:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 511:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** #endif /* ADC_SAR_Seq_1_INJ_CHANNEL_ENABLED */
 512:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 513:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 514:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 515:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetLowLimit
 516:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 517:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 518:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 519:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Sets the low limit parameter for a limit condition.
 520:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 521:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 522:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  lowLimit: The low limit for a limit condition.
 523:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 524:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 525:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 526:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 527:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 528:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetLowLimit(uint32 lowLimit)
 529:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 695              		.loc 1 529 0
 696              		.cfi_startproc
 697 0000 80B5     		push	{r7, lr}
 698              	.LCFI22:
 699              		.cfi_def_cfa_offset 8
 700              		.cfi_offset 7, -8
 701              		.cfi_offset 14, -4
 702 0002 82B0     		sub	sp, sp, #8
 703              	.LCFI23:
 704              		.cfi_def_cfa_offset 16
 705 0004 00AF     		add	r7, sp, #0
 706              	.LCFI24:
 707              		.cfi_def_cfa_register 7
 708 0006 7860     		str	r0, [r7, #4]
 530:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_THRES_REG &= (uint32)(~ADC_SAR_Seq_1_RANGE_LOW_MASK);
 709              		.loc 1 530 0
 710 0008 084B     		ldr	r3, .L47
 711 000a 084A     		ldr	r2, .L47
 712 000c 1268     		ldr	r2, [r2]
 713 000e 120C     		lsr	r2, r2, #16
 714 0010 1204     		lsl	r2, r2, #16
 715 0012 1A60     		str	r2, [r3]
 531:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_THRES_REG |= lowLimit & ADC_SAR_Seq_1_RANGE_LOW_MASK;
 716              		.loc 1 531 0
 717 0014 054B     		ldr	r3, .L47
 718 0016 054A     		ldr	r2, .L47
 719 0018 1168     		ldr	r1, [r2]
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 23


 720 001a 7A68     		ldr	r2, [r7, #4]
 721 001c 1204     		lsl	r2, r2, #16
 722 001e 120C     		lsr	r2, r2, #16
 723 0020 0A43     		orr	r2, r1
 724 0022 1A60     		str	r2, [r3]
 532:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 725              		.loc 1 532 0
 726 0024 BD46     		mov	sp, r7
 727 0026 02B0     		add	sp, sp, #8
 728              		@ sp needed for prologue
 729 0028 80BD     		pop	{r7, pc}
 730              	.L48:
 731 002a C046     		.align	2
 732              	.L47:
 733 002c 18001A40 		.word	1075445784
 734              		.cfi_endproc
 735              	.LFE9:
 736              		.size	ADC_SAR_Seq_1_SetLowLimit, .-ADC_SAR_Seq_1_SetLowLimit
 737              		.section	.text.ADC_SAR_Seq_1_SetHighLimit,"ax",%progbits
 738              		.align	2
 739              		.global	ADC_SAR_Seq_1_SetHighLimit
 740              		.code	16
 741              		.thumb_func
 742              		.type	ADC_SAR_Seq_1_SetHighLimit, %function
 743              	ADC_SAR_Seq_1_SetHighLimit:
 744              	.LFB10:
 533:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 534:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 535:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 536:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetHighLimit
 537:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 538:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 539:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 540:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Sets the low limit parameter for a limit condition.
 541:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 542:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 543:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  highLimit: The high limit for a limit condition.
 544:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 545:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 546:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 547:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 548:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 549:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetHighLimit(uint32 highLimit)
 550:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 745              		.loc 1 550 0
 746              		.cfi_startproc
 747 0000 80B5     		push	{r7, lr}
 748              	.LCFI25:
 749              		.cfi_def_cfa_offset 8
 750              		.cfi_offset 7, -8
 751              		.cfi_offset 14, -4
 752 0002 82B0     		sub	sp, sp, #8
 753              	.LCFI26:
 754              		.cfi_def_cfa_offset 16
 755 0004 00AF     		add	r7, sp, #0
 756              	.LCFI27:
 757              		.cfi_def_cfa_register 7
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 24


 758 0006 7860     		str	r0, [r7, #4]
 551:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_THRES_REG &= (uint32)(~ADC_SAR_Seq_1_RANGE_HIGH_MASK);
 759              		.loc 1 551 0
 760 0008 074B     		ldr	r3, .L50
 761 000a 074A     		ldr	r2, .L50
 762 000c 1268     		ldr	r2, [r2]
 763 000e 1204     		lsl	r2, r2, #16
 764 0010 120C     		lsr	r2, r2, #16
 765 0012 1A60     		str	r2, [r3]
 552:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_THRES_REG |= (uint32)(highLimit << ADC_SAR_Seq_1_RANGE_HIGH_OFFSET);
 766              		.loc 1 552 0
 767 0014 044B     		ldr	r3, .L50
 768 0016 044A     		ldr	r2, .L50
 769 0018 1168     		ldr	r1, [r2]
 770 001a 7A68     		ldr	r2, [r7, #4]
 771 001c 1204     		lsl	r2, r2, #16
 772 001e 0A43     		orr	r2, r1
 773 0020 1A60     		str	r2, [r3]
 553:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 774              		.loc 1 553 0
 775 0022 BD46     		mov	sp, r7
 776 0024 02B0     		add	sp, sp, #8
 777              		@ sp needed for prologue
 778 0026 80BD     		pop	{r7, pc}
 779              	.L51:
 780              		.align	2
 781              	.L50:
 782 0028 18001A40 		.word	1075445784
 783              		.cfi_endproc
 784              	.LFE10:
 785              		.size	ADC_SAR_Seq_1_SetHighLimit, .-ADC_SAR_Seq_1_SetHighLimit
 786              		.section	.text.ADC_SAR_Seq_1_SetLimitMask,"ax",%progbits
 787              		.align	2
 788              		.global	ADC_SAR_Seq_1_SetLimitMask
 789              		.code	16
 790              		.thumb_func
 791              		.type	ADC_SAR_Seq_1_SetLimitMask, %function
 792              	ADC_SAR_Seq_1_SetLimitMask:
 793              	.LFB11:
 554:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 555:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 556:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 557:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetLimitMask
 558:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 559:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 560:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 561:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Sets the channel limit condition mask.
 562:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 563:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 564:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  mask: Sets which channels that may cause a
 565:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  limit condition interrupt. Setting bits for channels that do not exist
 566:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  will have no effect. For example, if only 6 channels were enabled,
 567:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  setting a mask of 0x0103 would only enable the last two channels (0 and 1).
 568:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 569:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 570:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 571:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 25


 572:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 573:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetLimitMask(uint32 mask)
 574:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 794              		.loc 1 574 0
 795              		.cfi_startproc
 796 0000 80B5     		push	{r7, lr}
 797              	.LCFI28:
 798              		.cfi_def_cfa_offset 8
 799              		.cfi_offset 7, -8
 800              		.cfi_offset 14, -4
 801 0002 82B0     		sub	sp, sp, #8
 802              	.LCFI29:
 803              		.cfi_def_cfa_offset 16
 804 0004 00AF     		add	r7, sp, #0
 805              	.LCFI30:
 806              		.cfi_def_cfa_register 7
 807 0006 7860     		str	r0, [r7, #4]
 575:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_RANGE_INTR_MASK_REG = mask & ADC_SAR_Seq_1_MAX_CHANNELS_EN_MASK;
 808              		.loc 1 575 0
 809 0008 034B     		ldr	r3, .L53
 810 000a 7968     		ldr	r1, [r7, #4]
 811 000c 0322     		mov	r2, #3
 812 000e 0A40     		and	r2, r1
 813 0010 1A60     		str	r2, [r3]
 576:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 814              		.loc 1 576 0
 815 0012 BD46     		mov	sp, r7
 816 0014 02B0     		add	sp, sp, #8
 817              		@ sp needed for prologue
 818 0016 80BD     		pop	{r7, pc}
 819              	.L54:
 820              		.align	2
 821              	.L53:
 822 0018 38021A40 		.word	1075446328
 823              		.cfi_endproc
 824              	.LFE11:
 825              		.size	ADC_SAR_Seq_1_SetLimitMask, .-ADC_SAR_Seq_1_SetLimitMask
 826              		.section	.text.ADC_SAR_Seq_1_SetSatMask,"ax",%progbits
 827              		.align	2
 828              		.global	ADC_SAR_Seq_1_SetSatMask
 829              		.code	16
 830              		.thumb_func
 831              		.type	ADC_SAR_Seq_1_SetSatMask, %function
 832              	ADC_SAR_Seq_1_SetSatMask:
 833              	.LFB12:
 577:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 578:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 579:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 580:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetSatMask
 581:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 582:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 583:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 584:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Sets the channel saturation event mask.
 585:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 586:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 587:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  mask: Sets which channels that may cause a
 588:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  saturation event interrupt. Setting bits for channels that do not exist
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 26


 589:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  will have no effect. For example, if only 8 channels were enabled,
 590:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  setting a mask of 0x01C0 would only enable two channels (6 and 7).
 591:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 592:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 593:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 594:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 595:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 596:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetSatMask(uint32 mask)
 597:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 834              		.loc 1 597 0
 835              		.cfi_startproc
 836 0000 80B5     		push	{r7, lr}
 837              	.LCFI31:
 838              		.cfi_def_cfa_offset 8
 839              		.cfi_offset 7, -8
 840              		.cfi_offset 14, -4
 841 0002 82B0     		sub	sp, sp, #8
 842              	.LCFI32:
 843              		.cfi_def_cfa_offset 16
 844 0004 00AF     		add	r7, sp, #0
 845              	.LCFI33:
 846              		.cfi_def_cfa_register 7
 847 0006 7860     		str	r0, [r7, #4]
 598:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_SAR_SATURATE_INTR_MASK_REG = mask & ADC_SAR_Seq_1_MAX_CHANNELS_EN_MASK;
 848              		.loc 1 598 0
 849 0008 034B     		ldr	r3, .L56
 850 000a 7968     		ldr	r1, [r7, #4]
 851 000c 0322     		mov	r2, #3
 852 000e 0A40     		and	r2, r1
 853 0010 1A60     		str	r2, [r3]
 599:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 854              		.loc 1 599 0
 855 0012 BD46     		mov	sp, r7
 856 0014 02B0     		add	sp, sp, #8
 857              		@ sp needed for prologue
 858 0016 80BD     		pop	{r7, pc}
 859              	.L57:
 860              		.align	2
 861              	.L56:
 862 0018 28021A40 		.word	1075446312
 863              		.cfi_endproc
 864              	.LFE12:
 865              		.size	ADC_SAR_Seq_1_SetSatMask, .-ADC_SAR_Seq_1_SetSatMask
 866              		.section	.text.ADC_SAR_Seq_1_SetOffset,"ax",%progbits
 867              		.align	2
 868              		.global	ADC_SAR_Seq_1_SetOffset
 869              		.code	16
 870              		.thumb_func
 871              		.type	ADC_SAR_Seq_1_SetOffset, %function
 872              	ADC_SAR_Seq_1_SetOffset:
 873              	.LFB13:
 600:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 601:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 602:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 603:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetOffset
 604:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 605:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 27


 606:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 607:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *   Description: Sets the ADC offset which is used by the functions
 608:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *   ADC_CountsTo_uVolts, ADC_CountsTo_mVolts and ADC_CountsTo_Volts
 609:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *   to substract the offset from the given reading
 610:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *   before calculating the voltage conversion.
 611:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 612:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 613:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  chan: ADC channel number.
 614:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  offset: This value is a measured value when the
 615:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *          inputs are shorted or connected to the same input voltage.
 616:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 617:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 618:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 619:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 620:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Global variables:
 621:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_Offset:  Modified to set the user provided offset.
 622:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 623:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 624:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetOffset(uint32 chan, int16 offset)
 625:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 874              		.loc 1 625 0
 875              		.cfi_startproc
 876 0000 80B5     		push	{r7, lr}
 877              	.LCFI34:
 878              		.cfi_def_cfa_offset 8
 879              		.cfi_offset 7, -8
 880              		.cfi_offset 14, -4
 881 0002 82B0     		sub	sp, sp, #8
 882              	.LCFI35:
 883              		.cfi_def_cfa_offset 16
 884 0004 00AF     		add	r7, sp, #0
 885              	.LCFI36:
 886              		.cfi_def_cfa_register 7
 887 0006 7860     		str	r0, [r7, #4]
 888 0008 0A1C     		mov	r2, r1
 889 000a BB1C     		add	r3, r7, #2
 890 000c 1A80     		strh	r2, [r3]
 626:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Halt CPU in debug mode if channel is out of valid range */
 627:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 891              		.loc 1 627 0
 892 000e 7B68     		ldr	r3, [r7, #4]
 893 0010 012B     		cmp	r3, #1
 894 0012 02D9     		bls	.L59
 895              		.loc 1 627 0 is_stmt 0 discriminator 1
 896 0014 0020     		mov	r0, #0
 897 0016 FFF7FEFF 		bl	CyHalt
 898              	.L59:
 628:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 629:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_offset[chan] = offset;
 899              		.loc 1 629 0 is_stmt 1
 900 001a 044B     		ldr	r3, .L60
 901 001c 7A68     		ldr	r2, [r7, #4]
 902 001e 5200     		lsl	r2, r2, #1
 903 0020 B91C     		add	r1, r7, #2
 904 0022 0988     		ldrh	r1, [r1]
 905 0024 D152     		strh	r1, [r2, r3]
 630:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 28


 906              		.loc 1 630 0
 907 0026 BD46     		mov	sp, r7
 908 0028 02B0     		add	sp, sp, #8
 909              		@ sp needed for prologue
 910 002a 80BD     		pop	{r7, pc}
 911              	.L61:
 912              		.align	2
 913              	.L60:
 914 002c 00000000 		.word	ADC_SAR_Seq_1_offset
 915              		.cfi_endproc
 916              	.LFE13:
 917              		.size	ADC_SAR_Seq_1_SetOffset, .-ADC_SAR_Seq_1_SetOffset
 918              		.section	.text.ADC_SAR_Seq_1_SetGain,"ax",%progbits
 919              		.align	2
 920              		.global	ADC_SAR_Seq_1_SetGain
 921              		.code	16
 922              		.thumb_func
 923              		.type	ADC_SAR_Seq_1_SetGain, %function
 924              	ADC_SAR_Seq_1_SetGain:
 925              	.LFB14:
 631:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 632:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 633:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** /*******************************************************************************
 634:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Function Name: ADC_SAR_Seq_1_SetGain
 635:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** ********************************************************************************
 636:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 637:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Summary:
 638:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  Description: Sets the ADC gain in counts per 10 volt for the voltage
 639:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  conversion functions below. This value is set by default by the
 640:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  reference and input range settings. It should only be used to further
 641:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  calibrate the ADC with a known input or if an external reference is
 642:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  used. Affects the ADC_CountsTo_uVolts, ADC_CountsTo_mVolts
 643:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  and ADC_CountsTo_Volts functions by supplying the correct
 644:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  conversion between ADC counts and voltage.
 645:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 646:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Parameters:
 647:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  chan: ADC channel number.
 648:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  adcGain: ADC gain in counts per 10 volts.
 649:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 650:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Return:
 651:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  None.
 652:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 653:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** * Global variables:
 654:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *  ADC_SAR_Seq_1_CountsPer10Volt:  modified to set the ADC gain in counts 
 655:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *   per 10 volt.
 656:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *
 657:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** *******************************************************************************/
 658:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** void ADC_SAR_Seq_1_SetGain(uint32 chan, int32 adcGain)
 659:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** {
 926              		.loc 1 659 0
 927              		.cfi_startproc
 928 0000 80B5     		push	{r7, lr}
 929              	.LCFI37:
 930              		.cfi_def_cfa_offset 8
 931              		.cfi_offset 7, -8
 932              		.cfi_offset 14, -4
 933 0002 82B0     		sub	sp, sp, #8
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 29


 934              	.LCFI38:
 935              		.cfi_def_cfa_offset 16
 936 0004 00AF     		add	r7, sp, #0
 937              	.LCFI39:
 938              		.cfi_def_cfa_register 7
 939 0006 7860     		str	r0, [r7, #4]
 940 0008 3960     		str	r1, [r7]
 660:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /* Halt CPU in debug mode if channel is out of valid range */
 661:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 941              		.loc 1 661 0
 942 000a 7B68     		ldr	r3, [r7, #4]
 943 000c 012B     		cmp	r3, #1
 944 000e 02D9     		bls	.L63
 945              		.loc 1 661 0 is_stmt 0 discriminator 1
 946 0010 0020     		mov	r0, #0
 947 0012 FFF7FEFF 		bl	CyHalt
 948              	.L63:
 662:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 663:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ADC_SAR_Seq_1_countsPer10Volt[chan] = adcGain;
 949              		.loc 1 663 0 is_stmt 1
 950 0016 044B     		ldr	r3, .L64
 951 0018 7A68     		ldr	r2, [r7, #4]
 952 001a 9200     		lsl	r2, r2, #2
 953 001c 3968     		ldr	r1, [r7]
 954 001e D150     		str	r1, [r2, r3]
 664:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** }
 955              		.loc 1 664 0
 956 0020 BD46     		mov	sp, r7
 957 0022 02B0     		add	sp, sp, #8
 958              		@ sp needed for prologue
 959 0024 80BD     		pop	{r7, pc}
 960              	.L65:
 961 0026 C046     		.align	2
 962              	.L64:
 963 0028 00000000 		.word	ADC_SAR_Seq_1_countsPer10Volt
 964              		.cfi_endproc
 965              	.LFE14:
 966              		.size	ADC_SAR_Seq_1_SetGain, .-ADC_SAR_Seq_1_SetGain
 967              		.global	__aeabi_idiv
 968              		.section	.text.ADC_SAR_Seq_1_CountsTo_mVolts,"ax",%progbits
 969              		.align	2
 970              		.global	ADC_SAR_Seq_1_CountsTo_mVolts
 971              		.code	16
 972              		.thumb_func
 973              		.type	ADC_SAR_Seq_1_CountsTo_mVolts, %function
 974              	ADC_SAR_Seq_1_CountsTo_mVolts:
 975              	.LFB15:
 665:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 666:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 667:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** #if(ADC_SAR_Seq_1_DEFAULT_JUSTIFICATION_SEL == ADC_SAR_Seq_1__RIGHT)
 668:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 669:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 670:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /*******************************************************************************
 671:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Function Name: ADC_SAR_Seq_1_CountsTo_mVolts
 672:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ********************************************************************************
 673:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 674:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Summary:
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 30


 675:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  This function converts ADC counts to mVolts
 676:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  This function is not available when left data format justification selected.
 677:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 678:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Parameters:
 679:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  chan: The ADC channel number.
 680:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  adcCounts: Result from the ADC conversion
 681:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 682:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Return:
 683:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Results in mVolts
 684:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 685:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Global variables:
 686:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_countsPer10Volt:  used to convert ADC counts to mVolts.
 687:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_Offset:  Used as the offset while converting ADC counts 
 688:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *   to mVolts.
 689:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 690:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *******************************************************************************/
 691:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     int16 ADC_SAR_Seq_1_CountsTo_mVolts(uint32 chan, int16 adcCounts)
 692:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 976              		.loc 1 692 0
 977              		.cfi_startproc
 978 0000 80B5     		push	{r7, lr}
 979              	.LCFI40:
 980              		.cfi_def_cfa_offset 8
 981              		.cfi_offset 7, -8
 982              		.cfi_offset 14, -4
 983 0002 84B0     		sub	sp, sp, #16
 984              	.LCFI41:
 985              		.cfi_def_cfa_offset 24
 986 0004 00AF     		add	r7, sp, #0
 987              	.LCFI42:
 988              		.cfi_def_cfa_register 7
 989 0006 7860     		str	r0, [r7, #4]
 990 0008 0A1C     		mov	r2, r1
 991 000a BB1C     		add	r3, r7, #2
 992 000c 1A80     		strh	r2, [r3]
 693:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         int16 mVolts;
 694:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 695:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Halt CPU in debug mode if channel is out of valid range */
 696:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 993              		.loc 1 696 0
 994 000e 7B68     		ldr	r3, [r7, #4]
 995 0010 012B     		cmp	r3, #1
 996 0012 02D9     		bls	.L67
 997              		.loc 1 696 0 is_stmt 0 discriminator 1
 998 0014 0020     		mov	r0, #0
 999 0016 FFF7FEFF 		bl	CyHalt
 1000              	.L67:
 697:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 698:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Divide the adcCount when accumulate averaging mode selected */
 699:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE)
 700:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((ADC_SAR_Seq_1_channelsConfig[chan] & ADC_SAR_Seq_1_AVERAGING_EN) != 0u)
 701:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 702:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 adcCounts /= ADC_SAR_Seq_1_DEFAULT_AVG_SAMPLES_DIV;
 703:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }    
 704:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE */
 705:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 706:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Subtract ADC offset */
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 31


 707:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         adcCounts -= ADC_SAR_Seq_1_offset[chan];
 1001              		.loc 1 707 0 is_stmt 1
 1002 001a BB1C     		add	r3, r7, #2
 1003 001c 1A88     		ldrh	r2, [r3]
 1004 001e 1E4B     		ldr	r3, .L73
 1005 0020 7968     		ldr	r1, [r7, #4]
 1006 0022 4900     		lsl	r1, r1, #1
 1007 0024 CB5A     		ldrh	r3, [r1, r3]
 1008 0026 9BB2     		uxth	r3, r3
 1009 0028 9BB2     		uxth	r3, r3
 1010 002a D31A     		sub	r3, r2, r3
 1011 002c 9AB2     		uxth	r2, r3
 1012 002e BB1C     		add	r3, r7, #2
 1013 0030 1A80     		strh	r2, [r3]
 708:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 709:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         mVolts = (int16)((((int32)adcCounts * ADC_SAR_Seq_1_10MV_COUNTS) + ( (adcCounts > 0) ? 
 1014              		.loc 1 709 0
 1015 0032 BB1C     		add	r3, r7, #2
 1016 0034 0021     		mov	r1, #0
 1017 0036 5B5E     		ldrsh	r3, [r3, r1]
 1018 0038 184A     		ldr	r2, .L73+4
 1019 003a 5A43     		mul	r2, r3
 710:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  (ADC_SAR_Seq_1_countsPer10Volt[chan] / 2) : (-(ADC_SAR_Seq_1_countsPer10Volt[chan]
 1020              		.loc 1 710 0
 1021 003c BB1C     		add	r3, r7, #2
 1022 003e 0021     		mov	r1, #0
 1023 0040 5B5E     		ldrsh	r3, [r3, r1]
 1024 0042 002B     		cmp	r3, #0
 1025 0044 08DD     		ble	.L68
 1026              		.loc 1 710 0 is_stmt 0 discriminator 1
 1027 0046 164B     		ldr	r3, .L73+8
 1028 0048 7968     		ldr	r1, [r7, #4]
 1029 004a 8900     		lsl	r1, r1, #2
 1030 004c CB58     		ldr	r3, [r1, r3]
 1031 004e 002B     		cmp	r3, #0
 1032 0050 00DA     		bge	.L69
 1033 0052 0133     		add	r3, r3, #1
 1034              	.L69:
 1035 0054 5B10     		asr	r3, r3, #1
 1036 0056 08E0     		b	.L70
 1037              	.L68:
 1038              		.loc 1 710 0 discriminator 2
 1039 0058 114B     		ldr	r3, .L73+8
 1040 005a 7968     		ldr	r1, [r7, #4]
 1041 005c 8900     		lsl	r1, r1, #2
 1042 005e CB58     		ldr	r3, [r1, r3]
 1043 0060 002B     		cmp	r3, #0
 1044 0062 00DA     		bge	.L71
 1045 0064 0133     		add	r3, r3, #1
 1046              	.L71:
 1047 0066 5B10     		asr	r3, r3, #1
 1048 0068 5B42     		neg	r3, r3
 1049              	.L70:
 709:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         mVolts = (int16)((((int32)adcCounts * ADC_SAR_Seq_1_10MV_COUNTS) + ( (adcCounts > 0) ? 
 1050              		.loc 1 709 0 is_stmt 1
 1051 006a D218     		add	r2, r2, r3
 711:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                  / ADC_SAR_Seq_1_countsPer10Volt[chan]);
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 32


 1052              		.loc 1 711 0
 1053 006c 0C4B     		ldr	r3, .L73+8
 1054 006e 7968     		ldr	r1, [r7, #4]
 1055 0070 8900     		lsl	r1, r1, #2
 1056 0072 CB58     		ldr	r3, [r1, r3]
 1057 0074 101C     		mov	r0, r2
 1058 0076 191C     		mov	r1, r3
 1059 0078 FFF7FEFF 		bl	__aeabi_idiv
 1060 007c 031C     		mov	r3, r0
 1061 007e 1A1C     		mov	r2, r3
 709:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         mVolts = (int16)((((int32)adcCounts * ADC_SAR_Seq_1_10MV_COUNTS) + ( (adcCounts > 0) ? 
 1062              		.loc 1 709 0
 1063 0080 3B1C     		mov	r3, r7
 1064 0082 0E33     		add	r3, r3, #14
 1065 0084 1A80     		strh	r2, [r3]
 712:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 713:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         return( mVolts );
 1066              		.loc 1 713 0
 1067 0086 3B1C     		mov	r3, r7
 1068 0088 0E33     		add	r3, r3, #14
 1069 008a 1B88     		ldrh	r3, [r3]
 1070 008c 1BB2     		sxth	r3, r3
 714:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 1071              		.loc 1 714 0
 1072 008e 181C     		mov	r0, r3
 1073 0090 BD46     		mov	sp, r7
 1074 0092 04B0     		add	sp, sp, #16
 1075              		@ sp needed for prologue
 1076 0094 80BD     		pop	{r7, pc}
 1077              	.L74:
 1078 0096 C046     		.align	2
 1079              	.L73:
 1080 0098 00000000 		.word	ADC_SAR_Seq_1_offset
 1081 009c 10270000 		.word	10000
 1082 00a0 00000000 		.word	ADC_SAR_Seq_1_countsPer10Volt
 1083              		.cfi_endproc
 1084              	.LFE15:
 1085              		.size	ADC_SAR_Seq_1_CountsTo_mVolts, .-ADC_SAR_Seq_1_CountsTo_mVolts
 1086              		.global	__aeabi_lmul
 1087              		.global	__aeabi_ldivmod
 1088              		.section	.text.ADC_SAR_Seq_1_CountsTo_uVolts,"ax",%progbits
 1089              		.align	2
 1090              		.global	ADC_SAR_Seq_1_CountsTo_uVolts
 1091              		.code	16
 1092              		.thumb_func
 1093              		.type	ADC_SAR_Seq_1_CountsTo_uVolts, %function
 1094              	ADC_SAR_Seq_1_CountsTo_uVolts:
 1095              	.LFB16:
 715:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 716:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 717:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /*******************************************************************************
 718:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Function Name: ADC_SAR_Seq_1_CountsTo_uVolts
 719:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ********************************************************************************
 720:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 721:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Summary:
 722:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  This function converts ADC counts to micro Volts
 723:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  This function is not available when left data format justification selected.
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 33


 724:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 725:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Parameters:
 726:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  chan: The ADC channel number.
 727:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  adcCounts: Result from the ADC conversion
 728:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 729:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Return:
 730:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Results in uVolts
 731:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 732:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Global variables:
 733:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_countsPer10Volt:  used to convert ADC counts to uVolts.
 734:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_Offset:  Used as the offset while converting ADC counts 
 735:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *   to mVolts.
 736:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 737:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Theory: 
 738:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Care must be taken to not exceed the maximum value for a 31 bit signed
 739:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  number in the conversion to uVolts and at the same time not loose 
 740:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  resolution.
 741:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  To convert adcCounts to microVolts it is required to be multiplied
 742:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  on 10 million and later divide on gain in counts per 10V. 
 743:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 744:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *******************************************************************************/
 745:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     int32 ADC_SAR_Seq_1_CountsTo_uVolts(uint32 chan, int16 adcCounts)
 746:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 1096              		.loc 1 746 0
 1097              		.cfi_startproc
 1098 0000 B0B5     		push	{r4, r5, r7, lr}
 1099              	.LCFI43:
 1100              		.cfi_def_cfa_offset 16
 1101              		.cfi_offset 4, -16
 1102              		.cfi_offset 5, -12
 1103              		.cfi_offset 7, -8
 1104              		.cfi_offset 14, -4
 1105 0002 86B0     		sub	sp, sp, #24
 1106              	.LCFI44:
 1107              		.cfi_def_cfa_offset 40
 1108 0004 00AF     		add	r7, sp, #0
 1109              	.LCFI45:
 1110              		.cfi_def_cfa_register 7
 1111 0006 F860     		str	r0, [r7, #12]
 1112 0008 0A1C     		mov	r2, r1
 1113 000a 3B1C     		mov	r3, r7
 1114 000c 0A33     		add	r3, r3, #10
 1115 000e 1A80     		strh	r2, [r3]
 747:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         int64 uVolts;
 748:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 749:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Halt CPU in debug mode if channel is out of valid range */
 750:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 1116              		.loc 1 750 0
 1117 0010 FB68     		ldr	r3, [r7, #12]
 1118 0012 012B     		cmp	r3, #1
 1119 0014 02D9     		bls	.L76
 1120              		.loc 1 750 0 is_stmt 0 discriminator 1
 1121 0016 0020     		mov	r0, #0
 1122 0018 FFF7FEFF 		bl	CyHalt
 1123              	.L76:
 751:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 752:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Divide the adcCount when accumulate averaging mode selected */
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 34


 753:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE)
 754:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((ADC_SAR_Seq_1_channelsConfig[chan] & ADC_SAR_Seq_1_AVERAGING_EN) != 0u)
 755:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 756:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 adcCounts /= ADC_SAR_Seq_1_DEFAULT_AVG_SAMPLES_DIV;
 757:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }    
 758:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE */
 759:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 760:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Subtract ADC offset */
 761:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         adcCounts -= ADC_SAR_Seq_1_offset[chan];
 1124              		.loc 1 761 0 is_stmt 1
 1125 001c 3B1C     		mov	r3, r7
 1126 001e 0A33     		add	r3, r3, #10
 1127 0020 1A88     		ldrh	r2, [r3]
 1128 0022 1B4B     		ldr	r3, .L78+8
 1129 0024 F968     		ldr	r1, [r7, #12]
 1130 0026 4900     		lsl	r1, r1, #1
 1131 0028 CB5A     		ldrh	r3, [r1, r3]
 1132 002a 9BB2     		uxth	r3, r3
 1133 002c 9BB2     		uxth	r3, r3
 1134 002e D31A     		sub	r3, r2, r3
 1135 0030 9AB2     		uxth	r2, r3
 1136 0032 3B1C     		mov	r3, r7
 1137 0034 0A33     		add	r3, r3, #10
 1138 0036 1A80     		strh	r2, [r3]
 762:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 763:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         uVolts = ((int64)adcCounts * ADC_SAR_Seq_1_10UV_COUNTS) / ADC_SAR_Seq_1_countsPer10Volt[cha
 1139              		.loc 1 763 0
 1140 0038 3B1C     		mov	r3, r7
 1141 003a 0A33     		add	r3, r3, #10
 1142 003c 0022     		mov	r2, #0
 1143 003e 9B5E     		ldrsh	r3, [r3, r2]
 1144 0040 1A1C     		mov	r2, r3
 1145 0042 3A60     		str	r2, [r7]
 1146 0044 DB17     		asr	r3, r3, #31
 1147 0046 7B60     		str	r3, [r7, #4]
 1148 0048 3868     		ldr	r0, [r7]
 1149 004a 7968     		ldr	r1, [r7, #4]
 1150 004c 0F4B     		ldr	r3, .L78+4
 1151 004e 0E4A     		ldr	r2, .L78
 1152 0050 FFF7FEFF 		bl	__aeabi_lmul
 1153 0054 021C     		mov	r2, r0
 1154 0056 0B1C     		mov	r3, r1
 1155 0058 0E49     		ldr	r1, .L78+12
 1156 005a F868     		ldr	r0, [r7, #12]
 1157 005c 8000     		lsl	r0, r0, #2
 1158 005e 4158     		ldr	r1, [r0, r1]
 1159 0060 0C1C     		mov	r4, r1
 1160 0062 C917     		asr	r1, r1, #31
 1161 0064 0D1C     		mov	r5, r1
 1162 0066 101C     		mov	r0, r2
 1163 0068 191C     		mov	r1, r3
 1164 006a 221C     		mov	r2, r4
 1165 006c 2B1C     		mov	r3, r5
 1166 006e FFF7FEFF 		bl	__aeabi_ldivmod
 1167 0072 031C     		mov	r3, r0
 1168 0074 0C1C     		mov	r4, r1
 1169 0076 3B61     		str	r3, [r7, #16]
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 35


 1170 0078 7C61     		str	r4, [r7, #20]
 764:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 765:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         return( (int32)uVolts );
 1171              		.loc 1 765 0
 1172 007a 3B69     		ldr	r3, [r7, #16]
 766:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 1173              		.loc 1 766 0
 1174 007c 181C     		mov	r0, r3
 1175 007e BD46     		mov	sp, r7
 1176 0080 06B0     		add	sp, sp, #24
 1177              		@ sp needed for prologue
 1178 0082 B0BD     		pop	{r4, r5, r7, pc}
 1179              	.L79:
 1180 0084 C046C046 		.align	3
 1181              	.L78:
 1182 0088 80969800 		.word	10000000
 1183 008c 00000000 		.word	0
 1184 0090 00000000 		.word	ADC_SAR_Seq_1_offset
 1185 0094 00000000 		.word	ADC_SAR_Seq_1_countsPer10Volt
 1186              		.cfi_endproc
 1187              	.LFE16:
 1188              		.size	ADC_SAR_Seq_1_CountsTo_uVolts, .-ADC_SAR_Seq_1_CountsTo_uVolts
 1189              		.global	__aeabi_i2f
 1190              		.global	__aeabi_fmul
 1191              		.global	__aeabi_fdiv
 1192              		.section	.text.ADC_SAR_Seq_1_CountsTo_Volts,"ax",%progbits
 1193              		.align	2
 1194              		.global	ADC_SAR_Seq_1_CountsTo_Volts
 1195              		.code	16
 1196              		.thumb_func
 1197              		.type	ADC_SAR_Seq_1_CountsTo_Volts, %function
 1198              	ADC_SAR_Seq_1_CountsTo_Volts:
 1199              	.LFB17:
 767:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 768:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 769:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     /*******************************************************************************
 770:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Function Name: ADC_SAR_Seq_1_CountsTo_Volts
 771:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     ********************************************************************************
 772:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 773:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Summary:
 774:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Converts the ADC output to Volts as a floating point number.
 775:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  This function is not available when left data format justification selected.
 776:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 777:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Parameters:
 778:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  chan: The ADC channel number.
 779:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Result from the ADC conversion
 780:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 781:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Return:
 782:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  Results in Volts
 783:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 784:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     * Global variables:
 785:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_countsPer10Volt:  used to convert ADC counts to Volts.
 786:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *  ADC_SAR_Seq_1_Offset:  Used as the offset while converting ADC counts 
 787:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *   to mVolts.
 788:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *
 789:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     *******************************************************************************/
 790:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     float32 ADC_SAR_Seq_1_CountsTo_Volts(uint32 chan, int16 adcCounts)
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 36


 791:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     {
 1200              		.loc 1 791 0
 1201              		.cfi_startproc
 1202 0000 90B5     		push	{r4, r7, lr}
 1203              	.LCFI46:
 1204              		.cfi_def_cfa_offset 12
 1205              		.cfi_offset 4, -12
 1206              		.cfi_offset 7, -8
 1207              		.cfi_offset 14, -4
 1208 0002 85B0     		sub	sp, sp, #20
 1209              	.LCFI47:
 1210              		.cfi_def_cfa_offset 32
 1211 0004 00AF     		add	r7, sp, #0
 1212              	.LCFI48:
 1213              		.cfi_def_cfa_register 7
 1214 0006 7860     		str	r0, [r7, #4]
 1215 0008 0A1C     		mov	r2, r1
 1216 000a BB1C     		add	r3, r7, #2
 1217 000c 1A80     		strh	r2, [r3]
 792:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         float32 volts;
 793:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 794:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Halt CPU in debug mode if channel is out of valid range */
 795:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         CYASSERT(chan < ADC_SAR_Seq_1_TOTAL_CHANNELS_NUM);
 1218              		.loc 1 795 0
 1219 000e 7B68     		ldr	r3, [r7, #4]
 1220 0010 012B     		cmp	r3, #1
 1221 0012 02D9     		bls	.L81
 1222              		.loc 1 795 0 is_stmt 0 discriminator 1
 1223 0014 0020     		mov	r0, #0
 1224 0016 FFF7FEFF 		bl	CyHalt
 1225              	.L81:
 796:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 797:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Divide the adcCount when accumulate averaging mode selected */
 798:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #if(ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE)
 799:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             if((ADC_SAR_Seq_1_channelsConfig[chan] & ADC_SAR_Seq_1_AVERAGING_EN) != 0u)
 800:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             {
 801:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****                 adcCounts /= ADC_SAR_Seq_1_DEFAULT_AVG_SAMPLES_DIV;
 802:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****             }    
 803:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         #endif /* ADC_SAR_Seq_1_DEFAULT_AVG_MODE == ADC_SAR_Seq_1__ACCUMULATE */
 804:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 805:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         /* Subtract ADC offset */
 806:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         adcCounts -= ADC_SAR_Seq_1_offset[chan];
 1226              		.loc 1 806 0 is_stmt 1
 1227 001a BB1C     		add	r3, r7, #2
 1228 001c 1A88     		ldrh	r2, [r3]
 1229 001e 154B     		ldr	r3, .L83
 1230 0020 7968     		ldr	r1, [r7, #4]
 1231 0022 4900     		lsl	r1, r1, #1
 1232 0024 CB5A     		ldrh	r3, [r1, r3]
 1233 0026 9BB2     		uxth	r3, r3
 1234 0028 9BB2     		uxth	r3, r3
 1235 002a D31A     		sub	r3, r2, r3
 1236 002c 9AB2     		uxth	r2, r3
 1237 002e BB1C     		add	r3, r7, #2
 1238 0030 1A80     		strh	r2, [r3]
 807:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 808:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         volts = ((float32)adcCounts * ADC_SAR_Seq_1_10V_COUNTS) / (float32)ADC_SAR_Seq_1_countsPer1
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 37


 1239              		.loc 1 808 0
 1240 0032 BB1C     		add	r3, r7, #2
 1241 0034 0022     		mov	r2, #0
 1242 0036 9B5E     		ldrsh	r3, [r3, r2]
 1243 0038 181C     		mov	r0, r3
 1244 003a FFF7FEFF 		bl	__aeabi_i2f
 1245 003e 031C     		add	r3, r0, #0
 1246 0040 181C     		add	r0, r3, #0
 1247 0042 0D49     		ldr	r1, .L83+4
 1248 0044 FFF7FEFF 		bl	__aeabi_fmul
 1249 0048 031C     		add	r3, r0, #0
 1250 004a 1C1C     		add	r4, r3, #0
 1251 004c 0B4B     		ldr	r3, .L83+8
 1252 004e 7A68     		ldr	r2, [r7, #4]
 1253 0050 9200     		lsl	r2, r2, #2
 1254 0052 D358     		ldr	r3, [r2, r3]
 1255 0054 181C     		mov	r0, r3
 1256 0056 FFF7FEFF 		bl	__aeabi_i2f
 1257 005a 031C     		add	r3, r0, #0
 1258 005c 201C     		add	r0, r4, #0
 1259 005e 191C     		add	r1, r3, #0
 1260 0060 FFF7FEFF 		bl	__aeabi_fdiv
 1261 0064 031C     		add	r3, r0, #0
 1262 0066 FB60     		str	r3, [r7, #12]
 809:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c **** 
 810:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****         return( volts );
 1263              		.loc 1 810 0
 1264 0068 FB68     		ldr	r3, [r7, #12]
 811:.\Generated_Source\PSoC4/ADC_SAR_Seq_1.c ****     }
 1265              		.loc 1 811 0
 1266 006a 181C     		add	r0, r3, #0
 1267 006c BD46     		mov	sp, r7
 1268 006e 05B0     		add	sp, sp, #20
 1269              		@ sp needed for prologue
 1270 0070 90BD     		pop	{r4, r7, pc}
 1271              	.L84:
 1272 0072 C046     		.align	2
 1273              	.L83:
 1274 0074 00000000 		.word	ADC_SAR_Seq_1_offset
 1275 0078 00002041 		.word	1092616192
 1276 007c 00000000 		.word	ADC_SAR_Seq_1_countsPer10Volt
 1277              		.cfi_endproc
 1278              	.LFE17:
 1279              		.size	ADC_SAR_Seq_1_CountsTo_Volts, .-ADC_SAR_Seq_1_CountsTo_Volts
 1280              		.section	.rodata
 1281              		.align	2
 1282              		.type	ADC_SAR_Seq_1_InputsPlacement.4650, %object
 1283              		.size	ADC_SAR_Seq_1_InputsPlacement.4650, 2
 1284              	ADC_SAR_Seq_1_InputsPlacement.4650:
 1285 0008 07       		.byte	7
 1286 0009 06       		.byte	6
 1287 000a 0000     		.text
 1288              	.Letext0:
 1289              		.file 2 ".\\Generated_Source\\PSoC4\\cytypes.h"
 1290              		.section	.debug_info,"",%progbits
 1291              	.Ldebug_info0:
 1292 0000 F6040000 		.4byte	0x4f6
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 38


 1293 0004 0200     		.2byte	0x2
 1294 0006 00000000 		.4byte	.Ldebug_abbrev0
 1295 000a 04       		.byte	0x4
 1296 000b 01       		.uleb128 0x1
 1297 000c 26030000 		.4byte	.LASF60
 1298 0010 01       		.byte	0x1
 1299 0011 6C020000 		.4byte	.LASF61
 1300 0015 EA010000 		.4byte	.LASF62
 1301 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1302 001d 00000000 		.4byte	0
 1303 0021 00000000 		.4byte	0
 1304 0025 00000000 		.4byte	.Ldebug_line0
 1305 0029 02       		.uleb128 0x2
 1306 002a 01       		.byte	0x1
 1307 002b 06       		.byte	0x6
 1308 002c F8000000 		.4byte	.LASF0
 1309 0030 02       		.uleb128 0x2
 1310 0031 01       		.byte	0x1
 1311 0032 08       		.byte	0x8
 1312 0033 6F030000 		.4byte	.LASF1
 1313 0037 02       		.uleb128 0x2
 1314 0038 02       		.byte	0x2
 1315 0039 05       		.byte	0x5
 1316 003a 7D030000 		.4byte	.LASF2
 1317 003e 02       		.uleb128 0x2
 1318 003f 02       		.byte	0x2
 1319 0040 07       		.byte	0x7
 1320 0041 D7010000 		.4byte	.LASF3
 1321 0045 02       		.uleb128 0x2
 1322 0046 04       		.byte	0x4
 1323 0047 05       		.byte	0x5
 1324 0048 43010000 		.4byte	.LASF4
 1325 004c 02       		.uleb128 0x2
 1326 004d 04       		.byte	0x4
 1327 004e 07       		.byte	0x7
 1328 004f B5010000 		.4byte	.LASF5
 1329 0053 02       		.uleb128 0x2
 1330 0054 08       		.byte	0x8
 1331 0055 05       		.byte	0x5
 1332 0056 EA000000 		.4byte	.LASF6
 1333 005a 02       		.uleb128 0x2
 1334 005b 08       		.byte	0x8
 1335 005c 07       		.byte	0x7
 1336 005d 86000000 		.4byte	.LASF7
 1337 0061 03       		.uleb128 0x3
 1338 0062 04       		.byte	0x4
 1339 0063 05       		.byte	0x5
 1340 0064 696E7400 		.ascii	"int\000"
 1341 0068 02       		.uleb128 0x2
 1342 0069 04       		.byte	0x4
 1343 006a 07       		.byte	0x7
 1344 006b A1010000 		.4byte	.LASF8
 1345 006f 04       		.uleb128 0x4
 1346 0070 4C010000 		.4byte	.LASF9
 1347 0074 02       		.byte	0x2
 1348 0075 5B       		.byte	0x5b
 1349 0076 30000000 		.4byte	0x30
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 39


 1350 007a 04       		.uleb128 0x4
 1351 007b 15000000 		.4byte	.LASF10
 1352 007f 02       		.byte	0x2
 1353 0080 5C       		.byte	0x5c
 1354 0081 3E000000 		.4byte	0x3e
 1355 0085 04       		.uleb128 0x4
 1356 0086 59010000 		.4byte	.LASF11
 1357 008a 02       		.byte	0x2
 1358 008b 5D       		.byte	0x5d
 1359 008c 4C000000 		.4byte	0x4c
 1360 0090 04       		.uleb128 0x4
 1361 0091 36040000 		.4byte	.LASF12
 1362 0095 02       		.byte	0x2
 1363 0096 5F       		.byte	0x5f
 1364 0097 37000000 		.4byte	0x37
 1365 009b 04       		.uleb128 0x4
 1366 009c 1F010000 		.4byte	.LASF13
 1367 00a0 02       		.byte	0x2
 1368 00a1 60       		.byte	0x60
 1369 00a2 45000000 		.4byte	0x45
 1370 00a6 04       		.uleb128 0x4
 1371 00a7 95020000 		.4byte	.LASF14
 1372 00ab 02       		.byte	0x2
 1373 00ac 61       		.byte	0x61
 1374 00ad B1000000 		.4byte	0xb1
 1375 00b1 02       		.uleb128 0x2
 1376 00b2 04       		.byte	0x4
 1377 00b3 04       		.byte	0x4
 1378 00b4 ED020000 		.4byte	.LASF15
 1379 00b8 02       		.uleb128 0x2
 1380 00b9 08       		.byte	0x8
 1381 00ba 04       		.byte	0x4
 1382 00bb 52010000 		.4byte	.LASF16
 1383 00bf 04       		.uleb128 0x4
 1384 00c0 E7020000 		.4byte	.LASF17
 1385 00c4 02       		.byte	0x2
 1386 00c5 66       		.byte	0x66
 1387 00c6 53000000 		.4byte	0x53
 1388 00ca 02       		.uleb128 0x2
 1389 00cb 01       		.byte	0x1
 1390 00cc 08       		.byte	0x8
 1391 00cd C9030000 		.4byte	.LASF18
 1392 00d1 04       		.uleb128 0x4
 1393 00d2 66020000 		.4byte	.LASF19
 1394 00d6 02       		.byte	0x2
 1395 00d7 F2       		.byte	0xf2
 1396 00d8 DC000000 		.4byte	0xdc
 1397 00dc 05       		.uleb128 0x5
 1398 00dd 85000000 		.4byte	0x85
 1399 00e1 02       		.uleb128 0x2
 1400 00e2 04       		.byte	0x4
 1401 00e3 07       		.byte	0x7
 1402 00e4 9D020000 		.4byte	.LASF20
 1403 00e8 06       		.uleb128 0x6
 1404 00e9 01       		.byte	0x1
 1405 00ea 72000000 		.4byte	.LASF25
 1406 00ee 01       		.byte	0x1
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 40


 1407 00ef 40       		.byte	0x40
 1408 00f0 01       		.byte	0x1
 1409 00f1 00000000 		.4byte	.LFB0
 1410 00f5 24000000 		.4byte	.LFE0
 1411 00f9 00000000 		.4byte	.LLST0
 1412 00fd 01       		.byte	0x1
 1413 00fe 07       		.uleb128 0x7
 1414 00ff 01       		.byte	0x1
 1415 0100 1C000000 		.4byte	.LASF36
 1416 0104 01       		.byte	0x1
 1417 0105 5F       		.byte	0x5f
 1418 0106 01       		.byte	0x1
 1419 0107 00000000 		.4byte	.LFB1
 1420 010b E4010000 		.4byte	.LFE1
 1421 010f 2C000000 		.4byte	.LLST1
 1422 0113 01       		.byte	0x1
 1423 0114 54010000 		.4byte	0x154
 1424 0118 08       		.uleb128 0x8
 1425 0119 BE030000 		.4byte	.LASF21
 1426 011d 01       		.byte	0x1
 1427 011e 61       		.byte	0x61
 1428 011f 85000000 		.4byte	0x85
 1429 0123 02       		.byte	0x2
 1430 0124 91       		.byte	0x91
 1431 0125 6C       		.sleb128 -20
 1432 0126 08       		.uleb128 0x8
 1433 0127 CD010000 		.4byte	.LASF22
 1434 012b 01       		.byte	0x1
 1435 012c 62       		.byte	0x62
 1436 012d 85000000 		.4byte	0x85
 1437 0131 02       		.byte	0x2
 1438 0132 91       		.byte	0x91
 1439 0133 64       		.sleb128 -28
 1440 0134 08       		.uleb128 0x8
 1441 0135 37000000 		.4byte	.LASF23
 1442 0139 01       		.byte	0x1
 1443 013a 63       		.byte	0x63
 1444 013b 9B000000 		.4byte	0x9b
 1445 013f 02       		.byte	0x2
 1446 0140 91       		.byte	0x91
 1447 0141 68       		.sleb128 -24
 1448 0142 08       		.uleb128 0x8
 1449 0143 B2000000 		.4byte	.LASF24
 1450 0147 01       		.byte	0x1
 1451 0148 66       		.byte	0x66
 1452 0149 64010000 		.4byte	0x164
 1453 014d 05       		.byte	0x5
 1454 014e 03       		.byte	0x3
 1455 014f 08000000 		.4byte	ADC_SAR_Seq_1_InputsPlacement.4650
 1456 0153 00       		.byte	0
 1457 0154 09       		.uleb128 0x9
 1458 0155 6F000000 		.4byte	0x6f
 1459 0159 64010000 		.4byte	0x164
 1460 015d 0A       		.uleb128 0xa
 1461 015e E1000000 		.4byte	0xe1
 1462 0162 01       		.byte	0x1
 1463 0163 00       		.byte	0
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 41


 1464 0164 0B       		.uleb128 0xb
 1465 0165 54010000 		.4byte	0x154
 1466 0169 0C       		.uleb128 0xc
 1467 016a 01       		.byte	0x1
 1468 016b 9D000000 		.4byte	.LASF26
 1469 016f 01       		.byte	0x1
 1470 0170 1501     		.2byte	0x115
 1471 0172 01       		.byte	0x1
 1472 0173 00000000 		.4byte	.LFB2
 1473 0177 20000000 		.4byte	.LFE2
 1474 017b 64000000 		.4byte	.LLST2
 1475 017f 01       		.byte	0x1
 1476 0180 0D       		.uleb128 0xd
 1477 0181 01       		.byte	0x1
 1478 0182 09030000 		.4byte	.LASF27
 1479 0186 01       		.byte	0x1
 1480 0187 2C01     		.2byte	0x12c
 1481 0189 01       		.byte	0x1
 1482 018a 00000000 		.4byte	.LFB3
 1483 018e 18000000 		.4byte	.LFE3
 1484 0192 90000000 		.4byte	.LLST3
 1485 0196 01       		.byte	0x1
 1486 0197 0D       		.uleb128 0xd
 1487 0198 01       		.byte	0x1
 1488 0199 3E000000 		.4byte	.LASF28
 1489 019d 01       		.byte	0x1
 1490 019e 4601     		.2byte	0x146
 1491 01a0 01       		.byte	0x1
 1492 01a1 00000000 		.4byte	.LFB4
 1493 01a5 1C000000 		.4byte	.LFE4
 1494 01a9 BC000000 		.4byte	.LLST4
 1495 01ad 01       		.byte	0x1
 1496 01ae 0D       		.uleb128 0xd
 1497 01af 01       		.byte	0x1
 1498 01b0 CD020000 		.4byte	.LASF29
 1499 01b4 01       		.byte	0x1
 1500 01b5 5F01     		.2byte	0x15f
 1501 01b7 01       		.byte	0x1
 1502 01b8 00000000 		.4byte	.LFB5
 1503 01bc 1C000000 		.4byte	.LFE5
 1504 01c0 E8000000 		.4byte	.LLST5
 1505 01c4 01       		.byte	0x1
 1506 01c5 0E       		.uleb128 0xe
 1507 01c6 01       		.byte	0x1
 1508 01c7 AF020000 		.4byte	.LASF31
 1509 01cb 01       		.byte	0x1
 1510 01cc 8101     		.2byte	0x181
 1511 01ce 01       		.byte	0x1
 1512 01cf 85000000 		.4byte	0x85
 1513 01d3 00000000 		.4byte	.LFB6
 1514 01d7 48000000 		.4byte	.LFE6
 1515 01db 14010000 		.4byte	.LLST6
 1516 01df 01       		.byte	0x1
 1517 01e0 03020000 		.4byte	0x203
 1518 01e4 0F       		.uleb128 0xf
 1519 01e5 83010000 		.4byte	.LASF33
 1520 01e9 01       		.byte	0x1
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 42


 1521 01ea 8101     		.2byte	0x181
 1522 01ec 85000000 		.4byte	0x85
 1523 01f0 02       		.byte	0x2
 1524 01f1 91       		.byte	0x91
 1525 01f2 6C       		.sleb128 -20
 1526 01f3 10       		.uleb128 0x10
 1527 01f4 17040000 		.4byte	.LASF30
 1528 01f8 01       		.byte	0x1
 1529 01f9 8301     		.2byte	0x183
 1530 01fb 85000000 		.4byte	0x85
 1531 01ff 02       		.byte	0x2
 1532 0200 91       		.byte	0x91
 1533 0201 74       		.sleb128 -12
 1534 0202 00       		.byte	0
 1535 0203 11       		.uleb128 0x11
 1536 0204 01       		.byte	0x1
 1537 0205 D0000000 		.4byte	.LASF32
 1538 0209 01       		.byte	0x1
 1539 020a B701     		.2byte	0x1b7
 1540 020c 01       		.byte	0x1
 1541 020d 90000000 		.4byte	0x90
 1542 0211 00000000 		.4byte	.LFB7
 1543 0215 44000000 		.4byte	.LFE7
 1544 0219 4C010000 		.4byte	.LLST7
 1545 021d 01       		.byte	0x1
 1546 021e 41020000 		.4byte	0x241
 1547 0222 0F       		.uleb128 0xf
 1548 0223 C4030000 		.4byte	.LASF34
 1549 0227 01       		.byte	0x1
 1550 0228 B701     		.2byte	0x1b7
 1551 022a 85000000 		.4byte	0x85
 1552 022e 02       		.byte	0x2
 1553 022f 91       		.byte	0x91
 1554 0230 6C       		.sleb128 -20
 1555 0231 10       		.uleb128 0x10
 1556 0232 57040000 		.4byte	.LASF35
 1557 0236 01       		.byte	0x1
 1558 0237 B901     		.2byte	0x1b9
 1559 0239 85000000 		.4byte	0x85
 1560 023d 02       		.byte	0x2
 1561 023e 91       		.byte	0x91
 1562 023f 74       		.sleb128 -12
 1563 0240 00       		.byte	0
 1564 0241 12       		.uleb128 0x12
 1565 0242 01       		.byte	0x1
 1566 0243 A4030000 		.4byte	.LASF37
 1567 0247 01       		.byte	0x1
 1568 0248 E401     		.2byte	0x1e4
 1569 024a 01       		.byte	0x1
 1570 024b 00000000 		.4byte	.LFB8
 1571 024f 1C000000 		.4byte	.LFE8
 1572 0253 84010000 		.4byte	.LLST8
 1573 0257 01       		.byte	0x1
 1574 0258 6C020000 		.4byte	0x26c
 1575 025c 0F       		.uleb128 0xf
 1576 025d 60010000 		.4byte	.LASF38
 1577 0261 01       		.byte	0x1
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 43


 1578 0262 E401     		.2byte	0x1e4
 1579 0264 85000000 		.4byte	0x85
 1580 0268 02       		.byte	0x2
 1581 0269 91       		.byte	0x91
 1582 026a 74       		.sleb128 -12
 1583 026b 00       		.byte	0
 1584 026c 12       		.uleb128 0x12
 1585 026d 01       		.byte	0x1
 1586 026e CE030000 		.4byte	.LASF39
 1587 0272 01       		.byte	0x1
 1588 0273 1002     		.2byte	0x210
 1589 0275 01       		.byte	0x1
 1590 0276 00000000 		.4byte	.LFB9
 1591 027a 30000000 		.4byte	.LFE9
 1592 027e BC010000 		.4byte	.LLST9
 1593 0282 01       		.byte	0x1
 1594 0283 97020000 		.4byte	0x297
 1595 0287 0F       		.uleb128 0xf
 1596 0288 A6020000 		.4byte	.LASF40
 1597 028c 01       		.byte	0x1
 1598 028d 1002     		.2byte	0x210
 1599 028f 85000000 		.4byte	0x85
 1600 0293 02       		.byte	0x2
 1601 0294 91       		.byte	0x91
 1602 0295 74       		.sleb128 -12
 1603 0296 00       		.byte	0
 1604 0297 12       		.uleb128 0x12
 1605 0298 01       		.byte	0x1
 1606 0299 04010000 		.4byte	.LASF41
 1607 029d 01       		.byte	0x1
 1608 029e 2502     		.2byte	0x225
 1609 02a0 01       		.byte	0x1
 1610 02a1 00000000 		.4byte	.LFB10
 1611 02a5 2C000000 		.4byte	.LFE10
 1612 02a9 F4010000 		.4byte	.LLST10
 1613 02ad 01       		.byte	0x1
 1614 02ae C2020000 		.4byte	0x2c2
 1615 02b2 0F       		.uleb128 0xf
 1616 02b3 1C030000 		.4byte	.LASF42
 1617 02b7 01       		.byte	0x1
 1618 02b8 2502     		.2byte	0x225
 1619 02ba 85000000 		.4byte	0x85
 1620 02be 02       		.byte	0x2
 1621 02bf 91       		.byte	0x91
 1622 02c0 74       		.sleb128 -12
 1623 02c1 00       		.byte	0
 1624 02c2 12       		.uleb128 0x12
 1625 02c3 01       		.byte	0x1
 1626 02c4 3C040000 		.4byte	.LASF43
 1627 02c8 01       		.byte	0x1
 1628 02c9 3D02     		.2byte	0x23d
 1629 02cb 01       		.byte	0x1
 1630 02cc 00000000 		.4byte	.LFB11
 1631 02d0 1C000000 		.4byte	.LFE11
 1632 02d4 2C020000 		.4byte	.LLST11
 1633 02d8 01       		.byte	0x1
 1634 02d9 ED020000 		.4byte	0x2ed
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 44


 1635 02dd 0F       		.uleb128 0xf
 1636 02de 60010000 		.4byte	.LASF38
 1637 02e2 01       		.byte	0x1
 1638 02e3 3D02     		.2byte	0x23d
 1639 02e5 85000000 		.4byte	0x85
 1640 02e9 02       		.byte	0x2
 1641 02ea 91       		.byte	0x91
 1642 02eb 74       		.sleb128 -12
 1643 02ec 00       		.byte	0
 1644 02ed 12       		.uleb128 0x12
 1645 02ee 01       		.byte	0x1
 1646 02ef 59000000 		.4byte	.LASF44
 1647 02f3 01       		.byte	0x1
 1648 02f4 5402     		.2byte	0x254
 1649 02f6 01       		.byte	0x1
 1650 02f7 00000000 		.4byte	.LFB12
 1651 02fb 1C000000 		.4byte	.LFE12
 1652 02ff 64020000 		.4byte	.LLST12
 1653 0303 01       		.byte	0x1
 1654 0304 18030000 		.4byte	0x318
 1655 0308 0F       		.uleb128 0xf
 1656 0309 60010000 		.4byte	.LASF38
 1657 030d 01       		.byte	0x1
 1658 030e 5402     		.2byte	0x254
 1659 0310 85000000 		.4byte	0x85
 1660 0314 02       		.byte	0x2
 1661 0315 91       		.byte	0x91
 1662 0316 74       		.sleb128 -12
 1663 0317 00       		.byte	0
 1664 0318 13       		.uleb128 0x13
 1665 0319 01       		.byte	0x1
 1666 031a 1E040000 		.4byte	.LASF45
 1667 031e 01       		.byte	0x1
 1668 031f 7002     		.2byte	0x270
 1669 0321 01       		.byte	0x1
 1670 0322 00000000 		.4byte	.LFB13
 1671 0326 30000000 		.4byte	.LFE13
 1672 032a 9C020000 		.4byte	.LLST13
 1673 032e 01       		.byte	0x1
 1674 032f 52030000 		.4byte	0x352
 1675 0333 0F       		.uleb128 0xf
 1676 0334 C4030000 		.4byte	.LASF34
 1677 0338 01       		.byte	0x1
 1678 0339 7002     		.2byte	0x270
 1679 033b 85000000 		.4byte	0x85
 1680 033f 02       		.byte	0x2
 1681 0340 91       		.byte	0x91
 1682 0341 74       		.sleb128 -12
 1683 0342 0F       		.uleb128 0xf
 1684 0343 E8030000 		.4byte	.LASF46
 1685 0347 01       		.byte	0x1
 1686 0348 7002     		.2byte	0x270
 1687 034a 90000000 		.4byte	0x90
 1688 034e 02       		.byte	0x2
 1689 034f 91       		.byte	0x91
 1690 0350 72       		.sleb128 -14
 1691 0351 00       		.byte	0
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 45


 1692 0352 13       		.uleb128 0x13
 1693 0353 01       		.byte	0x1
 1694 0354 F3020000 		.4byte	.LASF47
 1695 0358 01       		.byte	0x1
 1696 0359 9202     		.2byte	0x292
 1697 035b 01       		.byte	0x1
 1698 035c 00000000 		.4byte	.LFB14
 1699 0360 2C000000 		.4byte	.LFE14
 1700 0364 D4020000 		.4byte	.LLST14
 1701 0368 01       		.byte	0x1
 1702 0369 8C030000 		.4byte	0x38c
 1703 036d 0F       		.uleb128 0xf
 1704 036e C4030000 		.4byte	.LASF34
 1705 0372 01       		.byte	0x1
 1706 0373 9202     		.2byte	0x292
 1707 0375 85000000 		.4byte	0x85
 1708 0379 02       		.byte	0x2
 1709 037a 91       		.byte	0x91
 1710 037b 74       		.sleb128 -12
 1711 037c 0F       		.uleb128 0xf
 1712 037d 2F000000 		.4byte	.LASF48
 1713 0381 01       		.byte	0x1
 1714 0382 9202     		.2byte	0x292
 1715 0384 9B000000 		.4byte	0x9b
 1716 0388 02       		.byte	0x2
 1717 0389 91       		.byte	0x91
 1718 038a 70       		.sleb128 -16
 1719 038b 00       		.byte	0
 1720 038c 11       		.uleb128 0x11
 1721 038d 01       		.byte	0x1
 1722 038e 65010000 		.4byte	.LASF49
 1723 0392 01       		.byte	0x1
 1724 0393 B302     		.2byte	0x2b3
 1725 0395 01       		.byte	0x1
 1726 0396 90000000 		.4byte	0x90
 1727 039a 00000000 		.4byte	.LFB15
 1728 039e A4000000 		.4byte	.LFE15
 1729 03a2 0C030000 		.4byte	.LLST15
 1730 03a6 01       		.byte	0x1
 1731 03a7 D9030000 		.4byte	0x3d9
 1732 03ab 0F       		.uleb128 0xf
 1733 03ac C4030000 		.4byte	.LASF34
 1734 03b0 01       		.byte	0x1
 1735 03b1 B302     		.2byte	0x2b3
 1736 03b3 85000000 		.4byte	0x85
 1737 03b7 02       		.byte	0x2
 1738 03b8 91       		.byte	0x91
 1739 03b9 6C       		.sleb128 -20
 1740 03ba 0F       		.uleb128 0xf
 1741 03bb EF030000 		.4byte	.LASF50
 1742 03bf 01       		.byte	0x1
 1743 03c0 B302     		.2byte	0x2b3
 1744 03c2 90000000 		.4byte	0x90
 1745 03c6 02       		.byte	0x2
 1746 03c7 91       		.byte	0x91
 1747 03c8 6A       		.sleb128 -22
 1748 03c9 10       		.uleb128 0x10
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 46


 1749 03ca 5F020000 		.4byte	.LASF51
 1750 03ce 01       		.byte	0x1
 1751 03cf B502     		.2byte	0x2b5
 1752 03d1 90000000 		.4byte	0x90
 1753 03d5 02       		.byte	0x2
 1754 03d6 91       		.byte	0x91
 1755 03d7 76       		.sleb128 -10
 1756 03d8 00       		.byte	0
 1757 03d9 11       		.uleb128 0x11
 1758 03da 01       		.byte	0x1
 1759 03db 25010000 		.4byte	.LASF52
 1760 03df 01       		.byte	0x1
 1761 03e0 E902     		.2byte	0x2e9
 1762 03e2 01       		.byte	0x1
 1763 03e3 9B000000 		.4byte	0x9b
 1764 03e7 00000000 		.4byte	.LFB16
 1765 03eb 98000000 		.4byte	.LFE16
 1766 03ef 44030000 		.4byte	.LLST16
 1767 03f3 01       		.byte	0x1
 1768 03f4 26040000 		.4byte	0x426
 1769 03f8 0F       		.uleb128 0xf
 1770 03f9 C4030000 		.4byte	.LASF34
 1771 03fd 01       		.byte	0x1
 1772 03fe E902     		.2byte	0x2e9
 1773 0400 85000000 		.4byte	0x85
 1774 0404 02       		.byte	0x2
 1775 0405 91       		.byte	0x91
 1776 0406 64       		.sleb128 -28
 1777 0407 0F       		.uleb128 0xf
 1778 0408 EF030000 		.4byte	.LASF50
 1779 040c 01       		.byte	0x1
 1780 040d E902     		.2byte	0x2e9
 1781 040f 90000000 		.4byte	0x90
 1782 0413 02       		.byte	0x2
 1783 0414 91       		.byte	0x91
 1784 0415 62       		.sleb128 -30
 1785 0416 10       		.uleb128 0x10
 1786 0417 AE010000 		.4byte	.LASF53
 1787 041b 01       		.byte	0x1
 1788 041c EB02     		.2byte	0x2eb
 1789 041e BF000000 		.4byte	0xbf
 1790 0422 02       		.byte	0x2
 1791 0423 91       		.byte	0x91
 1792 0424 68       		.sleb128 -24
 1793 0425 00       		.byte	0
 1794 0426 11       		.uleb128 0x11
 1795 0427 01       		.byte	0x1
 1796 0428 87030000 		.4byte	.LASF54
 1797 042c 01       		.byte	0x1
 1798 042d 1603     		.2byte	0x316
 1799 042f 01       		.byte	0x1
 1800 0430 A6000000 		.4byte	0xa6
 1801 0434 00000000 		.4byte	.LFB17
 1802 0438 80000000 		.4byte	.LFE17
 1803 043c 7C030000 		.4byte	.LLST17
 1804 0440 01       		.byte	0x1
 1805 0441 73040000 		.4byte	0x473
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 47


 1806 0445 0F       		.uleb128 0xf
 1807 0446 C4030000 		.4byte	.LASF34
 1808 044a 01       		.byte	0x1
 1809 044b 1603     		.2byte	0x316
 1810 044d 85000000 		.4byte	0x85
 1811 0451 02       		.byte	0x2
 1812 0452 91       		.byte	0x91
 1813 0453 64       		.sleb128 -28
 1814 0454 0F       		.uleb128 0xf
 1815 0455 EF030000 		.4byte	.LASF50
 1816 0459 01       		.byte	0x1
 1817 045a 1603     		.2byte	0x316
 1818 045c 90000000 		.4byte	0x90
 1819 0460 02       		.byte	0x2
 1820 0461 91       		.byte	0x91
 1821 0462 62       		.sleb128 -30
 1822 0463 10       		.uleb128 0x10
 1823 0464 C7010000 		.4byte	.LASF55
 1824 0468 01       		.byte	0x1
 1825 0469 1803     		.2byte	0x318
 1826 046b A6000000 		.4byte	0xa6
 1827 046f 02       		.byte	0x2
 1828 0470 91       		.byte	0x91
 1829 0471 6C       		.sleb128 -20
 1830 0472 00       		.byte	0
 1831 0473 09       		.uleb128 0x9
 1832 0474 85000000 		.4byte	0x85
 1833 0478 83040000 		.4byte	0x483
 1834 047c 0A       		.uleb128 0xa
 1835 047d E1000000 		.4byte	0xe1
 1836 0481 01       		.byte	0x1
 1837 0482 00       		.byte	0
 1838 0483 08       		.uleb128 0x8
 1839 0484 42020000 		.4byte	.LASF56
 1840 0488 01       		.byte	0x1
 1841 0489 22       		.byte	0x22
 1842 048a 94040000 		.4byte	0x494
 1843 048e 05       		.byte	0x5
 1844 048f 03       		.byte	0x3
 1845 0490 00000000 		.4byte	ADC_SAR_Seq_1_channelsConfig
 1846 0494 0B       		.uleb128 0xb
 1847 0495 73040000 		.4byte	0x473
 1848 0499 14       		.uleb128 0x14
 1849 049a 8B010000 		.4byte	.LASF57
 1850 049e 01       		.byte	0x1
 1851 049f 19       		.byte	0x19
 1852 04a0 6F000000 		.4byte	0x6f
 1853 04a4 01       		.byte	0x1
 1854 04a5 05       		.byte	0x5
 1855 04a6 03       		.byte	0x3
 1856 04a7 00000000 		.4byte	ADC_SAR_Seq_1_initVar
 1857 04ab 09       		.uleb128 0x9
 1858 04ac 90000000 		.4byte	0x90
 1859 04b0 BB040000 		.4byte	0x4bb
 1860 04b4 0A       		.uleb128 0xa
 1861 04b5 E1000000 		.4byte	0xe1
 1862 04b9 01       		.byte	0x1
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 48


 1863 04ba 00       		.byte	0
 1864 04bb 14       		.uleb128 0x14
 1865 04bc 00000000 		.4byte	.LASF58
 1866 04c0 01       		.byte	0x1
 1867 04c1 1A       		.byte	0x1a
 1868 04c2 CD040000 		.4byte	0x4cd
 1869 04c6 01       		.byte	0x1
 1870 04c7 05       		.byte	0x5
 1871 04c8 03       		.byte	0x3
 1872 04c9 00000000 		.4byte	ADC_SAR_Seq_1_offset
 1873 04cd 05       		.uleb128 0x5
 1874 04ce AB040000 		.4byte	0x4ab
 1875 04d2 09       		.uleb128 0x9
 1876 04d3 9B000000 		.4byte	0x9b
 1877 04d7 E2040000 		.4byte	0x4e2
 1878 04db 0A       		.uleb128 0xa
 1879 04dc E1000000 		.4byte	0xe1
 1880 04e0 01       		.byte	0x1
 1881 04e1 00       		.byte	0
 1882 04e2 14       		.uleb128 0x14
 1883 04e3 F9030000 		.4byte	.LASF59
 1884 04e7 01       		.byte	0x1
 1885 04e8 1B       		.byte	0x1b
 1886 04e9 F4040000 		.4byte	0x4f4
 1887 04ed 01       		.byte	0x1
 1888 04ee 05       		.byte	0x5
 1889 04ef 03       		.byte	0x3
 1890 04f0 00000000 		.4byte	ADC_SAR_Seq_1_countsPer10Volt
 1891 04f4 05       		.uleb128 0x5
 1892 04f5 D2040000 		.4byte	0x4d2
 1893 04f9 00       		.byte	0
 1894              		.section	.debug_abbrev,"",%progbits
 1895              	.Ldebug_abbrev0:
 1896 0000 01       		.uleb128 0x1
 1897 0001 11       		.uleb128 0x11
 1898 0002 01       		.byte	0x1
 1899 0003 25       		.uleb128 0x25
 1900 0004 0E       		.uleb128 0xe
 1901 0005 13       		.uleb128 0x13
 1902 0006 0B       		.uleb128 0xb
 1903 0007 03       		.uleb128 0x3
 1904 0008 0E       		.uleb128 0xe
 1905 0009 1B       		.uleb128 0x1b
 1906 000a 0E       		.uleb128 0xe
 1907 000b 55       		.uleb128 0x55
 1908 000c 06       		.uleb128 0x6
 1909 000d 11       		.uleb128 0x11
 1910 000e 01       		.uleb128 0x1
 1911 000f 52       		.uleb128 0x52
 1912 0010 01       		.uleb128 0x1
 1913 0011 10       		.uleb128 0x10
 1914 0012 06       		.uleb128 0x6
 1915 0013 00       		.byte	0
 1916 0014 00       		.byte	0
 1917 0015 02       		.uleb128 0x2
 1918 0016 24       		.uleb128 0x24
 1919 0017 00       		.byte	0
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 49


 1920 0018 0B       		.uleb128 0xb
 1921 0019 0B       		.uleb128 0xb
 1922 001a 3E       		.uleb128 0x3e
 1923 001b 0B       		.uleb128 0xb
 1924 001c 03       		.uleb128 0x3
 1925 001d 0E       		.uleb128 0xe
 1926 001e 00       		.byte	0
 1927 001f 00       		.byte	0
 1928 0020 03       		.uleb128 0x3
 1929 0021 24       		.uleb128 0x24
 1930 0022 00       		.byte	0
 1931 0023 0B       		.uleb128 0xb
 1932 0024 0B       		.uleb128 0xb
 1933 0025 3E       		.uleb128 0x3e
 1934 0026 0B       		.uleb128 0xb
 1935 0027 03       		.uleb128 0x3
 1936 0028 08       		.uleb128 0x8
 1937 0029 00       		.byte	0
 1938 002a 00       		.byte	0
 1939 002b 04       		.uleb128 0x4
 1940 002c 16       		.uleb128 0x16
 1941 002d 00       		.byte	0
 1942 002e 03       		.uleb128 0x3
 1943 002f 0E       		.uleb128 0xe
 1944 0030 3A       		.uleb128 0x3a
 1945 0031 0B       		.uleb128 0xb
 1946 0032 3B       		.uleb128 0x3b
 1947 0033 0B       		.uleb128 0xb
 1948 0034 49       		.uleb128 0x49
 1949 0035 13       		.uleb128 0x13
 1950 0036 00       		.byte	0
 1951 0037 00       		.byte	0
 1952 0038 05       		.uleb128 0x5
 1953 0039 35       		.uleb128 0x35
 1954 003a 00       		.byte	0
 1955 003b 49       		.uleb128 0x49
 1956 003c 13       		.uleb128 0x13
 1957 003d 00       		.byte	0
 1958 003e 00       		.byte	0
 1959 003f 06       		.uleb128 0x6
 1960 0040 2E       		.uleb128 0x2e
 1961 0041 00       		.byte	0
 1962 0042 3F       		.uleb128 0x3f
 1963 0043 0C       		.uleb128 0xc
 1964 0044 03       		.uleb128 0x3
 1965 0045 0E       		.uleb128 0xe
 1966 0046 3A       		.uleb128 0x3a
 1967 0047 0B       		.uleb128 0xb
 1968 0048 3B       		.uleb128 0x3b
 1969 0049 0B       		.uleb128 0xb
 1970 004a 27       		.uleb128 0x27
 1971 004b 0C       		.uleb128 0xc
 1972 004c 11       		.uleb128 0x11
 1973 004d 01       		.uleb128 0x1
 1974 004e 12       		.uleb128 0x12
 1975 004f 01       		.uleb128 0x1
 1976 0050 40       		.uleb128 0x40
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 50


 1977 0051 06       		.uleb128 0x6
 1978 0052 9642     		.uleb128 0x2116
 1979 0054 0C       		.uleb128 0xc
 1980 0055 00       		.byte	0
 1981 0056 00       		.byte	0
 1982 0057 07       		.uleb128 0x7
 1983 0058 2E       		.uleb128 0x2e
 1984 0059 01       		.byte	0x1
 1985 005a 3F       		.uleb128 0x3f
 1986 005b 0C       		.uleb128 0xc
 1987 005c 03       		.uleb128 0x3
 1988 005d 0E       		.uleb128 0xe
 1989 005e 3A       		.uleb128 0x3a
 1990 005f 0B       		.uleb128 0xb
 1991 0060 3B       		.uleb128 0x3b
 1992 0061 0B       		.uleb128 0xb
 1993 0062 27       		.uleb128 0x27
 1994 0063 0C       		.uleb128 0xc
 1995 0064 11       		.uleb128 0x11
 1996 0065 01       		.uleb128 0x1
 1997 0066 12       		.uleb128 0x12
 1998 0067 01       		.uleb128 0x1
 1999 0068 40       		.uleb128 0x40
 2000 0069 06       		.uleb128 0x6
 2001 006a 9642     		.uleb128 0x2116
 2002 006c 0C       		.uleb128 0xc
 2003 006d 01       		.uleb128 0x1
 2004 006e 13       		.uleb128 0x13
 2005 006f 00       		.byte	0
 2006 0070 00       		.byte	0
 2007 0071 08       		.uleb128 0x8
 2008 0072 34       		.uleb128 0x34
 2009 0073 00       		.byte	0
 2010 0074 03       		.uleb128 0x3
 2011 0075 0E       		.uleb128 0xe
 2012 0076 3A       		.uleb128 0x3a
 2013 0077 0B       		.uleb128 0xb
 2014 0078 3B       		.uleb128 0x3b
 2015 0079 0B       		.uleb128 0xb
 2016 007a 49       		.uleb128 0x49
 2017 007b 13       		.uleb128 0x13
 2018 007c 02       		.uleb128 0x2
 2019 007d 0A       		.uleb128 0xa
 2020 007e 00       		.byte	0
 2021 007f 00       		.byte	0
 2022 0080 09       		.uleb128 0x9
 2023 0081 01       		.uleb128 0x1
 2024 0082 01       		.byte	0x1
 2025 0083 49       		.uleb128 0x49
 2026 0084 13       		.uleb128 0x13
 2027 0085 01       		.uleb128 0x1
 2028 0086 13       		.uleb128 0x13
 2029 0087 00       		.byte	0
 2030 0088 00       		.byte	0
 2031 0089 0A       		.uleb128 0xa
 2032 008a 21       		.uleb128 0x21
 2033 008b 00       		.byte	0
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 51


 2034 008c 49       		.uleb128 0x49
 2035 008d 13       		.uleb128 0x13
 2036 008e 2F       		.uleb128 0x2f
 2037 008f 0B       		.uleb128 0xb
 2038 0090 00       		.byte	0
 2039 0091 00       		.byte	0
 2040 0092 0B       		.uleb128 0xb
 2041 0093 26       		.uleb128 0x26
 2042 0094 00       		.byte	0
 2043 0095 49       		.uleb128 0x49
 2044 0096 13       		.uleb128 0x13
 2045 0097 00       		.byte	0
 2046 0098 00       		.byte	0
 2047 0099 0C       		.uleb128 0xc
 2048 009a 2E       		.uleb128 0x2e
 2049 009b 00       		.byte	0
 2050 009c 3F       		.uleb128 0x3f
 2051 009d 0C       		.uleb128 0xc
 2052 009e 03       		.uleb128 0x3
 2053 009f 0E       		.uleb128 0xe
 2054 00a0 3A       		.uleb128 0x3a
 2055 00a1 0B       		.uleb128 0xb
 2056 00a2 3B       		.uleb128 0x3b
 2057 00a3 05       		.uleb128 0x5
 2058 00a4 27       		.uleb128 0x27
 2059 00a5 0C       		.uleb128 0xc
 2060 00a6 11       		.uleb128 0x11
 2061 00a7 01       		.uleb128 0x1
 2062 00a8 12       		.uleb128 0x12
 2063 00a9 01       		.uleb128 0x1
 2064 00aa 40       		.uleb128 0x40
 2065 00ab 06       		.uleb128 0x6
 2066 00ac 9642     		.uleb128 0x2116
 2067 00ae 0C       		.uleb128 0xc
 2068 00af 00       		.byte	0
 2069 00b0 00       		.byte	0
 2070 00b1 0D       		.uleb128 0xd
 2071 00b2 2E       		.uleb128 0x2e
 2072 00b3 00       		.byte	0
 2073 00b4 3F       		.uleb128 0x3f
 2074 00b5 0C       		.uleb128 0xc
 2075 00b6 03       		.uleb128 0x3
 2076 00b7 0E       		.uleb128 0xe
 2077 00b8 3A       		.uleb128 0x3a
 2078 00b9 0B       		.uleb128 0xb
 2079 00ba 3B       		.uleb128 0x3b
 2080 00bb 05       		.uleb128 0x5
 2081 00bc 27       		.uleb128 0x27
 2082 00bd 0C       		.uleb128 0xc
 2083 00be 11       		.uleb128 0x11
 2084 00bf 01       		.uleb128 0x1
 2085 00c0 12       		.uleb128 0x12
 2086 00c1 01       		.uleb128 0x1
 2087 00c2 40       		.uleb128 0x40
 2088 00c3 06       		.uleb128 0x6
 2089 00c4 9742     		.uleb128 0x2117
 2090 00c6 0C       		.uleb128 0xc
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 52


 2091 00c7 00       		.byte	0
 2092 00c8 00       		.byte	0
 2093 00c9 0E       		.uleb128 0xe
 2094 00ca 2E       		.uleb128 0x2e
 2095 00cb 01       		.byte	0x1
 2096 00cc 3F       		.uleb128 0x3f
 2097 00cd 0C       		.uleb128 0xc
 2098 00ce 03       		.uleb128 0x3
 2099 00cf 0E       		.uleb128 0xe
 2100 00d0 3A       		.uleb128 0x3a
 2101 00d1 0B       		.uleb128 0xb
 2102 00d2 3B       		.uleb128 0x3b
 2103 00d3 05       		.uleb128 0x5
 2104 00d4 27       		.uleb128 0x27
 2105 00d5 0C       		.uleb128 0xc
 2106 00d6 49       		.uleb128 0x49
 2107 00d7 13       		.uleb128 0x13
 2108 00d8 11       		.uleb128 0x11
 2109 00d9 01       		.uleb128 0x1
 2110 00da 12       		.uleb128 0x12
 2111 00db 01       		.uleb128 0x1
 2112 00dc 40       		.uleb128 0x40
 2113 00dd 06       		.uleb128 0x6
 2114 00de 9742     		.uleb128 0x2117
 2115 00e0 0C       		.uleb128 0xc
 2116 00e1 01       		.uleb128 0x1
 2117 00e2 13       		.uleb128 0x13
 2118 00e3 00       		.byte	0
 2119 00e4 00       		.byte	0
 2120 00e5 0F       		.uleb128 0xf
 2121 00e6 05       		.uleb128 0x5
 2122 00e7 00       		.byte	0
 2123 00e8 03       		.uleb128 0x3
 2124 00e9 0E       		.uleb128 0xe
 2125 00ea 3A       		.uleb128 0x3a
 2126 00eb 0B       		.uleb128 0xb
 2127 00ec 3B       		.uleb128 0x3b
 2128 00ed 05       		.uleb128 0x5
 2129 00ee 49       		.uleb128 0x49
 2130 00ef 13       		.uleb128 0x13
 2131 00f0 02       		.uleb128 0x2
 2132 00f1 0A       		.uleb128 0xa
 2133 00f2 00       		.byte	0
 2134 00f3 00       		.byte	0
 2135 00f4 10       		.uleb128 0x10
 2136 00f5 34       		.uleb128 0x34
 2137 00f6 00       		.byte	0
 2138 00f7 03       		.uleb128 0x3
 2139 00f8 0E       		.uleb128 0xe
 2140 00f9 3A       		.uleb128 0x3a
 2141 00fa 0B       		.uleb128 0xb
 2142 00fb 3B       		.uleb128 0x3b
 2143 00fc 05       		.uleb128 0x5
 2144 00fd 49       		.uleb128 0x49
 2145 00fe 13       		.uleb128 0x13
 2146 00ff 02       		.uleb128 0x2
 2147 0100 0A       		.uleb128 0xa
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 53


 2148 0101 00       		.byte	0
 2149 0102 00       		.byte	0
 2150 0103 11       		.uleb128 0x11
 2151 0104 2E       		.uleb128 0x2e
 2152 0105 01       		.byte	0x1
 2153 0106 3F       		.uleb128 0x3f
 2154 0107 0C       		.uleb128 0xc
 2155 0108 03       		.uleb128 0x3
 2156 0109 0E       		.uleb128 0xe
 2157 010a 3A       		.uleb128 0x3a
 2158 010b 0B       		.uleb128 0xb
 2159 010c 3B       		.uleb128 0x3b
 2160 010d 05       		.uleb128 0x5
 2161 010e 27       		.uleb128 0x27
 2162 010f 0C       		.uleb128 0xc
 2163 0110 49       		.uleb128 0x49
 2164 0111 13       		.uleb128 0x13
 2165 0112 11       		.uleb128 0x11
 2166 0113 01       		.uleb128 0x1
 2167 0114 12       		.uleb128 0x12
 2168 0115 01       		.uleb128 0x1
 2169 0116 40       		.uleb128 0x40
 2170 0117 06       		.uleb128 0x6
 2171 0118 9642     		.uleb128 0x2116
 2172 011a 0C       		.uleb128 0xc
 2173 011b 01       		.uleb128 0x1
 2174 011c 13       		.uleb128 0x13
 2175 011d 00       		.byte	0
 2176 011e 00       		.byte	0
 2177 011f 12       		.uleb128 0x12
 2178 0120 2E       		.uleb128 0x2e
 2179 0121 01       		.byte	0x1
 2180 0122 3F       		.uleb128 0x3f
 2181 0123 0C       		.uleb128 0xc
 2182 0124 03       		.uleb128 0x3
 2183 0125 0E       		.uleb128 0xe
 2184 0126 3A       		.uleb128 0x3a
 2185 0127 0B       		.uleb128 0xb
 2186 0128 3B       		.uleb128 0x3b
 2187 0129 05       		.uleb128 0x5
 2188 012a 27       		.uleb128 0x27
 2189 012b 0C       		.uleb128 0xc
 2190 012c 11       		.uleb128 0x11
 2191 012d 01       		.uleb128 0x1
 2192 012e 12       		.uleb128 0x12
 2193 012f 01       		.uleb128 0x1
 2194 0130 40       		.uleb128 0x40
 2195 0131 06       		.uleb128 0x6
 2196 0132 9742     		.uleb128 0x2117
 2197 0134 0C       		.uleb128 0xc
 2198 0135 01       		.uleb128 0x1
 2199 0136 13       		.uleb128 0x13
 2200 0137 00       		.byte	0
 2201 0138 00       		.byte	0
 2202 0139 13       		.uleb128 0x13
 2203 013a 2E       		.uleb128 0x2e
 2204 013b 01       		.byte	0x1
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 54


 2205 013c 3F       		.uleb128 0x3f
 2206 013d 0C       		.uleb128 0xc
 2207 013e 03       		.uleb128 0x3
 2208 013f 0E       		.uleb128 0xe
 2209 0140 3A       		.uleb128 0x3a
 2210 0141 0B       		.uleb128 0xb
 2211 0142 3B       		.uleb128 0x3b
 2212 0143 05       		.uleb128 0x5
 2213 0144 27       		.uleb128 0x27
 2214 0145 0C       		.uleb128 0xc
 2215 0146 11       		.uleb128 0x11
 2216 0147 01       		.uleb128 0x1
 2217 0148 12       		.uleb128 0x12
 2218 0149 01       		.uleb128 0x1
 2219 014a 40       		.uleb128 0x40
 2220 014b 06       		.uleb128 0x6
 2221 014c 9642     		.uleb128 0x2116
 2222 014e 0C       		.uleb128 0xc
 2223 014f 01       		.uleb128 0x1
 2224 0150 13       		.uleb128 0x13
 2225 0151 00       		.byte	0
 2226 0152 00       		.byte	0
 2227 0153 14       		.uleb128 0x14
 2228 0154 34       		.uleb128 0x34
 2229 0155 00       		.byte	0
 2230 0156 03       		.uleb128 0x3
 2231 0157 0E       		.uleb128 0xe
 2232 0158 3A       		.uleb128 0x3a
 2233 0159 0B       		.uleb128 0xb
 2234 015a 3B       		.uleb128 0x3b
 2235 015b 0B       		.uleb128 0xb
 2236 015c 49       		.uleb128 0x49
 2237 015d 13       		.uleb128 0x13
 2238 015e 3F       		.uleb128 0x3f
 2239 015f 0C       		.uleb128 0xc
 2240 0160 02       		.uleb128 0x2
 2241 0161 0A       		.uleb128 0xa
 2242 0162 00       		.byte	0
 2243 0163 00       		.byte	0
 2244 0164 00       		.byte	0
 2245              		.section	.debug_loc,"",%progbits
 2246              	.Ldebug_loc0:
 2247              	.LLST0:
 2248 0000 00000000 		.4byte	.LFB0
 2249 0004 02000000 		.4byte	.LCFI0
 2250 0008 0200     		.2byte	0x2
 2251 000a 7D       		.byte	0x7d
 2252 000b 00       		.sleb128 0
 2253 000c 02000000 		.4byte	.LCFI0
 2254 0010 04000000 		.4byte	.LCFI1
 2255 0014 0200     		.2byte	0x2
 2256 0016 7D       		.byte	0x7d
 2257 0017 08       		.sleb128 8
 2258 0018 04000000 		.4byte	.LCFI1
 2259 001c 24000000 		.4byte	.LFE0
 2260 0020 0200     		.2byte	0x2
 2261 0022 77       		.byte	0x77
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 55


 2262 0023 08       		.sleb128 8
 2263 0024 00000000 		.4byte	0
 2264 0028 00000000 		.4byte	0
 2265              	.LLST1:
 2266 002c 00000000 		.4byte	.LFB1
 2267 0030 02000000 		.4byte	.LCFI2
 2268 0034 0200     		.2byte	0x2
 2269 0036 7D       		.byte	0x7d
 2270 0037 00       		.sleb128 0
 2271 0038 02000000 		.4byte	.LCFI2
 2272 003c 04000000 		.4byte	.LCFI3
 2273 0040 0200     		.2byte	0x2
 2274 0042 7D       		.byte	0x7d
 2275 0043 0C       		.sleb128 12
 2276 0044 04000000 		.4byte	.LCFI3
 2277 0048 06000000 		.4byte	.LCFI4
 2278 004c 0200     		.2byte	0x2
 2279 004e 7D       		.byte	0x7d
 2280 004f 20       		.sleb128 32
 2281 0050 06000000 		.4byte	.LCFI4
 2282 0054 E4010000 		.4byte	.LFE1
 2283 0058 0200     		.2byte	0x2
 2284 005a 77       		.byte	0x77
 2285 005b 20       		.sleb128 32
 2286 005c 00000000 		.4byte	0
 2287 0060 00000000 		.4byte	0
 2288              	.LLST2:
 2289 0064 00000000 		.4byte	.LFB2
 2290 0068 02000000 		.4byte	.LCFI5
 2291 006c 0200     		.2byte	0x2
 2292 006e 7D       		.byte	0x7d
 2293 006f 00       		.sleb128 0
 2294 0070 02000000 		.4byte	.LCFI5
 2295 0074 04000000 		.4byte	.LCFI6
 2296 0078 0200     		.2byte	0x2
 2297 007a 7D       		.byte	0x7d
 2298 007b 08       		.sleb128 8
 2299 007c 04000000 		.4byte	.LCFI6
 2300 0080 20000000 		.4byte	.LFE2
 2301 0084 0200     		.2byte	0x2
 2302 0086 77       		.byte	0x77
 2303 0087 08       		.sleb128 8
 2304 0088 00000000 		.4byte	0
 2305 008c 00000000 		.4byte	0
 2306              	.LLST3:
 2307 0090 00000000 		.4byte	.LFB3
 2308 0094 02000000 		.4byte	.LCFI7
 2309 0098 0200     		.2byte	0x2
 2310 009a 7D       		.byte	0x7d
 2311 009b 00       		.sleb128 0
 2312 009c 02000000 		.4byte	.LCFI7
 2313 00a0 04000000 		.4byte	.LCFI8
 2314 00a4 0200     		.2byte	0x2
 2315 00a6 7D       		.byte	0x7d
 2316 00a7 08       		.sleb128 8
 2317 00a8 04000000 		.4byte	.LCFI8
 2318 00ac 18000000 		.4byte	.LFE3
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 56


 2319 00b0 0200     		.2byte	0x2
 2320 00b2 77       		.byte	0x77
 2321 00b3 08       		.sleb128 8
 2322 00b4 00000000 		.4byte	0
 2323 00b8 00000000 		.4byte	0
 2324              	.LLST4:
 2325 00bc 00000000 		.4byte	.LFB4
 2326 00c0 02000000 		.4byte	.LCFI9
 2327 00c4 0200     		.2byte	0x2
 2328 00c6 7D       		.byte	0x7d
 2329 00c7 00       		.sleb128 0
 2330 00c8 02000000 		.4byte	.LCFI9
 2331 00cc 04000000 		.4byte	.LCFI10
 2332 00d0 0200     		.2byte	0x2
 2333 00d2 7D       		.byte	0x7d
 2334 00d3 08       		.sleb128 8
 2335 00d4 04000000 		.4byte	.LCFI10
 2336 00d8 1C000000 		.4byte	.LFE4
 2337 00dc 0200     		.2byte	0x2
 2338 00de 77       		.byte	0x77
 2339 00df 08       		.sleb128 8
 2340 00e0 00000000 		.4byte	0
 2341 00e4 00000000 		.4byte	0
 2342              	.LLST5:
 2343 00e8 00000000 		.4byte	.LFB5
 2344 00ec 02000000 		.4byte	.LCFI11
 2345 00f0 0200     		.2byte	0x2
 2346 00f2 7D       		.byte	0x7d
 2347 00f3 00       		.sleb128 0
 2348 00f4 02000000 		.4byte	.LCFI11
 2349 00f8 04000000 		.4byte	.LCFI12
 2350 00fc 0200     		.2byte	0x2
 2351 00fe 7D       		.byte	0x7d
 2352 00ff 08       		.sleb128 8
 2353 0100 04000000 		.4byte	.LCFI12
 2354 0104 1C000000 		.4byte	.LFE5
 2355 0108 0200     		.2byte	0x2
 2356 010a 77       		.byte	0x77
 2357 010b 08       		.sleb128 8
 2358 010c 00000000 		.4byte	0
 2359 0110 00000000 		.4byte	0
 2360              	.LLST6:
 2361 0114 00000000 		.4byte	.LFB6
 2362 0118 02000000 		.4byte	.LCFI13
 2363 011c 0200     		.2byte	0x2
 2364 011e 7D       		.byte	0x7d
 2365 011f 00       		.sleb128 0
 2366 0120 02000000 		.4byte	.LCFI13
 2367 0124 04000000 		.4byte	.LCFI14
 2368 0128 0200     		.2byte	0x2
 2369 012a 7D       		.byte	0x7d
 2370 012b 08       		.sleb128 8
 2371 012c 04000000 		.4byte	.LCFI14
 2372 0130 06000000 		.4byte	.LCFI15
 2373 0134 0200     		.2byte	0x2
 2374 0136 7D       		.byte	0x7d
 2375 0137 18       		.sleb128 24
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 57


 2376 0138 06000000 		.4byte	.LCFI15
 2377 013c 48000000 		.4byte	.LFE6
 2378 0140 0200     		.2byte	0x2
 2379 0142 77       		.byte	0x77
 2380 0143 18       		.sleb128 24
 2381 0144 00000000 		.4byte	0
 2382 0148 00000000 		.4byte	0
 2383              	.LLST7:
 2384 014c 00000000 		.4byte	.LFB7
 2385 0150 02000000 		.4byte	.LCFI16
 2386 0154 0200     		.2byte	0x2
 2387 0156 7D       		.byte	0x7d
 2388 0157 00       		.sleb128 0
 2389 0158 02000000 		.4byte	.LCFI16
 2390 015c 04000000 		.4byte	.LCFI17
 2391 0160 0200     		.2byte	0x2
 2392 0162 7D       		.byte	0x7d
 2393 0163 08       		.sleb128 8
 2394 0164 04000000 		.4byte	.LCFI17
 2395 0168 06000000 		.4byte	.LCFI18
 2396 016c 0200     		.2byte	0x2
 2397 016e 7D       		.byte	0x7d
 2398 016f 18       		.sleb128 24
 2399 0170 06000000 		.4byte	.LCFI18
 2400 0174 44000000 		.4byte	.LFE7
 2401 0178 0200     		.2byte	0x2
 2402 017a 77       		.byte	0x77
 2403 017b 18       		.sleb128 24
 2404 017c 00000000 		.4byte	0
 2405 0180 00000000 		.4byte	0
 2406              	.LLST8:
 2407 0184 00000000 		.4byte	.LFB8
 2408 0188 02000000 		.4byte	.LCFI19
 2409 018c 0200     		.2byte	0x2
 2410 018e 7D       		.byte	0x7d
 2411 018f 00       		.sleb128 0
 2412 0190 02000000 		.4byte	.LCFI19
 2413 0194 04000000 		.4byte	.LCFI20
 2414 0198 0200     		.2byte	0x2
 2415 019a 7D       		.byte	0x7d
 2416 019b 08       		.sleb128 8
 2417 019c 04000000 		.4byte	.LCFI20
 2418 01a0 06000000 		.4byte	.LCFI21
 2419 01a4 0200     		.2byte	0x2
 2420 01a6 7D       		.byte	0x7d
 2421 01a7 10       		.sleb128 16
 2422 01a8 06000000 		.4byte	.LCFI21
 2423 01ac 1C000000 		.4byte	.LFE8
 2424 01b0 0200     		.2byte	0x2
 2425 01b2 77       		.byte	0x77
 2426 01b3 10       		.sleb128 16
 2427 01b4 00000000 		.4byte	0
 2428 01b8 00000000 		.4byte	0
 2429              	.LLST9:
 2430 01bc 00000000 		.4byte	.LFB9
 2431 01c0 02000000 		.4byte	.LCFI22
 2432 01c4 0200     		.2byte	0x2
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 58


 2433 01c6 7D       		.byte	0x7d
 2434 01c7 00       		.sleb128 0
 2435 01c8 02000000 		.4byte	.LCFI22
 2436 01cc 04000000 		.4byte	.LCFI23
 2437 01d0 0200     		.2byte	0x2
 2438 01d2 7D       		.byte	0x7d
 2439 01d3 08       		.sleb128 8
 2440 01d4 04000000 		.4byte	.LCFI23
 2441 01d8 06000000 		.4byte	.LCFI24
 2442 01dc 0200     		.2byte	0x2
 2443 01de 7D       		.byte	0x7d
 2444 01df 10       		.sleb128 16
 2445 01e0 06000000 		.4byte	.LCFI24
 2446 01e4 30000000 		.4byte	.LFE9
 2447 01e8 0200     		.2byte	0x2
 2448 01ea 77       		.byte	0x77
 2449 01eb 10       		.sleb128 16
 2450 01ec 00000000 		.4byte	0
 2451 01f0 00000000 		.4byte	0
 2452              	.LLST10:
 2453 01f4 00000000 		.4byte	.LFB10
 2454 01f8 02000000 		.4byte	.LCFI25
 2455 01fc 0200     		.2byte	0x2
 2456 01fe 7D       		.byte	0x7d
 2457 01ff 00       		.sleb128 0
 2458 0200 02000000 		.4byte	.LCFI25
 2459 0204 04000000 		.4byte	.LCFI26
 2460 0208 0200     		.2byte	0x2
 2461 020a 7D       		.byte	0x7d
 2462 020b 08       		.sleb128 8
 2463 020c 04000000 		.4byte	.LCFI26
 2464 0210 06000000 		.4byte	.LCFI27
 2465 0214 0200     		.2byte	0x2
 2466 0216 7D       		.byte	0x7d
 2467 0217 10       		.sleb128 16
 2468 0218 06000000 		.4byte	.LCFI27
 2469 021c 2C000000 		.4byte	.LFE10
 2470 0220 0200     		.2byte	0x2
 2471 0222 77       		.byte	0x77
 2472 0223 10       		.sleb128 16
 2473 0224 00000000 		.4byte	0
 2474 0228 00000000 		.4byte	0
 2475              	.LLST11:
 2476 022c 00000000 		.4byte	.LFB11
 2477 0230 02000000 		.4byte	.LCFI28
 2478 0234 0200     		.2byte	0x2
 2479 0236 7D       		.byte	0x7d
 2480 0237 00       		.sleb128 0
 2481 0238 02000000 		.4byte	.LCFI28
 2482 023c 04000000 		.4byte	.LCFI29
 2483 0240 0200     		.2byte	0x2
 2484 0242 7D       		.byte	0x7d
 2485 0243 08       		.sleb128 8
 2486 0244 04000000 		.4byte	.LCFI29
 2487 0248 06000000 		.4byte	.LCFI30
 2488 024c 0200     		.2byte	0x2
 2489 024e 7D       		.byte	0x7d
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 59


 2490 024f 10       		.sleb128 16
 2491 0250 06000000 		.4byte	.LCFI30
 2492 0254 1C000000 		.4byte	.LFE11
 2493 0258 0200     		.2byte	0x2
 2494 025a 77       		.byte	0x77
 2495 025b 10       		.sleb128 16
 2496 025c 00000000 		.4byte	0
 2497 0260 00000000 		.4byte	0
 2498              	.LLST12:
 2499 0264 00000000 		.4byte	.LFB12
 2500 0268 02000000 		.4byte	.LCFI31
 2501 026c 0200     		.2byte	0x2
 2502 026e 7D       		.byte	0x7d
 2503 026f 00       		.sleb128 0
 2504 0270 02000000 		.4byte	.LCFI31
 2505 0274 04000000 		.4byte	.LCFI32
 2506 0278 0200     		.2byte	0x2
 2507 027a 7D       		.byte	0x7d
 2508 027b 08       		.sleb128 8
 2509 027c 04000000 		.4byte	.LCFI32
 2510 0280 06000000 		.4byte	.LCFI33
 2511 0284 0200     		.2byte	0x2
 2512 0286 7D       		.byte	0x7d
 2513 0287 10       		.sleb128 16
 2514 0288 06000000 		.4byte	.LCFI33
 2515 028c 1C000000 		.4byte	.LFE12
 2516 0290 0200     		.2byte	0x2
 2517 0292 77       		.byte	0x77
 2518 0293 10       		.sleb128 16
 2519 0294 00000000 		.4byte	0
 2520 0298 00000000 		.4byte	0
 2521              	.LLST13:
 2522 029c 00000000 		.4byte	.LFB13
 2523 02a0 02000000 		.4byte	.LCFI34
 2524 02a4 0200     		.2byte	0x2
 2525 02a6 7D       		.byte	0x7d
 2526 02a7 00       		.sleb128 0
 2527 02a8 02000000 		.4byte	.LCFI34
 2528 02ac 04000000 		.4byte	.LCFI35
 2529 02b0 0200     		.2byte	0x2
 2530 02b2 7D       		.byte	0x7d
 2531 02b3 08       		.sleb128 8
 2532 02b4 04000000 		.4byte	.LCFI35
 2533 02b8 06000000 		.4byte	.LCFI36
 2534 02bc 0200     		.2byte	0x2
 2535 02be 7D       		.byte	0x7d
 2536 02bf 10       		.sleb128 16
 2537 02c0 06000000 		.4byte	.LCFI36
 2538 02c4 30000000 		.4byte	.LFE13
 2539 02c8 0200     		.2byte	0x2
 2540 02ca 77       		.byte	0x77
 2541 02cb 10       		.sleb128 16
 2542 02cc 00000000 		.4byte	0
 2543 02d0 00000000 		.4byte	0
 2544              	.LLST14:
 2545 02d4 00000000 		.4byte	.LFB14
 2546 02d8 02000000 		.4byte	.LCFI37
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 60


 2547 02dc 0200     		.2byte	0x2
 2548 02de 7D       		.byte	0x7d
 2549 02df 00       		.sleb128 0
 2550 02e0 02000000 		.4byte	.LCFI37
 2551 02e4 04000000 		.4byte	.LCFI38
 2552 02e8 0200     		.2byte	0x2
 2553 02ea 7D       		.byte	0x7d
 2554 02eb 08       		.sleb128 8
 2555 02ec 04000000 		.4byte	.LCFI38
 2556 02f0 06000000 		.4byte	.LCFI39
 2557 02f4 0200     		.2byte	0x2
 2558 02f6 7D       		.byte	0x7d
 2559 02f7 10       		.sleb128 16
 2560 02f8 06000000 		.4byte	.LCFI39
 2561 02fc 2C000000 		.4byte	.LFE14
 2562 0300 0200     		.2byte	0x2
 2563 0302 77       		.byte	0x77
 2564 0303 10       		.sleb128 16
 2565 0304 00000000 		.4byte	0
 2566 0308 00000000 		.4byte	0
 2567              	.LLST15:
 2568 030c 00000000 		.4byte	.LFB15
 2569 0310 02000000 		.4byte	.LCFI40
 2570 0314 0200     		.2byte	0x2
 2571 0316 7D       		.byte	0x7d
 2572 0317 00       		.sleb128 0
 2573 0318 02000000 		.4byte	.LCFI40
 2574 031c 04000000 		.4byte	.LCFI41
 2575 0320 0200     		.2byte	0x2
 2576 0322 7D       		.byte	0x7d
 2577 0323 08       		.sleb128 8
 2578 0324 04000000 		.4byte	.LCFI41
 2579 0328 06000000 		.4byte	.LCFI42
 2580 032c 0200     		.2byte	0x2
 2581 032e 7D       		.byte	0x7d
 2582 032f 18       		.sleb128 24
 2583 0330 06000000 		.4byte	.LCFI42
 2584 0334 A4000000 		.4byte	.LFE15
 2585 0338 0200     		.2byte	0x2
 2586 033a 77       		.byte	0x77
 2587 033b 18       		.sleb128 24
 2588 033c 00000000 		.4byte	0
 2589 0340 00000000 		.4byte	0
 2590              	.LLST16:
 2591 0344 00000000 		.4byte	.LFB16
 2592 0348 02000000 		.4byte	.LCFI43
 2593 034c 0200     		.2byte	0x2
 2594 034e 7D       		.byte	0x7d
 2595 034f 00       		.sleb128 0
 2596 0350 02000000 		.4byte	.LCFI43
 2597 0354 04000000 		.4byte	.LCFI44
 2598 0358 0200     		.2byte	0x2
 2599 035a 7D       		.byte	0x7d
 2600 035b 10       		.sleb128 16
 2601 035c 04000000 		.4byte	.LCFI44
 2602 0360 06000000 		.4byte	.LCFI45
 2603 0364 0200     		.2byte	0x2
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 61


 2604 0366 7D       		.byte	0x7d
 2605 0367 28       		.sleb128 40
 2606 0368 06000000 		.4byte	.LCFI45
 2607 036c 98000000 		.4byte	.LFE16
 2608 0370 0200     		.2byte	0x2
 2609 0372 77       		.byte	0x77
 2610 0373 28       		.sleb128 40
 2611 0374 00000000 		.4byte	0
 2612 0378 00000000 		.4byte	0
 2613              	.LLST17:
 2614 037c 00000000 		.4byte	.LFB17
 2615 0380 02000000 		.4byte	.LCFI46
 2616 0384 0200     		.2byte	0x2
 2617 0386 7D       		.byte	0x7d
 2618 0387 00       		.sleb128 0
 2619 0388 02000000 		.4byte	.LCFI46
 2620 038c 04000000 		.4byte	.LCFI47
 2621 0390 0200     		.2byte	0x2
 2622 0392 7D       		.byte	0x7d
 2623 0393 0C       		.sleb128 12
 2624 0394 04000000 		.4byte	.LCFI47
 2625 0398 06000000 		.4byte	.LCFI48
 2626 039c 0200     		.2byte	0x2
 2627 039e 7D       		.byte	0x7d
 2628 039f 20       		.sleb128 32
 2629 03a0 06000000 		.4byte	.LCFI48
 2630 03a4 80000000 		.4byte	.LFE17
 2631 03a8 0200     		.2byte	0x2
 2632 03aa 77       		.byte	0x77
 2633 03ab 20       		.sleb128 32
 2634 03ac 00000000 		.4byte	0
 2635 03b0 00000000 		.4byte	0
 2636              		.section	.debug_aranges,"",%progbits
 2637 0000 A4000000 		.4byte	0xa4
 2638 0004 0200     		.2byte	0x2
 2639 0006 00000000 		.4byte	.Ldebug_info0
 2640 000a 04       		.byte	0x4
 2641 000b 00       		.byte	0
 2642 000c 0000     		.2byte	0
 2643 000e 0000     		.2byte	0
 2644 0010 00000000 		.4byte	.LFB0
 2645 0014 24000000 		.4byte	.LFE0-.LFB0
 2646 0018 00000000 		.4byte	.LFB1
 2647 001c E4010000 		.4byte	.LFE1-.LFB1
 2648 0020 00000000 		.4byte	.LFB2
 2649 0024 20000000 		.4byte	.LFE2-.LFB2
 2650 0028 00000000 		.4byte	.LFB3
 2651 002c 18000000 		.4byte	.LFE3-.LFB3
 2652 0030 00000000 		.4byte	.LFB4
 2653 0034 1C000000 		.4byte	.LFE4-.LFB4
 2654 0038 00000000 		.4byte	.LFB5
 2655 003c 1C000000 		.4byte	.LFE5-.LFB5
 2656 0040 00000000 		.4byte	.LFB6
 2657 0044 48000000 		.4byte	.LFE6-.LFB6
 2658 0048 00000000 		.4byte	.LFB7
 2659 004c 44000000 		.4byte	.LFE7-.LFB7
 2660 0050 00000000 		.4byte	.LFB8
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 62


 2661 0054 1C000000 		.4byte	.LFE8-.LFB8
 2662 0058 00000000 		.4byte	.LFB9
 2663 005c 30000000 		.4byte	.LFE9-.LFB9
 2664 0060 00000000 		.4byte	.LFB10
 2665 0064 2C000000 		.4byte	.LFE10-.LFB10
 2666 0068 00000000 		.4byte	.LFB11
 2667 006c 1C000000 		.4byte	.LFE11-.LFB11
 2668 0070 00000000 		.4byte	.LFB12
 2669 0074 1C000000 		.4byte	.LFE12-.LFB12
 2670 0078 00000000 		.4byte	.LFB13
 2671 007c 30000000 		.4byte	.LFE13-.LFB13
 2672 0080 00000000 		.4byte	.LFB14
 2673 0084 2C000000 		.4byte	.LFE14-.LFB14
 2674 0088 00000000 		.4byte	.LFB15
 2675 008c A4000000 		.4byte	.LFE15-.LFB15
 2676 0090 00000000 		.4byte	.LFB16
 2677 0094 98000000 		.4byte	.LFE16-.LFB16
 2678 0098 00000000 		.4byte	.LFB17
 2679 009c 80000000 		.4byte	.LFE17-.LFB17
 2680 00a0 00000000 		.4byte	0
 2681 00a4 00000000 		.4byte	0
 2682              		.section	.debug_ranges,"",%progbits
 2683              	.Ldebug_ranges0:
 2684 0000 00000000 		.4byte	.LFB0
 2685 0004 24000000 		.4byte	.LFE0
 2686 0008 00000000 		.4byte	.LFB1
 2687 000c E4010000 		.4byte	.LFE1
 2688 0010 00000000 		.4byte	.LFB2
 2689 0014 20000000 		.4byte	.LFE2
 2690 0018 00000000 		.4byte	.LFB3
 2691 001c 18000000 		.4byte	.LFE3
 2692 0020 00000000 		.4byte	.LFB4
 2693 0024 1C000000 		.4byte	.LFE4
 2694 0028 00000000 		.4byte	.LFB5
 2695 002c 1C000000 		.4byte	.LFE5
 2696 0030 00000000 		.4byte	.LFB6
 2697 0034 48000000 		.4byte	.LFE6
 2698 0038 00000000 		.4byte	.LFB7
 2699 003c 44000000 		.4byte	.LFE7
 2700 0040 00000000 		.4byte	.LFB8
 2701 0044 1C000000 		.4byte	.LFE8
 2702 0048 00000000 		.4byte	.LFB9
 2703 004c 30000000 		.4byte	.LFE9
 2704 0050 00000000 		.4byte	.LFB10
 2705 0054 2C000000 		.4byte	.LFE10
 2706 0058 00000000 		.4byte	.LFB11
 2707 005c 1C000000 		.4byte	.LFE11
 2708 0060 00000000 		.4byte	.LFB12
 2709 0064 1C000000 		.4byte	.LFE12
 2710 0068 00000000 		.4byte	.LFB13
 2711 006c 30000000 		.4byte	.LFE13
 2712 0070 00000000 		.4byte	.LFB14
 2713 0074 2C000000 		.4byte	.LFE14
 2714 0078 00000000 		.4byte	.LFB15
 2715 007c A4000000 		.4byte	.LFE15
 2716 0080 00000000 		.4byte	.LFB16
 2717 0084 98000000 		.4byte	.LFE16
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 63


 2718 0088 00000000 		.4byte	.LFB17
 2719 008c 80000000 		.4byte	.LFE17
 2720 0090 00000000 		.4byte	0
 2721 0094 00000000 		.4byte	0
 2722              		.section	.debug_line,"",%progbits
 2723              	.Ldebug_line0:
 2724 0000 35020000 		.section	.debug_str,"MS",%progbits,1
 2724      02004C00 
 2724      00000201 
 2724      FB0E0D00 
 2724      01010101 
 2725              	.LASF58:
 2726 0000 4144435F 		.ascii	"ADC_SAR_Seq_1_offset\000"
 2726      5341525F 
 2726      5365715F 
 2726      315F6F66 
 2726      66736574 
 2727              	.LASF10:
 2728 0015 75696E74 		.ascii	"uint16\000"
 2728      313600
 2729              	.LASF36:
 2730 001c 4144435F 		.ascii	"ADC_SAR_Seq_1_Init\000"
 2730      5341525F 
 2730      5365715F 
 2730      315F496E 
 2730      697400
 2731              	.LASF48:
 2732 002f 61646347 		.ascii	"adcGain\000"
 2732      61696E00 
 2733              	.LASF23:
 2734 0037 636F756E 		.ascii	"counts\000"
 2734      747300
 2735              	.LASF28:
 2736 003e 4144435F 		.ascii	"ADC_SAR_Seq_1_StartConvert\000"
 2736      5341525F 
 2736      5365715F 
 2736      315F5374 
 2736      61727443 
 2737              	.LASF44:
 2738 0059 4144435F 		.ascii	"ADC_SAR_Seq_1_SetSatMask\000"
 2738      5341525F 
 2738      5365715F 
 2738      315F5365 
 2738      74536174 
 2739              	.LASF25:
 2740 0072 4144435F 		.ascii	"ADC_SAR_Seq_1_Start\000"
 2740      5341525F 
 2740      5365715F 
 2740      315F5374 
 2740      61727400 
 2741              	.LASF7:
 2742 0086 6C6F6E67 		.ascii	"long long unsigned int\000"
 2742      206C6F6E 
 2742      6720756E 
 2742      7369676E 
 2742      65642069 
 2743              	.LASF26:
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 64


 2744 009d 4144435F 		.ascii	"ADC_SAR_Seq_1_Enable\000"
 2744      5341525F 
 2744      5365715F 
 2744      315F456E 
 2744      61626C65 
 2745              	.LASF24:
 2746 00b2 4144435F 		.ascii	"ADC_SAR_Seq_1_InputsPlacement\000"
 2746      5341525F 
 2746      5365715F 
 2746      315F496E 
 2746      70757473 
 2747              	.LASF32:
 2748 00d0 4144435F 		.ascii	"ADC_SAR_Seq_1_GetResult16\000"
 2748      5341525F 
 2748      5365715F 
 2748      315F4765 
 2748      74526573 
 2749              	.LASF6:
 2750 00ea 6C6F6E67 		.ascii	"long long int\000"
 2750      206C6F6E 
 2750      6720696E 
 2750      7400
 2751              	.LASF0:
 2752 00f8 7369676E 		.ascii	"signed char\000"
 2752      65642063 
 2752      68617200 
 2753              	.LASF41:
 2754 0104 4144435F 		.ascii	"ADC_SAR_Seq_1_SetHighLimit\000"
 2754      5341525F 
 2754      5365715F 
 2754      315F5365 
 2754      74486967 
 2755              	.LASF13:
 2756 011f 696E7433 		.ascii	"int32\000"
 2756      3200
 2757              	.LASF52:
 2758 0125 4144435F 		.ascii	"ADC_SAR_Seq_1_CountsTo_uVolts\000"
 2758      5341525F 
 2758      5365715F 
 2758      315F436F 
 2758      756E7473 
 2759              	.LASF4:
 2760 0143 6C6F6E67 		.ascii	"long int\000"
 2760      20696E74 
 2760      00
 2761              	.LASF9:
 2762 014c 75696E74 		.ascii	"uint8\000"
 2762      3800
 2763              	.LASF16:
 2764 0152 646F7562 		.ascii	"double\000"
 2764      6C6500
 2765              	.LASF11:
 2766 0159 75696E74 		.ascii	"uint32\000"
 2766      333200
 2767              	.LASF38:
 2768 0160 6D61736B 		.ascii	"mask\000"
 2768      00
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 65


 2769              	.LASF49:
 2770 0165 4144435F 		.ascii	"ADC_SAR_Seq_1_CountsTo_mVolts\000"
 2770      5341525F 
 2770      5365715F 
 2770      315F436F 
 2770      756E7473 
 2771              	.LASF33:
 2772 0183 7265744D 		.ascii	"retMode\000"
 2772      6F646500 
 2773              	.LASF57:
 2774 018b 4144435F 		.ascii	"ADC_SAR_Seq_1_initVar\000"
 2774      5341525F 
 2774      5365715F 
 2774      315F696E 
 2774      69745661 
 2775              	.LASF8:
 2776 01a1 756E7369 		.ascii	"unsigned int\000"
 2776      676E6564 
 2776      20696E74 
 2776      00
 2777              	.LASF53:
 2778 01ae 75566F6C 		.ascii	"uVolts\000"
 2778      747300
 2779              	.LASF5:
 2780 01b5 6C6F6E67 		.ascii	"long unsigned int\000"
 2780      20756E73 
 2780      69676E65 
 2780      6420696E 
 2780      7400
 2781              	.LASF55:
 2782 01c7 766F6C74 		.ascii	"volts\000"
 2782      7300
 2783              	.LASF22:
 2784 01cd 746D7052 		.ascii	"tmpRegVal\000"
 2784      65675661 
 2784      6C00
 2785              	.LASF3:
 2786 01d7 73686F72 		.ascii	"short unsigned int\000"
 2786      7420756E 
 2786      7369676E 
 2786      65642069 
 2786      6E7400
 2787              	.LASF62:
 2788 01ea 433A5C44 		.ascii	"C:\\Documents and Settings\\Chuck\\My Documents\\PS"
 2788      6F63756D 
 2788      656E7473 
 2788      20616E64 
 2788      20536574 
 2789 0219 6F432043 		.ascii	"oC Creator\\RosOnAStick\\RosOnAStick.cydsn\000"
 2789      72656174 
 2789      6F725C52 
 2789      6F734F6E 
 2789      41537469 
 2790              	.LASF56:
 2791 0242 4144435F 		.ascii	"ADC_SAR_Seq_1_channelsConfig\000"
 2791      5341525F 
 2791      5365715F 
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 66


 2791      315F6368 
 2791      616E6E65 
 2792              	.LASF51:
 2793 025f 6D566F6C 		.ascii	"mVolts\000"
 2793      747300
 2794              	.LASF19:
 2795 0266 72656733 		.ascii	"reg32\000"
 2795      3200
 2796              	.LASF61:
 2797 026c 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\ADC_SAR_Seq_1.c\000"
 2797      6E657261 
 2797      7465645F 
 2797      536F7572 
 2797      63655C50 
 2798              	.LASF14:
 2799 0295 666C6F61 		.ascii	"float32\000"
 2799      74333200 
 2800              	.LASF20:
 2801 029d 73697A65 		.ascii	"sizetype\000"
 2801      74797065 
 2801      00
 2802              	.LASF40:
 2803 02a6 6C6F774C 		.ascii	"lowLimit\000"
 2803      696D6974 
 2803      00
 2804              	.LASF31:
 2805 02af 4144435F 		.ascii	"ADC_SAR_Seq_1_IsEndConversion\000"
 2805      5341525F 
 2805      5365715F 
 2805      315F4973 
 2805      456E6443 
 2806              	.LASF29:
 2807 02cd 4144435F 		.ascii	"ADC_SAR_Seq_1_StopConvert\000"
 2807      5341525F 
 2807      5365715F 
 2807      315F5374 
 2807      6F70436F 
 2808              	.LASF17:
 2809 02e7 696E7436 		.ascii	"int64\000"
 2809      3400
 2810              	.LASF15:
 2811 02ed 666C6F61 		.ascii	"float\000"
 2811      7400
 2812              	.LASF47:
 2813 02f3 4144435F 		.ascii	"ADC_SAR_Seq_1_SetGain\000"
 2813      5341525F 
 2813      5365715F 
 2813      315F5365 
 2813      74476169 
 2814              	.LASF27:
 2815 0309 4144435F 		.ascii	"ADC_SAR_Seq_1_Stop\000"
 2815      5341525F 
 2815      5365715F 
 2815      315F5374 
 2815      6F7000
 2816              	.LASF42:
 2817 031c 68696768 		.ascii	"highLimit\000"
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 67


 2817      4C696D69 
 2817      7400
 2818              	.LASF60:
 2819 0326 474E5520 		.ascii	"GNU C 4.7.3 20130312 (release) [ARM/embedded-4_7-br"
 2819      4320342E 
 2819      372E3320 
 2819      32303133 
 2819      30333132 
 2820 0359 616E6368 		.ascii	"anch revision 196615]\000"
 2820      20726576 
 2820      6973696F 
 2820      6E203139 
 2820      36363135 
 2821              	.LASF1:
 2822 036f 756E7369 		.ascii	"unsigned char\000"
 2822      676E6564 
 2822      20636861 
 2822      7200
 2823              	.LASF2:
 2824 037d 73686F72 		.ascii	"short int\000"
 2824      7420696E 
 2824      7400
 2825              	.LASF54:
 2826 0387 4144435F 		.ascii	"ADC_SAR_Seq_1_CountsTo_Volts\000"
 2826      5341525F 
 2826      5365715F 
 2826      315F436F 
 2826      756E7473 
 2827              	.LASF37:
 2828 03a4 4144435F 		.ascii	"ADC_SAR_Seq_1_SetChanMask\000"
 2828      5341525F 
 2828      5365715F 
 2828      315F5365 
 2828      74436861 
 2829              	.LASF21:
 2830 03be 63684E75 		.ascii	"chNum\000"
 2830      6D00
 2831              	.LASF34:
 2832 03c4 6368616E 		.ascii	"chan\000"
 2832      00
 2833              	.LASF18:
 2834 03c9 63686172 		.ascii	"char\000"
 2834      00
 2835              	.LASF39:
 2836 03ce 4144435F 		.ascii	"ADC_SAR_Seq_1_SetLowLimit\000"
 2836      5341525F 
 2836      5365715F 
 2836      315F5365 
 2836      744C6F77 
 2837              	.LASF46:
 2838 03e8 6F666673 		.ascii	"offset\000"
 2838      657400
 2839              	.LASF50:
 2840 03ef 61646343 		.ascii	"adcCounts\000"
 2840      6F756E74 
 2840      7300
 2841              	.LASF59:
ARM GAS  C:\DOCUME~1\Chuck\LOCALS~1\Temp\ccQZlOLh.s 			page 68


 2842 03f9 4144435F 		.ascii	"ADC_SAR_Seq_1_countsPer10Volt\000"
 2842      5341525F 
 2842      5365715F 
 2842      315F636F 
 2842      756E7473 
 2843              	.LASF30:
 2844 0417 73746174 		.ascii	"status\000"
 2844      757300
 2845              	.LASF45:
 2846 041e 4144435F 		.ascii	"ADC_SAR_Seq_1_SetOffset\000"
 2846      5341525F 
 2846      5365715F 
 2846      315F5365 
 2846      744F6666 
 2847              	.LASF12:
 2848 0436 696E7431 		.ascii	"int16\000"
 2848      3600
 2849              	.LASF43:
 2850 043c 4144435F 		.ascii	"ADC_SAR_Seq_1_SetLimitMask\000"
 2850      5341525F 
 2850      5365715F 
 2850      315F5365 
 2850      744C696D 
 2851              	.LASF35:
 2852 0457 72657375 		.ascii	"result\000"
 2852      6C7400
 2853              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.7.3 20130312 (release) [ARM/embedded-4_7-br
