$date
	Tue Oct 07 16:43:56 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$scope module a $end
$var wire 16 ! A1 [15:0] $end
$var wire 16 " A2 [15:0] $end
$var wire 1 # N $end
$var wire 1 $ P $end
$var wire 1 % Z $end
$var wire 4 & amount4 [3:0] $end
$var wire 1 ' clk $end
$var wire 2 ( opval [1:0] $end
$var wire 2 ) shiftop [1:0] $end
$var reg 16 * D [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
0'
b0 &
x%
0$
0#
b0 "
b0 !
$end
#5
x$
0%
b11 *
1'
b10 "
b1 !
#10
0'
#15
0$
x#
b1000000111111111 *
1'
b1000000100000000 "
b11111111 !
#20
0'
#25
0#
x%
b0 *
1'
b1000000000000000 "
b1000000000000000 !
#30
x#
0%
b1000000000000000 *
0'
b1 (
#35
0#
x%
b0 *
1'
b10 "
b1 !
#40
0'
#45
x$
0%
b10 *
1'
b111 "
b1010 !
#50
0'
b10 (
#55
1'
b10 "
b1 !
#60
0'
#65
1'
b111 "
b1010 !
#70
0'
b11 (
#75
1'
b10 "
b1 !
#80
0'
#85
1'
b101 &
#90
0'
#95
1'
b111 "
b1010 !
#100
0'
b10 )
#105
1'
b110 &
#110
0'
#115
1'
b0 "
b1101111010101101 !
#120
0'
b11 )
#125
1'
b1101 &
#130
0'
#135
1'
#140
0'
