\doxysection{stm32g4xx\+\_\+ll\+\_\+adc.\+h}
\hypertarget{stm32g4xx__ll__adc_8h_source}{}\label{stm32g4xx__ll__adc_8h_source}\index{C:/Users/eugen/Documents/3A/SystAcq/2425\_MSC\_SystAcq\_MORAIS\_TCHEGANG/NUCLEO-\/G474RET6-\/Inverter\_Pinout/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_adc.h@{C:/Users/eugen/Documents/3A/SystAcq/2425\_MSC\_SystAcq\_MORAIS\_TCHEGANG/NUCLEO-\/G474RET6-\/Inverter\_Pinout/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_ll\_adc.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32G4xx\_LL\_ADC\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32G4xx\_LL\_ADC\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}stm32g4xx.h"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (ADC1)\ ||\ defined\ (ADC2)\ ||\ defined\ (ADC3)\ ||\ defined\ (ADC4)\ ||\ defined\ (ADC5)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00048\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00049\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00050\ \textcolor{comment}{/*\ -\/\ sequencer\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00051\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00052\ }
\DoxyCodeLine{00053\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ regular\ sequencer\ configuration\ */}}
\DoxyCodeLine{00054\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100UL)}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200UL)}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300UL)}}
\DoxyCodeLine{00059\ }
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ ADC\_REG\_SQRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_SQR2\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR3\_REGOFFSET\ |\ ADC\_SQR4\_REGOFFSET)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ ADC\_SQRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ (8UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_SQRx\_REGOFFSET\ in\ ADC\_REG\_SQRX\_REGOFFSET\_MASK*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_ID\_SQRX\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{00064\ }
\DoxyCodeLine{00065\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ sequencer\ bits\ information\ to\ be\ inserted\ \ */}}
\DoxyCodeLine{00066\ \textcolor{comment}{/*\ into\ ADC\ group\ regular\ sequencer\ ranks\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR1\_SQ1\_Pos)}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR1\_SQ2\_Pos)}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR1\_SQ3\_Pos)}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR1\_SQ4\_Pos)}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR2\_SQ5\_Pos)}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR2\_SQ6\_Pos)}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR2\_SQ7\_Pos)}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR2\_SQ8\_Pos)}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS\ \ (ADC\_SQR2\_SQ9\_Pos)}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR3\_SQ10\_Pos)}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR3\_SQ11\_Pos)}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR3\_SQ12\_Pos)}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR3\_SQ13\_Pos)}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR3\_SQ14\_Pos)}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR4\_SQ15\_Pos)}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS\ (ADC\_SQR4\_SQ16\_Pos)}}
\DoxyCodeLine{00083\ }
\DoxyCodeLine{00084\ }
\DoxyCodeLine{00085\ }
\DoxyCodeLine{00086\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00087\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00088\ \textcolor{comment}{/*\ -\/\ data\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00089\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00090\ }
\DoxyCodeLine{00091\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ injected\ data\ register\ */}}
\DoxyCodeLine{00092\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100UL)}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200UL)}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300UL)}}
\DoxyCodeLine{00097\ }
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ |\ ADC\_JDR2\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_JDR3\_REGOFFSET\ |\ ADC\_JDR4\_REGOFFSET)}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ ADC\_JDRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ (8UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_JDRx\_REGOFFSET\ in\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00102\ }
\DoxyCodeLine{00103\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ injected\ sequencer\ bits\ information\ to\ be\ inserted\ */}}
\DoxyCodeLine{00104\ \textcolor{comment}{/*\ into\ ADC\ group\ injected\ sequencer\ ranks\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_1\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ1\_Pos)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_2\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ2\_Pos)}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_3\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ3\_Pos)}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_4\_JSQR\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JSQ4\_Pos)}}
\DoxyCodeLine{00109\ }
\DoxyCodeLine{00110\ }
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00112\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00113\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00114\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00115\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ (ADC\_CFGR\_EXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for}}
\DoxyCodeLine{00117\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ compatibility\ with\ some\ ADC\ on\ other\ STM32\ series}}
\DoxyCodeLine{00118\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00119\ }
\DoxyCodeLine{00120\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00121\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00122\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CFGR\_EXTSEL)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00127\ }
\DoxyCodeLine{00128\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00129\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00130\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CFGR\_EXTEN)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00135\ }
\DoxyCodeLine{00136\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (ADC\_CFGR\_EXTSEL\_Pos)}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (ADC\_CFGR\_EXTEN\_Pos)}}
\DoxyCodeLine{00139\ }
\DoxyCodeLine{00140\ }
\DoxyCodeLine{00141\ }
\DoxyCodeLine{00142\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00143\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00144\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00145\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ (ADC\_JSQR\_JEXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for}}
\DoxyCodeLine{00147\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ compatibility\ with\ some\ ADC\ on\ other\ STM32\ series}}
\DoxyCodeLine{00148\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00149\ }
\DoxyCodeLine{00150\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00151\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00152\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ ADC\_JSQR\_JEXTSEL)\ \ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00157\ }
\DoxyCodeLine{00158\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00159\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00160\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ ADC\_JSQR\_JEXTEN)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00165\ }
\DoxyCodeLine{00166\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ injected\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (ADC\_JSQR\_JEXTSEL\_Pos)}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (ADC\_JSQR\_JEXTEN\_Pos)}}
\DoxyCodeLine{00169\ }
\DoxyCodeLine{00170\ }
\DoxyCodeLine{00171\ }
\DoxyCodeLine{00172\ }
\DoxyCodeLine{00173\ }
\DoxyCodeLine{00174\ }
\DoxyCodeLine{00175\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ channel:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00176\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_CHANNEL\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00177\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ number\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00178\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ bitfield\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00179\ \textcolor{comment}{/*\ -\/\ channel\ differentiation\ between\ external\ channels\ (connected\ to\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00180\ \textcolor{comment}{/*\ \ \ GPIO\ pins)\ and\ internal\ channels\ (connected\ to\ internal\ paths)\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00181\ \textcolor{comment}{/*\ -\/\ channel\ sampling\ time\ defined\ by\ SMPRx\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00182\ \textcolor{comment}{/*\ \ \ and\ SMPx\ bits\ positions\ into\ SMPRx\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH)}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH)}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ (ADC\_CFGR\_AWD1CH\_Pos)}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ |\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK\ \(\backslash\)}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{00188\ \textcolor{comment}{/*\ Equivalent\ mask\ of\ ADC\_CHANNEL\_NUMBER\_MASK\ aligned\ on\ register\ LSB\ (bit\ 0)\ */}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ (ADC\_SQR2\_SQ5)\ }\textcolor{comment}{/*\ Equivalent\ to\ shift:\ (ADC\_CHANNEL\_NUMBER\_MASK}}
\DoxyCodeLine{00190\ \textcolor{comment}{\ \ >>\ [Position\ of\ bitfield\ "{}ADC\_CHANNEL\_NUMBER\_MASK"{}\ in\ register])\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00191\ }
\DoxyCodeLine{00192\ \textcolor{comment}{/*\ Channel\ differentiation\ between\ external\ and\ internal\ channels\ */}}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ \ \ \ \ \ \ \ \ (0x80000000UL)\ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2\ \ \ \ \ \ \ (0x00080000UL)\ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ for\ other\ ADC\ instances,\ in\ case}}
\DoxyCodeLine{00195\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ of\ different\ ADC\ internal\ channels\ mapped\ on\ same\ channel}}
\DoxyCodeLine{00196\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ number\ on\ different\ ADC\ instances\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK\ \ \ \ (ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)}}
\DoxyCodeLine{00198\ }
\DoxyCodeLine{00199\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ channel\ sampling\ time\ configuration\ */}}
\DoxyCodeLine{00200\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02000000UL)}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK\ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ADC\_SMPR2\_REGOFFSET)}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ ADC\_SMPRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ (25UL)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_SMPRx\_REGOFFSET}}
\DoxyCodeLine{00205\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ in\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00206\ }
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK\ \ \ \ (0x01F00000UL)}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS\ \ \ \ \ (20UL)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK"{}}}
\DoxyCodeLine{00209\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00210\ }
\DoxyCodeLine{00211\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ number\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00212\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2)}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3)}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2)}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4)}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00233\ }
\DoxyCodeLine{00234\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ bitfield\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00235\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0)}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_1)}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_2)}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_3)}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_4)}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_5)}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_6)}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_7)}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_8)}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_9)}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_10)}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_11)}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_12)}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_13)}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_14)}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_15)}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_16)}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_17)}}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_18)}}
\DoxyCodeLine{00255\ }
\DoxyCodeLine{00256\ \textcolor{comment}{/*\ Definition\ of\ channels\ sampling\ time\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00257\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00258\ \textcolor{comment}{/*\ Value\ shifted\ are\ equivalent\ to\ bitfield\ "{}ADC\_SMPRx\_SMPy"{}\ position\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00259\ \textcolor{comment}{/*\ in\ register.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((27UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00279\ }
\DoxyCodeLine{00280\ }
\DoxyCodeLine{00281\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ mode\ single\ or\ differential\ ended:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00282\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_SINGLE\_ENDED\ or\ LL\_ADC\_SINGLE\_DIFFERENTIAL\ \ */}}
\DoxyCodeLine{00283\ \textcolor{comment}{/*\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00284\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ registers)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00285\ \textcolor{comment}{/*\ -\/\ ADC\ calibration:\ calibration\ start,\ calibration\ factor\ get\ or\ set\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00286\ \textcolor{comment}{/*\ -\/\ ADC\ channels:\ set\ each\ ADC\ channel\ ending\ mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_START\_MASK\ \ \ \ (ADC\_CR\_ADCALDIF)}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK\ \ \ (ADC\_CALFACT\_CALFACT\_D\ |\ ADC\_CALFACT\_CALFACT\_S)}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CHANNEL\_MASK\ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_BITFIELD\_MASK)\ }\textcolor{comment}{/*\ Equivalent\ to\ ADC\_DIFSEL\_DIFSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CHANNEL\_SHIFT\_MASK\ \ (ADC\_CALFACT\_CALFACT\_S\_4\ |\ ADC\_CALFACT\_CALFACT\_S\_3)\ }\textcolor{comment}{/*\ Bits\ chosen}}
\DoxyCodeLine{00291\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ to\ perform\ of\ shift\ when\ single\ mode\ is\ selected,\ shift\ value\ out\ of}}
\DoxyCodeLine{00292\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ channels\ bits\ range.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK\ \ \ (0x00010000UL)\ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ differential\ mode:}}
\DoxyCodeLine{00294\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ mask\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_POS\ \ \ \ (16UL)\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ differential\ mode:}}
\DoxyCodeLine{00296\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ position\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4\ (ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_POS\ -\/\ 4UL)\ }\textcolor{comment}{/*\ Shift\ of\ bit}}
\DoxyCodeLine{00298\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\ to\ perform\ a\ shift\ of\ 4\ ranks\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00299\ }
\DoxyCodeLine{00300\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ analog\ watchdog:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00301\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_AWD\_CHANNELx\_xxx\ the\ relevant\ bits\ for:\ \ \ \ \ */}}
\DoxyCodeLine{00302\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ analog\ watchdogs,\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00303\ \textcolor{comment}{/*\ (feature\ of\ several\ watchdogs\ not\ available\ on\ all\ STM32\ series)).\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00304\ \textcolor{comment}{/*\ -\/\ analog\ watchdog\ 1:\ monitored\ channel\ defined\ by\ number,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00305\ \textcolor{comment}{/*\ \ \ selection\ of\ ADC\ group\ (ADC\ groups\ regular\ and-\/or\ injected).\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00306\ \textcolor{comment}{/*\ -\/\ analog\ watchdog\ 2\ and\ 3:\ monitored\ channel\ defined\ by\ bitfield,\ no\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00307\ \textcolor{comment}{/*\ \ \ selection\ on\ groups.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00308\ }
\DoxyCodeLine{00309\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ channel\ configuration\ */}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00100000UL)}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00200000UL)}}
\DoxyCodeLine{00313\ }
\DoxyCodeLine{00314\ \textcolor{comment}{/*\ Register\ offset\ gap\ between\ AWD1\ and\ AWD2-\/AWD3\ configuration\ registers\ */}}
\DoxyCodeLine{00315\ \textcolor{comment}{/*\ (Set\ separately\ as\ ADC\_AWD\_CRX\_REGOFFSET\ to\ spare\ 32\ bits\ space\ */}}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK\ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0)}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL\ \ \ \ \ \ (0x00000024UL)}}
\DoxyCodeLine{00318\ }
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET\ |\ ADC\_AWD\_CR2\_REGOFFSET\ |\ ADC\_AWD\_CR3\_REGOFFSET)}}
\DoxyCodeLine{00320\ }
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)}}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR23\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH)}}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK\ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK\ |\ ADC\_AWD\_CR23\_CHANNEL\_MASK)}}
\DoxyCodeLine{00324\ }
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (20UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_AWD\_CRx\_REGOFFSET}}
\DoxyCodeLine{00326\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ in\ ADC\_AWD\_CRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00327\ }
\DoxyCodeLine{00328\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ threshold\ configuration\ */}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET)}}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR2\_REGOFFSET)}}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR3\_REGOFFSET)}}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_TR1\_REGOFFSET\ |\ ADC\_AWD\_TR2\_REGOFFSET\ |\ ADC\_AWD\_TR3\_REGOFFSET)}}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CRX\_REGOFFSET\_POS)\ \ \ \ \ \ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_SQRx\_REGOFFSET}}
\DoxyCodeLine{00334\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ in\ ADC\_AWD\_TRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK\ \ \ \ \ \ \ \ \ \ (0x00010000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate}}
\DoxyCodeLine{00336\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ threshold\ high:\ mask\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_POS\ \ \ \ \ \ \ \ \ \ \ (16UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate}}
\DoxyCodeLine{00338\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ threshold\ high:\ position\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4\ \ \ \ \ \ \ \ (ADC\_AWD\_TRX\_BIT\_HIGH\_POS\ -\/\ 4UL)\ }\textcolor{comment}{/*\ Shift\ of\ bit\ ADC\_AWD\_TRX\_BIT\_HIGH\ to}}
\DoxyCodeLine{00340\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ position\ to\ perform\ a\ shift\ of\ 4\ ranks\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00341\ }
\DoxyCodeLine{00342\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ offset:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00343\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ offset\ instance\ configuration\ */}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001UL)}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002UL)}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003UL)}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ ADC\_OFRx\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_OFR1\_REGOFFSET\ |\ ADC\_OFR2\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_OFR3\_REGOFFSET\ |\ ADC\_OFR4\_REGOFFSET)}}
\DoxyCodeLine{00350\ }
\DoxyCodeLine{00351\ }
\DoxyCodeLine{00352\ \textcolor{comment}{/*\ ADC\ registers\ bits\ positions\ */}}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_Pos)}}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1SGL\_BITOFFSET\_POS\ \ \ \ \ (ADC\_CFGR\_AWD1SGL\_Pos)}}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1EN\_BITOFFSET\_POS\ \ \ \ \ \ (ADC\_CFGR\_AWD1EN\_Pos)}}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAWD1EN\_BITOFFSET\_POS\ \ \ \ \ (ADC\_CFGR\_JAWD1EN\_Pos)}}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (ADC\_TR1\_HT1\_Pos)}}
\DoxyCodeLine{00358\ }
\DoxyCodeLine{00359\ }
\DoxyCodeLine{00360\ \textcolor{comment}{/*\ ADC\ registers\ bits\ groups\ */}}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ ADC\_CR\_BITS\_PROPERTY\_RS\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR\_ADCAL\ |\ ADC\_CR\_ADEN\ |\ ADC\_CR\_ADDIS\ \(\backslash\)}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR\_JADSTART\ |\ ADC\_CR\_JADSTP\ \(\backslash\)}}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR\_ADSTART\ |\ ADC\_CR\_ADSTP)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ADC\ register\ CR\ bits\ with}}
\DoxyCodeLine{00364\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HW\ property\ "{}rs"{}:\ Software\ can\ read\ as\ well\ as\ set\ this\ bit.}}
\DoxyCodeLine{00365\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Writing\ '0'\ has\ no\ effect\ on\ the\ bit\ value.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00366\ }
\DoxyCodeLine{00367\ }
\DoxyCodeLine{00368\ \textcolor{comment}{/*\ ADC\ internal\ channels\ related\ definitions\ */}}
\DoxyCodeLine{00369\ \textcolor{comment}{/*\ Internal\ voltage\ reference\ VrefInt\ */}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF75AAUL))\ }\textcolor{comment}{/*\ Internal\ voltage\ reference,\ address\ of}}
\DoxyCodeLine{00371\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ parameter\ VREFINT\_CAL:\ VrefInt\ ADC\ raw\ data\ acquired\ at\ temperature\ 30\ DegC}}
\DoxyCodeLine{00372\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.0\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_VREF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ value}}
\DoxyCodeLine{00374\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ with\ which\ VrefInt\ has\ been\ calibrated\ in\ production}}
\DoxyCodeLine{00375\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00376\ \textcolor{comment}{/*\ Temperature\ sensor\ */}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF75A8UL))\ }\textcolor{comment}{/*\ Address\ of\ parameter\ TS\_CAL1:\ On\ STM32G4,}}
\DoxyCodeLine{00378\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ \ 30\ DegC}}
\DoxyCodeLine{00379\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.0\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF75CAUL))\ }\textcolor{comment}{/*\ Address\ of\ parameter\ TS\_CAL2:\ On\ STM32G4,}}
\DoxyCodeLine{00381\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ 110\ DegC}}
\DoxyCodeLine{00382\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.0\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30L)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Temperature\ at\ which\ temperature\ sensor}}
\DoxyCodeLine{00384\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL1\_ADDR}}
\DoxyCodeLine{00385\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (110L)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Temperature\ at\ which\ temperature\ sensor}}
\DoxyCodeLine{00387\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL2\_ADDR}}
\DoxyCodeLine{00388\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL\_VREFANALOG\ \ \ \ \ \ \ \ \ \ (3000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ value}}
\DoxyCodeLine{00390\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production}}
\DoxyCodeLine{00391\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance\ +-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00392\ }
\DoxyCodeLine{00398\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\#define\ \_\_ADC\_PTR\_REG\_OFFSET(\_\_REG\_\_,\ \_\_REG\_OFFFSET\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\ \ ((\_\_IO\ uint32\_t\ *)((uint32\_t)\ ((uint32\_t)(\&(\_\_REG\_\_))\ +\ ((\_\_REG\_OFFFSET\_\_)\ <<\ 2UL))))}}
\DoxyCodeLine{00413\ }
\DoxyCodeLine{00419\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00435\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00436\ \{}
\DoxyCodeLine{00437\ \ \ uint32\_t\ CommonClock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00446\ \ \ uint32\_t\ Multimode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00452\ \ \ uint32\_t\ MultiDMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00457\ \ \ uint32\_t\ MultiTwoSamplingDelay;\ \ \ \ \ \ \ }
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00462\ }
\DoxyCodeLine{00463\ \}\ LL\_ADC\_CommonInitTypeDef;}
\DoxyCodeLine{00464\ }
\DoxyCodeLine{00485\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00486\ \{}
\DoxyCodeLine{00487\ \ \ uint32\_t\ Resolution;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00492\ \ \ uint32\_t\ DataAlignment;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00497\ \ \ uint32\_t\ LowPowerMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00502\ \}\ LL\_ADC\_InitTypeDef;}
\DoxyCodeLine{00503\ }
\DoxyCodeLine{00523\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00524\ \{}
\DoxyCodeLine{00525\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00537\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00542\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00550\ \ \ uint32\_t\ ContinuousMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00560\ \ \ uint32\_t\ DMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00566\ \ \ uint32\_t\ Overrun;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00572\ \}\ LL\_ADC\_REG\_InitTypeDef;}
\DoxyCodeLine{00573\ }
\DoxyCodeLine{00593\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00594\ \{}
\DoxyCodeLine{00595\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00607\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00612\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00620\ \ \ uint32\_t\ TrigAuto;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00628\ \}\ LL\_ADC\_INJ\_InitTypeDef;}
\DoxyCodeLine{00629\ }
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00634\ }
\DoxyCodeLine{00635\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_ADRDY\ \ \ \ \ \ }}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOC\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOS\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_OVR\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOSMP\ \ \ \ \ \ }}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOC\ \ \ \ \ \ \ }}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOS\ \ \ \ \ \ \ }}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JQOVF\ \ \ \ \ \ }}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD2\ \ \ \ \ \ \ }}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD3\ \ \ \ \ \ \ }}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_MST\ \ }}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_SLV\ \ }}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_MST\ \ \ \ }}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_SLV\ \ \ \ }}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_MST\ \ \ \ }}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_SLV\ \ \ \ }}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_MST\ \ \ \ }}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_SLV\ \ \ \ }}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_MST\ \ }}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_SLV\ \ }}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_MST\ \ \ }}
\DoxyCodeLine{00681\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_SLV\ \ \ }}
\DoxyCodeLine{00683\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_MST\ \ \ }}
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_SLV\ \ \ }}
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_MST\ \ }}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_SLV\ \ }}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_MST\ \ \ }}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_SLV\ \ \ }}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_MST\ \ \ }}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_SLV\ \ \ }}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_MST\ \ \ }}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_SLV\ \ \ }}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_ADRDYIE\ \ \ \ }}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCIE\ \ \ \ \ \ }}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSIE\ \ \ \ \ \ }}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_OVRIE\ \ \ \ \ \ }}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSMPIE\ \ \ \ }}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOCIE\ \ \ \ \ }}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOSIE\ \ \ \ \ }}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JQOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JQOVFIE\ \ \ \ }}
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD1IE\ \ \ \ \ }}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD2IE\ \ \ \ \ }}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD3IE\ \ \ \ \ }}
\DoxyCodeLine{00736\ \textcolor{comment}{/*\ List\ of\ ADC\ registers\ intended\ to\ be\ used\ (most\ commonly)\ with\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00737\ \textcolor{comment}{/*\ DMA\ transfer.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00738\ \textcolor{comment}{/*\ Refer\ to\ function\ @ref\ LL\_ADC\_DMA\_GetRegAddr().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register}}
\DoxyCodeLine{00740\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (corresponding\ to\ register\ DR)\ to\ be\ used\ with\ ADC\ configured\ in\ independent}}
\DoxyCodeLine{00741\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ mode.\ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function}}
\DoxyCodeLine{00742\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_ReadConversionData32()\ and\ other}}
\DoxyCodeLine{00743\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ functions\ @ref\ LL\_ADC\_REG\_ReadConversionDatax()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI\ \ (0x00000001UL)\ \ \ \ \ \ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register}}
\DoxyCodeLine{00746\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (corresponding\ to\ register\ CDR)\ to\ be\ used\ with\ ADC\ configured\ in\ multimode}}
\DoxyCodeLine{00747\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (available\ on\ STM32\ devices\ with\ several\ ADC\ instances).}}
\DoxyCodeLine{00748\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function}}
\DoxyCodeLine{00749\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_ReadMultiConversionData32()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV1\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV2\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV4\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_1\ |\ ADC\_CCR\_CKMODE\_0)\ }}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00770\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_1\ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{00772\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV10\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{00776\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV12\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ |\ ADC\_CCR\_PRESC\_1)\ }}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV16\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ |\ ADC\_CCR\_PRESC\_1\ \(\backslash\)}}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV32\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV64\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV128\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_1)\ }}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV256\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_1\ \(\backslash\)}}
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00797\ \textcolor{comment}{/*\ Note:\ Other\ measurement\ paths\ to\ internal\ channels\ may\ be\ available\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00798\ \textcolor{comment}{/*\ \ \ \ \ \ \ (connections\ to\ other\ peripherals).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00799\ \textcolor{comment}{/*\ \ \ \ \ \ \ If\ they\ are\ not\ listed\ below,\ they\ do\ not\ require\ any\ specific\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00800\ \textcolor{comment}{/*\ \ \ \ \ \ \ path\ enable.\ In\ this\ case,\ Access\ to\ measurement\ path\ is\ done\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00801\ \textcolor{comment}{/*\ \ \ \ \ \ \ only\ by\ selecting\ the\ corresponding\ ADC\ internal\ channel.\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_NONE\ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VREFINT\ \ \ \ \ \ \ (ADC\_CCR\_VREFEN)\ \ \ \ \ }}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_TEMPSENSOR\ \ \ \ (ADC\_CCR\_VSENSESEL)\ \ }}
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VBAT\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_VBATSEL)\ \ \ \ }}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_12B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_10B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_RES\_0)\ \ \ }}
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_8B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_6B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_1\ |\ ADC\_CFGR\_RES\_0)\ \ \ }}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_RIGHT\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_LEFT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_ALIGN)\ \ \ }}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_MODE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_AUTOWAIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AUTDLY)\ \ }}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_REGOFFSET\ }}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_REGOFFSET\ }}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_REGOFFSET\ }}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_REGOFFSET\ }}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_OFR1\_OFFSET1\_EN)\ \ }}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SIGN\_NEGATIVE\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SIGN\_POSITIVE\ \ \ \ \ \ \ \ (ADC\_OFR1\_OFFSETPOS)\ }}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SATURATION\_DISABLE\ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_SATURATION\_ENABLE\ \ \ \ (ADC\_OFR1\_SATEN)\ \ \ }}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001UL)\ \ \ \ \ }}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_INJECTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002UL)\ \ \ \ \ }}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\_INJECTED\ \ \ \ \ \ (0x00000003UL)\ \ \ \ \ }}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_0\_NUMBER\ \ |\ ADC\_CHANNEL\_0\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_0\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_1\_NUMBER\ \ |\ ADC\_CHANNEL\_1\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_1\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_2\_NUMBER\ \ |\ ADC\_CHANNEL\_2\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_2\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_3\_NUMBER\ \ |\ ADC\_CHANNEL\_3\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_3\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_4\_NUMBER\ \ |\ ADC\_CHANNEL\_4\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_4\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_5\_NUMBER\ \ |\ ADC\_CHANNEL\_5\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_5\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_6\_NUMBER\ \ |\ ADC\_CHANNEL\_6\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_6\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_7\_NUMBER\ \ |\ ADC\_CHANNEL\_7\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_7\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_8\_NUMBER\ \ |\ ADC\_CHANNEL\_8\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_8\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_9\_NUMBER\ \ |\ ADC\_CHANNEL\_9\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_9\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_10\_NUMBER\ |\ ADC\_CHANNEL\_10\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_10\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_11\_NUMBER\ |\ ADC\_CHANNEL\_11\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_11\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_12\_NUMBER\ |\ ADC\_CHANNEL\_12\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_12\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_13\_NUMBER\ |\ ADC\_CHANNEL\_13\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_13\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_14\_NUMBER\ |\ ADC\_CHANNEL\_14\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_14\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_15\_NUMBER\ |\ ADC\_CHANNEL\_15\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_15\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_16\_NUMBER\ |\ ADC\_CHANNEL\_16\_SMP\ |\ \(\backslash\)}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_16\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_17\_NUMBER\ |\ ADC\_CHANNEL\_17\_SMP\ |\ \(\backslash\)}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_17\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_18\_NUMBER\ |\ ADC\_CHANNEL\_18\_SMP\ |\ \(\backslash\)}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_18\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1\ \ \ \ \ (LL\_ADC\_CHANNEL\_16\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5\ \ \ \ \ (LL\_ADC\_CHANNEL\_4\ \ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP1\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_13\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP2\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_16\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ \(\backslash\)}}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ }}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2\ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ \(\backslash\)}}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ }}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3\ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_13\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ \(\backslash\)}}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ }}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP4\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_5\ \ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP5\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_3\ \ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VOPAMP6\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ \(\backslash\)}}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_TRGO2\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH1\ \ \ \ \ \ \ (ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH2\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH3\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH1\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH2\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH3\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH1\ \ \ \ \ \ \ (ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH4\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH1\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH4\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM6\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM7\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO2\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_CH1\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM15\_TRGO\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_TRGO\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ }}
\DoxyCodeLine{01109\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_TRGO2\ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_CH1\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_CH2\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01130\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM20\_CH3\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG1\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG2\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG3\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG4\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG5\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG6\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG7\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG8\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG9\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01196\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_HRTIM\_TRG10\ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_EXTI\_LINE11\ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01208\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_EXTI\_LINE2\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_LPTIM\_OUT\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_4\ |\ ADC\_CFGR\_EXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_EXTEN\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_CFGR\_EXTEN\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_CFGR\_EXTEN\_1\ |\ ADC\_CFGR\_EXTEN\_0)\ \ \ }}
\DoxyCodeLine{01239\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SAMPLING\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SAMPLING\_MODE\_BULB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_BULB)\ \ \ \ \ }}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SAMPLING\_MODE\_TRIGGER\_CONTROLED\ \ \ \ (ADC\_CFGR2\_SMPTRIG)\ \ }}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_CONTINUOUS\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_CONT)\ \ \ \ }}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_NONE\ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_LIMITED\ \ \ \ (ADC\_CFGR\_DMAEN)\ \ \ }}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_UNLIMITED\ \ (ADC\_CFGR\_DMACFG\ |\ ADC\_CFGR\_DMAEN)\ \ \ \ }}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#if\ defined(ADC\_SMPR1\_SMPPLUS)}}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_COMMON\_DEFAULT\ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ }}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_COMMON\_3C5\_REPL\_2C5\ (ADC\_SMPR1\_SMPPLUS)\ }}
\DoxyCodeLine{01292\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_SMPR1\_SMPPLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01293\ }
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_OVR\_DATA\_PRESERVED\ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_OVR\_DATA\_OVERWRITTEN\ \ \ \ (ADC\_CFGR\_OVRMOD)\ \ }}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (ADC\_SQR1\_L\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (ADC\_SQR1\_L\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ \ }}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_5RANKS\ \ (ADC\_SQR1\_L\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_6RANKS\ \ (ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_0)\ \ }}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_7RANKS\ \ (ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1)\ }}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_8RANKS\ \ (ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ \(\backslash\)}}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_9RANKS\ \ (ADC\_SQR1\_L\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_10RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_0)\ \ }}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_11RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_1)\ \ }}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_12RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_1\ \(\backslash\)}}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_13RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2)\ \ }}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_14RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \(\backslash\)}}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_15RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \(\backslash\)}}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_16RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \(\backslash\)}}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01354\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (ADC\_CFGR\_DISCEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_2RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ \ }}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_3RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_1\ |\ ADC\_CFGR\_DISCEN)\ \ }}
\DoxyCodeLine{01360\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_4RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_1\ |\ ADC\_CFGR\_DISCNUM\_0\ \(\backslash\)}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_5RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCEN)\ \ \ }}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_6RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCNUM\_0\ \(\backslash\)}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_7RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCNUM\_1\ \(\backslash\)}}
\DoxyCodeLine{01369\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_8RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCNUM\_1\ \(\backslash\)}}
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ \ }}
\DoxyCodeLine{01381\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01399\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR4\_REGOFFSET\ |\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR4\_REGOFFSET\ |\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01422\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO\ \ \ \ \ \ (ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01425\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO2\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH3\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01442\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_CH1\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01443\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01449\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH1\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH3\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01473\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01477\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH3\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01490\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM6\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01491\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01494\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM7\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01495\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01499\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01502\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_TRGO2\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01503\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01506\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH2\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01507\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01513\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM15\_TRGO\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01522\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM16\_CH1\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01529\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_TRGO\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01534\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_TRGO2\ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_CH2\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM20\_CH4\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG1\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG2\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01567\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG3\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG4\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG5\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG6\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01592\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG7\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01593\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01598\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG8\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01604\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG9\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01610\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_HRTIM\_TRG10\ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01616\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_EXTI\_LINE3\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01617\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01622\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_EXTI\_LINE15\ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01623\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01628\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_LPTIM\_OUT\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_4\ |\ ADC\_JSQR\_JEXTSEL\_3\ |\ \(\backslash\)}}
\DoxyCodeLine{01629\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ }}
\DoxyCodeLine{01639\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTEN\_0)\ }}
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_JSQR\_JEXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01643\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_JSQR\_JEXTEN\_1\ |\ ADC\_JSQR\_JEXTEN\_0)\ }}
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_INDEPENDENT\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{01655\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_FROM\_GRP\_REGULAR\ \ \ (ADC\_CFGR\_JAUTO)\ \ \ }}
\DoxyCodeLine{01667\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_2CONTEXTS\_LAST\_ACTIVE\ (0x00000000UL)\ \ \ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ enabled}}
\DoxyCodeLine{01668\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ can\ contain\ up\ to\ 2\ contexts.\ When\ all\ contexts\ have\ been\ processed,}}
\DoxyCodeLine{01669\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ queue\ maintains\ the\ last\ context\ active\ perpetually.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01670\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_2CONTEXTS\_END\_EMPTY\ \ \ (ADC\_CFGR\_JQM)\ \ \ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ enabled}}
\DoxyCodeLine{01671\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ can\ contain\ up\ to\ 2\ contexts.\ When\ all\ contexts\ have\ been\ processed,}}
\DoxyCodeLine{01672\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ queue\ is\ empty\ and\ injected\ group\ triggers\ are\ disabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_JQDIS)\ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ disabled:}}
\DoxyCodeLine{01674\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ only\ 1\ sequence\ can\ be\ configured\ and\ is\ active\ perpetually.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01682\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01684\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JL\_0)\ }}
\DoxyCodeLine{01686\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (ADC\_JSQR\_JL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01688\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (ADC\_JSQR\_JL\_1\ |\ ADC\_JSQR\_JL\_0)\ }}
\DoxyCodeLine{01697\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (ADC\_CFGR\_JDISCEN)\ }}
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_INJ\_RANK\_1\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR2\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_INJ\_RANK\_2\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR3\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_INJ\_RANK\_3\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR4\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_INJ\_RANK\_4\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01723\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_2CYCLES\_5\ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01724\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_6CYCLES\_5\ \ \ \ \ \ (ADC\_SMPR2\_SMP10\_0)\ \ }}
\DoxyCodeLine{01725\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_12CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_1)\ \ }}
\DoxyCodeLine{01726\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_24CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_1\ \(\backslash\)}}
\DoxyCodeLine{01727\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{01728\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_47CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_2)\ \ }}
\DoxyCodeLine{01729\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_92CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \(\backslash\)}}
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{01731\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_247CYCLES\_5\ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \(\backslash\)}}
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_1)\ }}
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_640CYCLES\_5\ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \(\backslash\)}}
\DoxyCodeLine{01734\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_1\ \(\backslash\)}}
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SINGLE\_ENDED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_CALFACT\_S)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DIFFERENTIAL\_ENDED\ \ \ \ \ \ \ \ \ \ (ADC\_CR\_ADCALDIF\ |\ ADC\_CALFACT\_CALFACT\_D)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01747\ \textcolor{preprocessor}{\#define\ LL\_ADC\_BOTH\_SINGLE\_DIFF\_ENDED\ \ \ \ \ \ (LL\_ADC\_SINGLE\_ENDED\ |\ LL\_ADC\_DIFFERENTIAL\_ENDED)\ }}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01758\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_AWD\_CR1\_REGOFFSET)\ }}
\DoxyCodeLine{01759\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_AWD\_CR2\_REGOFFSET)\ }}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01762\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_AWD\_CR3\_REGOFFSET)\ }}
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01772\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01773\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_INJ\ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01778\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\_INJ\ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN)\ \ \ \ }}
\DoxyCodeLine{01781\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01784\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01791\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01797\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01798\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01801\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01802\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01809\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01811\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01814\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01817\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01818\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01819\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01821\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01822\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01824\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01825\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01827\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01832\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01834\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01837\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01839\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01841\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01842\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01844\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01847\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01851\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01852\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01854\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01857\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01858\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01859\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01861\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01862\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01864\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01865\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01867\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01871\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01874\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01875\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01877\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01884\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01887\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\(\backslash\)}}
\DoxyCodeLine{01888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01889\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01891\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01892\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01894\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01895\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01897\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01898\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01899\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01901\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01902\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01904\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01905\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01907\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01914\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01917\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01924\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01927\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01931\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01932\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01937\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01939\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01945\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01948\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01950\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01952\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01955\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01958\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01962\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01965\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01968\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01972\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01976\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01980\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01985\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC1\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01989\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC1\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01993\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC1\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01994\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC5\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{02002\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC5\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{02006\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_ADC5\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02011\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{02016\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_INJ\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\_INJ\ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP1\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP1\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP1\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP1\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{02035\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP1\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP1\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{02037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02040\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP2\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP2\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{02043\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP2\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP2\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{02047\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP2\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP2\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{02049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02052\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC2\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{02056\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC2\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{02060\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC2\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{02062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02065\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC3\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{02069\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC3\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02070\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{02073\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP3\_ADC3\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{02075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02078\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP4\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP4\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{02082\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP4\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP4\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{02086\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP4\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP4\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02087\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{02088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02091\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP5\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP5\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{02095\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP5\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP5\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{02099\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP5\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP5\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{02101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02104\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP6\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP6\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{02108\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP6\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP6\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{02112\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VOPAMP6\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VOPAMP6\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{02113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{02114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02124\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_HIGH\ \ \ \ \ \ \ \ \ \ (ADC\_TR1\_HT1)\ \ \ \ \ \ }}
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_LOW\ \ \ \ \ \ \ \ \ \ \ (ADC\_TR1\_LT1)\ \ \ \ \ \ }}
\DoxyCodeLine{02126\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLDS\_HIGH\_LOW\ \ \ \ \ (ADC\_TR1\_HT1\ \(\backslash\)}}
\DoxyCodeLine{02127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_TR1\_LT1)\ \ \ \ \ }}
\DoxyCodeLine{02136\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_NONE\ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02138\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_2SAMPLES\ \ \ \ \ \ (ADC\_TR1\_AWDFILT\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02140\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_3SAMPLES\ \ \ \ \ \ (ADC\_TR1\_AWDFILT\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02142\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_4SAMPLES\ \ \ \ \ \ (ADC\_TR1\_AWDFILT\_1\ |\ ADC\_TR1\_AWDFILT\_0)\ }}
\DoxyCodeLine{02144\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_5SAMPLES\ \ \ \ \ \ (ADC\_TR1\_AWDFILT\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02146\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_6SAMPLES\ \ \ \ \ \ (ADC\_TR1\_AWDFILT\_2\ |\ ADC\_TR1\_AWDFILT\_0)\ }}
\DoxyCodeLine{02148\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_7SAMPLES\ \ \ \ \ \ (ADC\_TR1\_AWDFILT\_2\ |\ ADC\_TR1\_AWDFILT\_1)\ }}
\DoxyCodeLine{02150\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_FILTERING\_8SAMPLES\ \ \ \ \ \ (ADC\_TR1\_AWDFILT\_2\ |\ ADC\_TR1\_AWDFILT\_1\ \(\backslash\)}}
\DoxyCodeLine{02151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_TR1\_AWDFILT\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02160\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02161\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_REGULAR\_CONTINUED\ \ \ (ADC\_CFGR2\_ROVSE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02165\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_REGULAR\_RESUMED\ \ \ \ \ (ADC\_CFGR2\_ROVSM\ |\ ADC\_CFGR2\_ROVSE)\ }}
\DoxyCodeLine{02169\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_INJECTED\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_JOVSE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02171\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_INJ\_REG\_RESUMED\ \ \ \ \ (ADC\_CFGR2\_JOVSE\ |\ ADC\_CFGR2\_ROVSE)\ }}
\DoxyCodeLine{02182\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_REG\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_REG\_DISCONT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_TROVS)\ \ }}
\DoxyCodeLine{02193\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02199\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02202\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_1\ |\ ADC\_CFGR2\_OVSR\_0)\ }}
\DoxyCodeLine{02205\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02208\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2\ |\ ADC\_CFGR2\_OVSR\_0)\ }}
\DoxyCodeLine{02211\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2\ |\ ADC\_CFGR2\_OVSR\_1)\ }}
\DoxyCodeLine{02214\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2\ |\ ADC\_CFGR2\_OVSR\_1\ \(\backslash\)}}
\DoxyCodeLine{02215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR2\_OVSR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02225\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02228\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_1\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_2\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02234\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_3\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_1\ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{02237\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_4\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02240\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_5\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_2\ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{02243\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_6\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_2\ |\ ADC\_CFGR2\_OVSS\_1)\ }}
\DoxyCodeLine{02246\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_7\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_2\ |\ ADC\_CFGR2\_OVSS\_1\ \(\backslash\)}}
\DoxyCodeLine{02247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR2\_OVSS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02250\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_8\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02257\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{02261\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_INDEPENDENT\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02263\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIMULT\ \ \ \ \ \ \ (ADC\_CCR\_DUAL\_2\ |\ ADC\_CCR\_DUAL\_1)\ }}
\DoxyCodeLine{02265\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INTERL\ \ \ \ \ \ \ (ADC\_CCR\_DUAL\_2\ |\ ADC\_CCR\_DUAL\_1\ \(\backslash\)}}
\DoxyCodeLine{02266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DUAL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02268\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_SIMULT\ \ \ \ \ \ \ (ADC\_CCR\_DUAL\_2\ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{02270\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_ALTERN\ \ \ \ \ \ \ (ADC\_CCR\_DUAL\_3\ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{02272\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_SIM\ \ (ADC\_CCR\_DUAL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_ALT\ \ (ADC\_CCR\_DUAL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02276\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INT\_INJ\_SIM\ \ (ADC\_CCR\_DUAL\_1\ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{02285\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_EACH\_ADC\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02288\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_RES12\_10B\ (ADC\_CCR\_MDMA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_RES8\_6B\ \ \ (ADC\_CCR\_MDMA\_1\ |\ ADC\_CCR\_MDMA\_0)\ }}
\DoxyCodeLine{02300\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_RES12\_10B\ (ADC\_CCR\_DMACFG\ |\ ADC\_CCR\_MDMA\_1)\ }}
\DoxyCodeLine{02306\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_RES8\_6B\ \ \ (ADC\_CCR\_DMACFG\ |\ ADC\_CCR\_MDMA\_1\ \(\backslash\)}}
\DoxyCodeLine{02307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MDMA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02320\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_1CYCLE\ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02322\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_2CYCLES\ \ (ADC\_CCR\_DELAY\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02324\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_3CYCLES\ \ (ADC\_CCR\_DELAY\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02326\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_4CYCLES\ \ (ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{02328\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_5CYCLES\ \ (ADC\_CCR\_DELAY\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02330\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_6CYCLES\ \ (ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{02332\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_7CYCLES\ \ (ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1)\ }}
\DoxyCodeLine{02334\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_8CYCLES\ \ (ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ \(\backslash\)}}
\DoxyCodeLine{02335\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02337\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_9CYCLES\ \ (ADC\_CCR\_DELAY\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02339\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_10CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{02341\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_11CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_1)\ }}
\DoxyCodeLine{02343\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_12CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_1\ \(\backslash\)}}
\DoxyCodeLine{02344\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02353\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_MST)\ }}
\DoxyCodeLine{02355\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV)\ }}
\DoxyCodeLine{02357\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\_SLAVE\ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV\ \(\backslash\)}}
\DoxyCodeLine{02358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CDR\_RDATA\_MST)\ }}
\DoxyCodeLine{02364\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02365\ }
\DoxyCodeLine{02369\ \textcolor{preprocessor}{\#define\ LL\_ADC\_TEMPERATURE\_CALC\_ERROR\ \ \ \ \ \ ((int16\_t)0x7FFF)\ \ }\textcolor{comment}{/*\ Temperature\ calculation\ error\ using\ helper\ macro}}
\DoxyCodeLine{02370\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ @ref\ \_\_LL\_ADC\_CALC\_TEMPERATURE(),\ due\ to\ issue\ on}}
\DoxyCodeLine{02371\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ calibration\ parameters.\ This\ value\ is\ coded\ on\ 16\ bits}}
\DoxyCodeLine{02372\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (to\ fit\ on\ signed\ word\ or\ double\ word)\ and\ corresponds}}
\DoxyCodeLine{02373\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ to\ an\ inconsistent\ temperature\ value.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02386\ \textcolor{comment}{/*\ Note:\ Only\ ADC\ peripheral\ HW\ delays\ are\ defined\ in\ ADC\ LL\ driver\ driver,\ \ \ */}}
\DoxyCodeLine{02387\ \textcolor{comment}{/*\ \ \ \ \ \ \ not\ timeout\ values.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02388\ \textcolor{comment}{/*\ \ \ \ \ \ \ Timeout\ values\ for\ ADC\ operations\ are\ dependent\ to\ device\ clock\ \ \ \ \ \ */}}
\DoxyCodeLine{02389\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ (system\ clock\ versus\ ADC\ clock),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02390\ \textcolor{comment}{/*\ \ \ \ \ \ \ and\ therefore\ must\ be\ defined\ in\ user\ application.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02391\ \textcolor{comment}{/*\ \ \ \ \ \ \ Indications\ for\ estimation\ of\ ADC\ timeout\ delays,\ for\ this\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02392\ \textcolor{comment}{/*\ \ \ \ \ \ \ STM32\ series:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02393\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ calibration\ time:\ maximum\ delay\ is\ 112/fADC.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02394\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tCAL"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02395\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ enable\ time:\ maximum\ delay\ is\ 1\ conversion\ cycle.\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02396\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tSTAB"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02397\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ disable\ time:\ maximum\ delay\ should\ be\ a\ few\ ADC\ clock\ cycles\ \ \ */}}
\DoxyCodeLine{02398\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ stop\ conversion\ time:\ maximum\ delay\ should\ be\ a\ few\ ADC\ clock\ \ */}}
\DoxyCodeLine{02399\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ cycles\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02400\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ conversion\ time:\ duration\ depending\ on\ ADC\ clock\ and\ ADC\ \ \ \ \ \ \ */}}
\DoxyCodeLine{02401\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ configuration.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02402\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ reference\ manual,\ section\ "{}Timing"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02403\ }
\DoxyCodeLine{02404\ \textcolor{comment}{/*\ Delay\ for\ ADC\ stabilization\ time\ (ADC\ voltage\ regulator\ start-\/up\ time)\ \ \ \ \ */}}
\DoxyCodeLine{02405\ \textcolor{comment}{/*\ Delay\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02406\ \textcolor{comment}{/*\ parameter\ "{}tADCVREG\_STUP"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02407\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02408\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_INTERNAL\_REGUL\_STAB\_US\ (\ 20UL)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02411\ \textcolor{comment}{/*\ Delay\ for\ internal\ voltage\ reference\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02412\ \textcolor{comment}{/*\ Delay\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02413\ \textcolor{comment}{/*\ parameter\ "{}tstart\_vrefint"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02414\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02415\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_VREFINT\_STAB\_US\ \ \ \ \ \ \ \ \ \ \ (\ 12UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02418\ \textcolor{comment}{/*\ Delay\ for\ temperature\ sensor\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02419\ \textcolor{comment}{/*\ Literal\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02420\ \textcolor{comment}{/*\ parameter\ "{}tSTART"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02421\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02422\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_TEMPSENSOR\_STAB\_US\ \ \ \ \ \ \ \ (120UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02423\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_TEMPSENSOR\_BUFFER\_STAB\_US\ (\ 15UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02427\ \textcolor{comment}{/*\ Delay\ required\ between\ ADC\ end\ of\ calibration\ and\ ADC\ enable.\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02428\ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ a\ minimum\ number\ of\ ADC\ clock\ cycles\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02429\ \textcolor{comment}{/*\ \ \ \ \ \ \ are\ required\ between\ ADC\ end\ of\ calibration\ and\ ADC\ enable.\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02430\ \textcolor{comment}{/*\ \ \ \ \ \ \ Wait\ time\ can\ be\ computed\ in\ user\ application\ by\ waiting\ for\ the\ \ \ \ \ */}}
\DoxyCodeLine{02431\ \textcolor{comment}{/*\ \ \ \ \ \ \ equivalent\ number\ of\ CPU\ cycles,\ by\ taking\ into\ account\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02432\ \textcolor{comment}{/*\ \ \ \ \ \ \ ratio\ of\ CPU\ clock\ versus\ ADC\ clock\ prescalers.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02433\ \textcolor{comment}{/*\ Unit:\ ADC\ clock\ cycles.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02434\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_CALIB\_ENABLE\_ADC\_CYCLES\ \ \ (\ \ 4UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02446\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02462\ \textcolor{preprocessor}{\#define\ LL\_ADC\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{02463\ }
\DoxyCodeLine{02470\ \textcolor{preprocessor}{\#define\ LL\_ADC\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{02535\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02536\ \textcolor{preprocessor}{\ \ ((((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK)\ ==\ 0UL)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02537\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ \(\backslash\)}}
\DoxyCodeLine{02539\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02540\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (uint32\_t)POSITION\_VAL((\_\_CHANNEL\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02543\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02544\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02545\ }
\DoxyCodeLine{02602\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DECIMAL\_NB\_TO\_CHANNEL(\_\_DECIMAL\_NB\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02603\ \textcolor{preprocessor}{\ \ (((\_\_DECIMAL\_NB\_\_)\ <=\ 9UL)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02604\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02606\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0\ <<\ (\_\_DECIMAL\_NB\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02607\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ (((3UL\ *\ (\_\_DECIMAL\_NB\_\_)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02608\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02609\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02610\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{02612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0\ <<\ (\_\_DECIMAL\_NB\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{02613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ (((3UL\ *\ ((\_\_DECIMAL\_NB\_\_)\ -\/\ 10UL)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \ \(\backslash\)}}
\DoxyCodeLine{02614\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02615\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02616\ }
\DoxyCodeLine{02683\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02684\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)\ !=\ 0UL)}}
\DoxyCodeLine{02685\ }
\DoxyCodeLine{02765\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_INTERNAL\_TO\_EXTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02766\ \textcolor{preprocessor}{\ \ ((\_\_CHANNEL\_\_)\ \&\ \string~ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{02767\ }
\DoxyCodeLine{02807\ \textcolor{preprocessor}{\#if\ defined(STM32G474xx)\ ||\ defined(STM32G484xx)\ ||\ defined(STM32G473xx)\ ||\ defined(STM32G483xx)}}
\DoxyCodeLine{02808\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02809\ \textcolor{preprocessor}{\ \ ((((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02810\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02811\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP1)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02814\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02815\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02816\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02817\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02818\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02819\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02820\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP2)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02821\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02822\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02823\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02824\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02825\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02826\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02828\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02830\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02831\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02832\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02833\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02834\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP6)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02837\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02838\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02839\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02840\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC5)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02841\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02842\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP5)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02843\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC5)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02844\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP4)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02847\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02848\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02849\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02850\ \textcolor{preprocessor}{\#elif\ defined(STM32G471xx)}}
\DoxyCodeLine{02851\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02852\ \textcolor{preprocessor}{\ \ ((((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02853\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02854\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP1)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02856\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02858\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02859\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02860\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02861\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02862\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02863\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP2)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02864\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02865\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02866\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02867\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02868\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02869\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02873\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02874\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02875\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02876\ \textcolor{preprocessor}{\#elif\ defined(STM32G414xx)\ ||\ defined(STM32GBK1CB)\ ||\ defined(STM32G431xx)\ ||\ defined(STM32G441xx)}}
\DoxyCodeLine{02877\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02878\ \textcolor{preprocessor}{\ \ ((((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02879\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02880\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP1)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02883\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02884\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02885\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02886\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02887\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02888\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02889\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP2)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02890\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02891\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02892\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02893\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02894\ \textcolor{preprocessor}{\#elif\ defined(STM32G491xx)\ ||\ defined(STM32G4A1xx)}}
\DoxyCodeLine{02895\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02896\ \textcolor{preprocessor}{\ \ ((((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02897\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02898\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP1)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02899\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR\_ADC1)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02900\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02901\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02902\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02903\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02904\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02905\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02906\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02907\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP2)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02908\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02909\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02910\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02911\ \textcolor{preprocessor}{\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02912\ \textcolor{preprocessor}{\ \ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02913\ \textcolor{preprocessor}{\ \ \ \ \&\&(\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP3\_ADC3)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VOPAMP6)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02916\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02917\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02918\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02919\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02920\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G4xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02921\ }
\DoxyCodeLine{03090\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_CHANNEL\_GROUP(\_\_CHANNEL\_\_,\ \_\_GROUP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03091\ \textcolor{preprocessor}{\ \ (((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_REGULAR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03092\ \textcolor{preprocessor}{\ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03093\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03094\ \textcolor{preprocessor}{\ \ \ ((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_INJECTED)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03095\ \textcolor{preprocessor}{\ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03096\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03097\ \textcolor{preprocessor}{\ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03098\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{03099\ }
\DoxyCodeLine{03120\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_SET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{03121\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_\_)\ <<\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1U\ )))}}
\DoxyCodeLine{03122\ }
\DoxyCodeLine{03142\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_GET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ \(\backslash\)}}
\DoxyCodeLine{03143\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1U\ )))}}
\DoxyCodeLine{03144\ }
\DoxyCodeLine{03157\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_THRESHOLDS\_HIGH\_LOW(\_\_AWD\_THRESHOLD\_TYPE\_\_,\ \_\_AWD\_THRESHOLDS\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03158\ \textcolor{preprocessor}{\ \ (((\_\_AWD\_THRESHOLDS\_\_)\ >>\ (((\_\_AWD\_THRESHOLD\_TYPE\_\_)\ \&\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK)\ >>\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4))\ \(\backslash\)}}
\DoxyCodeLine{03159\ \textcolor{preprocessor}{\ \ \ \&\ LL\_ADC\_AWD\_THRESHOLD\_LOW)}}
\DoxyCodeLine{03160\ }
\DoxyCodeLine{03174\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALIB\_FACTOR\_SINGLE\_DIFF(\_\_CALIB\_FACTOR\_SINGLE\_ENDED\_\_,\ \_\_CALIB\_FACTOR\_DIFFERENTIAL\_\_)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03175\ \textcolor{preprocessor}{\ \ (((\_\_CALIB\_FACTOR\_DIFFERENTIAL\_\_)\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ |\ (\_\_CALIB\_FACTOR\_SINGLE\_ENDED\_\_))}}
\DoxyCodeLine{03176\ }
\DoxyCodeLine{03177\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{03191\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_CONV\_DATA\_MASTER\_SLAVE(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_,\ \_\_ADC\_MULTI\_CONV\_DATA\_\_)\ \(\backslash\)}}
\DoxyCodeLine{03192\ \textcolor{preprocessor}{\ \ (((\_\_ADC\_MULTI\_CONV\_DATA\_\_)\ >>\ ((ADC\_CDR\_RDATA\_SLV\_Pos)\ \&\ \string~(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_)))\ \&\ ADC\_CDR\_RDATA\_MST)}}
\DoxyCodeLine{03193\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03194\ }
\DoxyCodeLine{03195\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{03208\ \textcolor{preprocessor}{\#if\ defined(ADC5)}}
\DoxyCodeLine{03209\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_INSTANCE\_MASTER(\_\_ADCx\_\_)\ \(\backslash\)}}
\DoxyCodeLine{03210\ \textcolor{preprocessor}{\ \ (\ (\ ((\_\_ADCx\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03211\ \textcolor{preprocessor}{\ \ \ \ )?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03212\ \textcolor{preprocessor}{\ \ \ \ (ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03213\ \textcolor{preprocessor}{\ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03214\ \textcolor{preprocessor}{\ \ \ \ (\ (\ ((\_\_ADCx\_\_)\ ==\ ADC4)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03215\ \textcolor{preprocessor}{\ \ \ \ \ \ )?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03216\ \textcolor{preprocessor}{\ \ \ \ \ \ (ADC3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03217\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03218\ \textcolor{preprocessor}{\ \ \ \ \ \ (\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03219\ \textcolor{preprocessor}{\ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03220\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{03221\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03222\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_INSTANCE\_MASTER(\_\_ADCx\_\_)\ \(\backslash\)}}
\DoxyCodeLine{03223\ \textcolor{preprocessor}{\ \ (\ (\ ((\_\_ADCx\_\_)\ ==\ ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03224\ \textcolor{preprocessor}{\ \ \ \ )?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03225\ \textcolor{preprocessor}{\ \ \ \ (ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03226\ \textcolor{preprocessor}{\ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03227\ \textcolor{preprocessor}{\ \ \ \ (\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03228\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{03229\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03230\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03231\ }
\DoxyCodeLine{03242\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{03243\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03244\ \textcolor{preprocessor}{\ \ ((((\_\_ADCx\_\_)\ ==\ ADC1)\ ||\ ((\_\_ADCx\_\_)\ ==\ ADC2))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03245\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC12\_COMMON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03247\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03248\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03249\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC345\_COMMON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03251\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03252\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{03253\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03254\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ (ADC12\_COMMON)}}
\DoxyCodeLine{03255\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03273\ \textcolor{preprocessor}{\#if\ defined(ADC345\_COMMON)}}
\DoxyCodeLine{03274\ \textcolor{preprocessor}{\#if\ defined(ADC4)\ \&\&\ \ defined(ADC5)}}
\DoxyCodeLine{03275\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03276\ \textcolor{preprocessor}{\ \ (((\_\_ADCXY\_COMMON\_\_)\ ==\ ADC12\_COMMON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03277\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ LL\_ADC\_IsEnabled(ADC2)\ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03280\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03281\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03282\ \textcolor{preprocessor}{\ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (LL\_ADC\_IsEnabled(ADC3)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ LL\_ADC\_IsEnabled(ADC4)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ LL\_ADC\_IsEnabled(ADC5)\ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03286\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03287\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{03288\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03289\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03290\ \textcolor{preprocessor}{\ \ (((\_\_ADCXY\_COMMON\_\_)\ ==\ ADC12\_COMMON)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03291\ \textcolor{preprocessor}{\ \ \ \ ?\ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03292\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ LL\_ADC\_IsEnabled(ADC2)\ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03294\ \textcolor{preprocessor}{\ \ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03295\ \textcolor{preprocessor}{\ \ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03296\ \textcolor{preprocessor}{\ \ \ \ \ \ (LL\_ADC\_IsEnabled(ADC3))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03297\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{03298\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC4\ \&\&\ ADC5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03299\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03300\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03301\ \textcolor{preprocessor}{\ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ LL\_ADC\_IsEnabled(ADC2))}}
\DoxyCodeLine{03302\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC345\_COMMON\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03303\ }
\DoxyCodeLine{03317\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03318\ \textcolor{preprocessor}{\ \ (0xFFFUL\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))}}
\DoxyCodeLine{03319\ }
\DoxyCodeLine{03338\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION(\_\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{03339\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_CURRENT\_\_,\(\backslash\)}}
\DoxyCodeLine{03340\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_TARGET\_\_)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03341\ \textcolor{preprocessor}{(((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03342\ \textcolor{preprocessor}{\ \ <<\ ((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))\ \ \ \(\backslash\)}}
\DoxyCodeLine{03343\ \textcolor{preprocessor}{\ >>\ ((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL))\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03344\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{03345\ }
\DoxyCodeLine{03362\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_DATA\_TO\_VOLTAGE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{03363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{03364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03365\ \textcolor{preprocessor}{((\_\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03366\ \textcolor{preprocessor}{\ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03367\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{03368\ }
\DoxyCodeLine{03388\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_DIFF\_DATA\_TO\_VOLTAGE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{03389\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{03390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\(\backslash\)}}
\DoxyCodeLine{03391\ \textcolor{preprocessor}{((int32\_t)((\_\_ADC\_DATA\_\_)\ <<\ 1U)\ *\ (int32\_t)(\_\_VREFANALOG\_VOLTAGE\_\_)\(\backslash\)}}
\DoxyCodeLine{03392\ \textcolor{preprocessor}{\ /\ (int32\_t)(\_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_))\(\backslash\)}}
\DoxyCodeLine{03393\ \textcolor{preprocessor}{\ -\/\ (int32\_t)(\_\_VREFANALOG\_VOLTAGE\_\_))}}
\DoxyCodeLine{03394\ }
\DoxyCodeLine{03420\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_VREFANALOG\_VOLTAGE(\_\_VREFINT\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{03421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03422\ \textcolor{preprocessor}{(((uint32\_t)(*VREFINT\_CAL\_ADDR)\ *\ VREFINT\_CAL\_VREF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03423\ \textcolor{preprocessor}{\ /\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_VREFINT\_ADC\_DATA\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03425\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03426\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{03427\ }
\DoxyCodeLine{03474\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{03475\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{03476\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\(\backslash\)}}
\DoxyCodeLine{03477\ \textcolor{preprocessor}{((((int32\_t)*TEMPSENSOR\_CAL2\_ADDR\ -\/\ (int32\_t)*TEMPSENSOR\_CAL1\_ADDR)\ !=\ 0)\ ?\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03478\ \textcolor{preprocessor}{\ ((((\ ((int32\_t)((\_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_TEMPSENSOR\_ADC\_DATA\_\_),\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03479\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03480\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03482\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ TEMPSENSOR\_CAL\_VREFANALOG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03483\ \textcolor{preprocessor}{\ \ \ \ \ \ \ -\/\ (int32\_t)\ *TEMPSENSOR\_CAL1\_ADDR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03484\ \textcolor{preprocessor}{\ \ \ \ )\ *\ (int32\_t)(TEMPSENSOR\_CAL2\_TEMP\ -\/\ TEMPSENSOR\_CAL1\_TEMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03485\ \textcolor{preprocessor}{\ \ \ )\ /\ (int32\_t)((int32\_t)*TEMPSENSOR\_CAL2\_ADDR\ -\/\ (int32\_t)*TEMPSENSOR\_CAL1\_ADDR)\ \(\backslash\)}}
\DoxyCodeLine{03486\ \textcolor{preprocessor}{\ \ )\ +\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03487\ \textcolor{preprocessor}{\ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03488\ \textcolor{preprocessor}{\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03489\ \textcolor{preprocessor}{\ ((int32\_t)LL\_ADC\_TEMPERATURE\_CALC\_ERROR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03490\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{03491\ }
\DoxyCodeLine{03539\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE\_TYP\_PARAMS(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_,\(\backslash\)}}
\DoxyCodeLine{03540\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_TYP\_CALX\_V\_\_,\(\backslash\)}}
\DoxyCodeLine{03541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_CALX\_TEMP\_\_,\(\backslash\)}}
\DoxyCodeLine{03542\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{03543\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{03544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03545\ \textcolor{preprocessor}{(((((int32\_t)((((\_\_TEMPSENSOR\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03546\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03548\ \textcolor{preprocessor}{\ \ \ \ -\/\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03549\ \textcolor{preprocessor}{\ \ \ \ (int32\_t)(((\_\_TEMPSENSOR\_TYP\_CALX\_V\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03550\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03551\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03552\ \textcolor{preprocessor}{\ \ )\ /\ (int32\_t)(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03553\ \textcolor{preprocessor}{\ )\ +\ (int32\_t)(\_\_TEMPSENSOR\_CALX\_TEMP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03554\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{03555\ }
\DoxyCodeLine{03565\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03573\ \textcolor{comment}{/*\ Note:\ LL\ ADC\ functions\ to\ set\ DMA\ transfer\ are\ located\ into\ sections\ of\ \ \ \ */}}
\DoxyCodeLine{03574\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ of\ ADC\ instance,\ groups\ and\ multimode\ (if\ available):\ \ */}}
\DoxyCodeLine{03575\ \textcolor{comment}{/*\ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_SetDMATransfer(),\ ...\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03576\ }
\DoxyCodeLine{03607\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{03608\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Register)}
\DoxyCodeLine{03609\ \{}
\DoxyCodeLine{03610\ \ \ uint32\_t\ data\_reg\_addr;}
\DoxyCodeLine{03611\ }
\DoxyCodeLine{03612\ \ \ \textcolor{keywordflow}{if}\ (Register\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA)}
\DoxyCodeLine{03613\ \ \ \{}
\DoxyCodeLine{03614\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{03615\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}});}
\DoxyCodeLine{03616\ \ \ \}}
\DoxyCodeLine{03617\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ (Register\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI)\ */}}
\DoxyCodeLine{03618\ \ \ \{}
\DoxyCodeLine{03619\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ CDR\ */}}
\DoxyCodeLine{03620\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&((\_\_LL\_ADC\_COMMON\_INSTANCE(ADCx))-\/>CDR);}
\DoxyCodeLine{03621\ \ \ \}}
\DoxyCodeLine{03622\ }
\DoxyCodeLine{03623\ \ \ \textcolor{keywordflow}{return}\ data\_reg\_addr;}
\DoxyCodeLine{03624\ \}}
\DoxyCodeLine{03625\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03626\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Register)}
\DoxyCodeLine{03627\ \{}
\DoxyCodeLine{03628\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{03629\ \ \ (void)(Register);}
\DoxyCodeLine{03630\ }
\DoxyCodeLine{03631\ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{03632\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \&(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}});}
\DoxyCodeLine{03633\ \}}
\DoxyCodeLine{03634\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03635\ }
\DoxyCodeLine{03679\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonClock(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ CommonClock)}
\DoxyCodeLine{03680\ \{}
\DoxyCodeLine{03681\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\_CCR\_CKMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\_CCR\_PRESC}},\ CommonClock);}
\DoxyCodeLine{03682\ \}}
\DoxyCodeLine{03683\ }
\DoxyCodeLine{03707\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetCommonClock(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{03708\ \{}
\DoxyCodeLine{03709\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\_CCR\_CKMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\_CCR\_PRESC}}));}
\DoxyCodeLine{03710\ \}}
\DoxyCodeLine{03711\ }
\DoxyCodeLine{03744\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{03745\ \{}
\DoxyCodeLine{03746\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b59630bba0baf1faf376da07ff5a0}{ADC\_CCR\_VSENSESEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ea7557201240e9baeee28052542a0}{ADC\_CCR\_VBATSEL}},\ PathInternal);}
\DoxyCodeLine{03747\ \}}
\DoxyCodeLine{03748\ }
\DoxyCodeLine{03780\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalChAdd(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{03781\ \{}
\DoxyCodeLine{03782\ \ \ SET\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ PathInternal);}
\DoxyCodeLine{03783\ \}}
\DoxyCodeLine{03784\ }
\DoxyCodeLine{03804\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalChRem(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{03805\ \{}
\DoxyCodeLine{03806\ \ \ CLEAR\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ PathInternal);}
\DoxyCodeLine{03807\ \}}
\DoxyCodeLine{03808\ }
\DoxyCodeLine{03826\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetCommonPathInternalCh(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{03827\ \{}
\DoxyCodeLine{03828\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b59630bba0baf1faf376da07ff5a0}{ADC\_CCR\_VSENSESEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ea7557201240e9baeee28052542a0}{ADC\_CCR\_VBATSEL}}));}
\DoxyCodeLine{03829\ \}}
\DoxyCodeLine{03830\ }
\DoxyCodeLine{03870\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCalibrationFactor(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SingleDiff,\ uint32\_t\ CalibrationFactor)}
\DoxyCodeLine{03871\ \{}
\DoxyCodeLine{03872\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a685111833b5ed05fa8199fcac1f404b6}{CALFACT}},}
\DoxyCodeLine{03873\ \ \ \ \ \ \ \ \ \ \ \ \ \ SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK,}
\DoxyCodeLine{03874\ \ \ \ \ \ \ \ \ \ \ \ \ \ CalibrationFactor\ <<\ (((SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK)}
\DoxyCodeLine{03875\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4)}
\DoxyCodeLine{03876\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ \string~(SingleDiff\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf2aa49ef5e2e03a137e7d42fd1eae1}{ADC\_CALFACT\_CALFACT\_S}})));}
\DoxyCodeLine{03877\ \}}
\DoxyCodeLine{03878\ }
\DoxyCodeLine{03895\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetCalibrationFactor(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{03896\ \{}
\DoxyCodeLine{03897\ \ \ \textcolor{comment}{/*\ Retrieve\ bits\ with\ position\ in\ register\ depending\ on\ parameter\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03898\ \ \ \textcolor{comment}{/*\ "{}SingleDiff"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03899\ \ \ \textcolor{comment}{/*\ Parameter\ used\ with\ mask\ "{}ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK"{}\ because\ \ \ \ \ \ */}}
\DoxyCodeLine{03900\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03901\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a685111833b5ed05fa8199fcac1f404b6}{CALFACT}},}
\DoxyCodeLine{03902\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK))}
\DoxyCodeLine{03903\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ ((SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK)\ >>}
\DoxyCodeLine{03904\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4));}
\DoxyCodeLine{03905\ \}}
\DoxyCodeLine{03906\ }
\DoxyCodeLine{03924\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Resolution)}
\DoxyCodeLine{03925\ \{}
\DoxyCodeLine{03926\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}},\ Resolution);}
\DoxyCodeLine{03927\ \}}
\DoxyCodeLine{03928\ }
\DoxyCodeLine{03941\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetResolution(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03942\ \{}
\DoxyCodeLine{03943\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}}));}
\DoxyCodeLine{03944\ \}}
\DoxyCodeLine{03945\ }
\DoxyCodeLine{03961\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetDataAlignment(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DataAlignment)}
\DoxyCodeLine{03962\ \{}
\DoxyCodeLine{03963\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2f858a86778698f9294da72af89642}{ADC\_CFGR\_ALIGN}},\ DataAlignment);}
\DoxyCodeLine{03964\ \}}
\DoxyCodeLine{03965\ }
\DoxyCodeLine{03976\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetDataAlignment(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03977\ \{}
\DoxyCodeLine{03978\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2f858a86778698f9294da72af89642}{ADC\_CFGR\_ALIGN}}));}
\DoxyCodeLine{03979\ \}}
\DoxyCodeLine{03980\ }
\DoxyCodeLine{04026\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetLowPowerMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ LowPowerMode)}
\DoxyCodeLine{04027\ \{}
\DoxyCodeLine{04028\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\_CFGR\_AUTDLY}},\ LowPowerMode);}
\DoxyCodeLine{04029\ \}}
\DoxyCodeLine{04030\ }
\DoxyCodeLine{04071\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetLowPowerMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04072\ \{}
\DoxyCodeLine{04073\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\_CFGR\_AUTDLY}}));}
\DoxyCodeLine{04074\ \}}
\DoxyCodeLine{04075\ }
\DoxyCodeLine{04163\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffset(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ Channel,\ uint32\_t\ OffsetLevel)}
\DoxyCodeLine{04164\ \{}
\DoxyCodeLine{04165\ \ \ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{04166\ }
\DoxyCodeLine{04167\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{04168\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\_OFR1\_OFFSET1\_CH}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\_OFR1\_OFFSET1}},}
\DoxyCodeLine{04169\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}}\ |\ (Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ |\ OffsetLevel);}
\DoxyCodeLine{04170\ \}}
\DoxyCodeLine{04171\ }
\DoxyCodeLine{04249\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOffsetChannel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{04250\ \{}
\DoxyCodeLine{04251\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{04252\ }
\DoxyCodeLine{04253\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\_OFR1\_OFFSET1\_CH}});}
\DoxyCodeLine{04254\ \}}
\DoxyCodeLine{04255\ }
\DoxyCodeLine{04275\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOffsetLevel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{04276\ \{}
\DoxyCodeLine{04277\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{04278\ }
\DoxyCodeLine{04279\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\_OFR1\_OFFSET1}});}
\DoxyCodeLine{04280\ \}}
\DoxyCodeLine{04281\ }
\DoxyCodeLine{04308\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffsetState(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ OffsetState)}
\DoxyCodeLine{04309\ \{}
\DoxyCodeLine{04310\ \ \ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{04311\ }
\DoxyCodeLine{04312\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{04313\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}},}
\DoxyCodeLine{04314\ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetState);}
\DoxyCodeLine{04315\ \}}
\DoxyCodeLine{04316\ }
\DoxyCodeLine{04334\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOffsetState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{04335\ \{}
\DoxyCodeLine{04336\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{04337\ }
\DoxyCodeLine{04338\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}});}
\DoxyCodeLine{04339\ \}}
\DoxyCodeLine{04340\ }
\DoxyCodeLine{04363\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffsetSign(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ OffsetSign)}
\DoxyCodeLine{04364\ \{}
\DoxyCodeLine{04365\ \ \ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{04366\ }
\DoxyCodeLine{04367\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{04368\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd10fb14a367458b3aa766c75aa12f6}{ADC\_OFR1\_OFFSETPOS}},}
\DoxyCodeLine{04369\ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetSign);}
\DoxyCodeLine{04370\ \}}
\DoxyCodeLine{04371\ }
\DoxyCodeLine{04389\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOffsetSign(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{04390\ \{}
\DoxyCodeLine{04391\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{04392\ }
\DoxyCodeLine{04393\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd10fb14a367458b3aa766c75aa12f6}{ADC\_OFR1\_OFFSETPOS}});}
\DoxyCodeLine{04394\ \}}
\DoxyCodeLine{04395\ }
\DoxyCodeLine{04418\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffsetSaturation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ OffsetSaturation)}
\DoxyCodeLine{04419\ \{}
\DoxyCodeLine{04420\ \ \ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{04421\ }
\DoxyCodeLine{04422\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{04423\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b8ec23ce97b5a2d656da3e548aedc5}{ADC\_OFR1\_SATEN}},}
\DoxyCodeLine{04424\ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetSaturation);}
\DoxyCodeLine{04425\ \}}
\DoxyCodeLine{04426\ }
\DoxyCodeLine{04444\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOffsetSaturation(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{04445\ \{}
\DoxyCodeLine{04446\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a97988c41c381690e8a38fec8d2d24ca5}{OFR1}},\ Offsety);}
\DoxyCodeLine{04447\ }
\DoxyCodeLine{04448\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ READ\_BIT(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b8ec23ce97b5a2d656da3e548aedc5}{ADC\_OFR1\_SATEN}});}
\DoxyCodeLine{04449\ \}}
\DoxyCodeLine{04450\ }
\DoxyCodeLine{04471\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetGainCompensation(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ GainCompensation)}
\DoxyCodeLine{04472\ \{}
\DoxyCodeLine{04473\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a64296dd1cdc6f2cd4bc807d79979f0b7}{GCOMP}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f58506167a23659a30b9581e8448df}{ADC\_GCOMP\_GCOMPCOEFF}},\ GainCompensation);}
\DoxyCodeLine{04474\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf0477ef9f3e5a904c815f291b1eee92}{ADC\_CFGR2\_GCOMP}},\ ((GainCompensation\ ==\ 0UL)\ ?\ 0UL\ :\ 1UL)\ <<\ ADC\_CFGR2\_GCOMP\_Pos);}
\DoxyCodeLine{04475\ \}}
\DoxyCodeLine{04476\ }
\DoxyCodeLine{04486\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetGainCompensation(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04487\ \{}
\DoxyCodeLine{04488\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf0477ef9f3e5a904c815f291b1eee92}{ADC\_CFGR2\_GCOMP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf0477ef9f3e5a904c815f291b1eee92}{ADC\_CFGR2\_GCOMP}})\ ?}
\DoxyCodeLine{04489\ \ \ \ \ \ \ \ \ \ \ READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a64296dd1cdc6f2cd4bc807d79979f0b7}{GCOMP}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f58506167a23659a30b9581e8448df}{ADC\_GCOMP\_GCOMPCOEFF}})\ :\ 0UL);}
\DoxyCodeLine{04490\ \}}
\DoxyCodeLine{04491\ }
\DoxyCodeLine{04492\ \textcolor{preprocessor}{\#if\ defined(ADC\_SMPR1\_SMPPLUS)}}
\DoxyCodeLine{04507\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetSamplingTimeCommonConfig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SamplingTimeCommonConfig)}
\DoxyCodeLine{04508\ \{}
\DoxyCodeLine{04509\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3407e68c4289d1249dd3da05e4e7cbc}{ADC\_SMPR1\_SMPPLUS}},\ SamplingTimeCommonConfig);}
\DoxyCodeLine{04510\ \}}
\DoxyCodeLine{04511\ }
\DoxyCodeLine{04521\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetSamplingTimeCommonConfig(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04522\ \{}
\DoxyCodeLine{04523\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3407e68c4289d1249dd3da05e4e7cbc}{ADC\_SMPR1\_SMPPLUS}}));}
\DoxyCodeLine{04524\ \}}
\DoxyCodeLine{04525\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_SMPR1\_SMPPLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04526\ }
\DoxyCodeLine{04602\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{04603\ \{}
\DoxyCodeLine{04604\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}},\ TriggerSource);}
\DoxyCodeLine{04605\ \}}
\DoxyCodeLine{04606\ }
\DoxyCodeLine{04669\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetTriggerSource(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04670\ \{}
\DoxyCodeLine{04671\ \ \ \_\_IO\ uint32\_t\ trigger\_source\ =\ READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}});}
\DoxyCodeLine{04672\ }
\DoxyCodeLine{04673\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04674\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_CFGR\_EXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04675\ \ \ uint32\_t\ shift\_exten\ =\ ((trigger\_source\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})\ >>\ (ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{04676\ }
\DoxyCodeLine{04677\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_CFGR\_EXTEN\ and\ ADC\_CFGR\_EXTSEL\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04678\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04679\ \ \ \textcolor{keywordflow}{return}\ ((trigger\_source}
\DoxyCodeLine{04680\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_REG\_TRIG\_SOURCE\_MASK\ >>\ shift\_exten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}})}
\DoxyCodeLine{04681\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_REG\_TRIG\_EDGE\_MASK\ >>\ shift\_exten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})}
\DoxyCodeLine{04682\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04683\ \}}
\DoxyCodeLine{04684\ }
\DoxyCodeLine{04696\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_IsTriggerSourceSWStart(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04697\ \{}
\DoxyCodeLine{04698\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})\ ==\ (LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04699\ \}}
\DoxyCodeLine{04700\ }
\DoxyCodeLine{04716\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{04717\ \{}
\DoxyCodeLine{04718\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}},\ ExternalTriggerEdge);}
\DoxyCodeLine{04719\ \}}
\DoxyCodeLine{04720\ }
\DoxyCodeLine{04731\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetTriggerEdge(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04732\ \{}
\DoxyCodeLine{04733\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}));}
\DoxyCodeLine{04734\ \}}
\DoxyCodeLine{04735\ }
\DoxyCodeLine{04754\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSamplingMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SamplingMode)}
\DoxyCodeLine{04755\ \{}
\DoxyCodeLine{04756\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4034a5f515ffc477133edc0672f3207e}{ADC\_CFGR2\_BULB}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba122b5165f806339c2616b0ca4ec55c}{ADC\_CFGR2\_SMPTRIG}},\ SamplingMode);}
\DoxyCodeLine{04757\ \}}
\DoxyCodeLine{04758\ }
\DoxyCodeLine{04769\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetSamplingMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04770\ \{}
\DoxyCodeLine{04771\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4034a5f515ffc477133edc0672f3207e}{ADC\_CFGR2\_BULB}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba122b5165f806339c2616b0ca4ec55c}{ADC\_CFGR2\_SMPTRIG}}));}
\DoxyCodeLine{04772\ \}}
\DoxyCodeLine{04773\ }
\DoxyCodeLine{04828\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{04829\ \{}
\DoxyCodeLine{04830\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}},\ SequencerNbRanks);}
\DoxyCodeLine{04831\ \}}
\DoxyCodeLine{04832\ }
\DoxyCodeLine{04882\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetSequencerLength(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04883\ \{}
\DoxyCodeLine{04884\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}));}
\DoxyCodeLine{04885\ \}}
\DoxyCodeLine{04886\ }
\DoxyCodeLine{04914\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{04915\ \{}
\DoxyCodeLine{04916\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\_CFGR\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\_CFGR\_DISCNUM}},\ SeqDiscont);}
\DoxyCodeLine{04917\ \}}
\DoxyCodeLine{04918\ }
\DoxyCodeLine{04937\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetSequencerDiscont(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04938\ \{}
\DoxyCodeLine{04939\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\_CFGR\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\_CFGR\_DISCNUM}}));}
\DoxyCodeLine{04940\ \}}
\DoxyCodeLine{04941\ }
\DoxyCodeLine{05043\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{05044\ \{}
\DoxyCodeLine{05045\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05046\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05047\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{05048\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05049\ \ \ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}},}
\DoxyCodeLine{05050\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_REG\_SQRX\_REGOFFSET\_MASK)\ >>\ ADC\_SQRX\_REGOFFSET\_POS));}
\DoxyCodeLine{05051\ }
\DoxyCodeLine{05052\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{05053\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK),}
\DoxyCodeLine{05054\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{05055\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK));}
\DoxyCodeLine{05056\ \}}
\DoxyCodeLine{05057\ }
\DoxyCodeLine{05161\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetSequencerRanks(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{05162\ \{}
\DoxyCodeLine{05163\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}},}
\DoxyCodeLine{05164\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_REG\_SQRX\_REGOFFSET\_MASK)\ >>\ ADC\_SQRX\_REGOFFSET\_POS));}
\DoxyCodeLine{05165\ }
\DoxyCodeLine{05166\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((READ\_BIT(*preg,}
\DoxyCodeLine{05167\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK))}
\DoxyCodeLine{05168\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK))\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS}
\DoxyCodeLine{05169\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05170\ \}}
\DoxyCodeLine{05171\ }
\DoxyCodeLine{05191\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Continuous)}
\DoxyCodeLine{05192\ \{}
\DoxyCodeLine{05193\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\_CFGR\_CONT}},\ Continuous);}
\DoxyCodeLine{05194\ \}}
\DoxyCodeLine{05195\ }
\DoxyCodeLine{05208\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetContinuousMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05209\ \{}
\DoxyCodeLine{05210\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\_CFGR\_CONT}}));}
\DoxyCodeLine{05211\ \}}
\DoxyCodeLine{05212\ }
\DoxyCodeLine{05248\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetDMATransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DMATransfer)}
\DoxyCodeLine{05249\ \{}
\DoxyCodeLine{05250\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad505a73bda99d0d888aad0b0d78df5}{ADC\_CFGR\_DMAEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\_CFGR\_DMACFG}},\ DMATransfer);}
\DoxyCodeLine{05251\ \}}
\DoxyCodeLine{05252\ }
\DoxyCodeLine{05283\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetDMATransfer(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05284\ \{}
\DoxyCodeLine{05285\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad505a73bda99d0d888aad0b0d78df5}{ADC\_CFGR\_DMAEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\_CFGR\_DMACFG}}));}
\DoxyCodeLine{05286\ \}}
\DoxyCodeLine{05287\ }
\DoxyCodeLine{05308\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetOverrun(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Overrun)}
\DoxyCodeLine{05309\ \{}
\DoxyCodeLine{05310\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\_CFGR\_OVRMOD}},\ Overrun);}
\DoxyCodeLine{05311\ \}}
\DoxyCodeLine{05312\ }
\DoxyCodeLine{05322\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_GetOverrun(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05323\ \{}
\DoxyCodeLine{05324\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\_CFGR\_OVRMOD}}));}
\DoxyCodeLine{05325\ \}}
\DoxyCodeLine{05326\ }
\DoxyCodeLine{05401\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{05402\ \{}
\DoxyCodeLine{05403\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}},\ TriggerSource);}
\DoxyCodeLine{05404\ \}}
\DoxyCodeLine{05405\ }
\DoxyCodeLine{05467\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerSource(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05468\ \{}
\DoxyCodeLine{05469\ \ \ \_\_IO\ uint32\_t\ trigger\_source\ =\ READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}});}
\DoxyCodeLine{05470\ }
\DoxyCodeLine{05471\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05472\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_JSQR\_JEXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05473\ \ \ uint32\_t\ shift\_jexten\ =\ ((trigger\_source\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})\ >>\ (ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{05474\ }
\DoxyCodeLine{05475\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_JSQR\_JEXTEN\ and\ ADC\_JSQR\_JEXTSEL\ \ \ \ \ \ \ */}}
\DoxyCodeLine{05476\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05477\ \ \ \textcolor{keywordflow}{return}\ ((trigger\_source}
\DoxyCodeLine{05478\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_INJ\_TRIG\_SOURCE\_MASK\ >>\ shift\_jexten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}})}
\DoxyCodeLine{05479\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_INJ\_TRIG\_EDGE\_MASK\ >>\ shift\_jexten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})}
\DoxyCodeLine{05480\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05481\ \}}
\DoxyCodeLine{05482\ }
\DoxyCodeLine{05494\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_IsTriggerSourceSWStart(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05495\ \{}
\DoxyCodeLine{05496\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})\ ==\ (LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05497\ \}}
\DoxyCodeLine{05498\ }
\DoxyCodeLine{05514\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{05515\ \{}
\DoxyCodeLine{05516\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}},\ ExternalTriggerEdge);}
\DoxyCodeLine{05517\ \}}
\DoxyCodeLine{05518\ }
\DoxyCodeLine{05529\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerEdge(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05530\ \{}
\DoxyCodeLine{05531\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}));}
\DoxyCodeLine{05532\ \}}
\DoxyCodeLine{05533\ }
\DoxyCodeLine{05555\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{05556\ \{}
\DoxyCodeLine{05557\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}},\ SequencerNbRanks);}
\DoxyCodeLine{05558\ \}}
\DoxyCodeLine{05559\ }
\DoxyCodeLine{05576\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerLength(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05577\ \{}
\DoxyCodeLine{05578\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}}));}
\DoxyCodeLine{05579\ \}}
\DoxyCodeLine{05580\ }
\DoxyCodeLine{05594\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{05595\ \{}
\DoxyCodeLine{05596\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\_CFGR\_JDISCEN}},\ SeqDiscont);}
\DoxyCodeLine{05597\ \}}
\DoxyCodeLine{05598\ }
\DoxyCodeLine{05609\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerDiscont(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05610\ \{}
\DoxyCodeLine{05611\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\_CFGR\_JDISCEN}}));}
\DoxyCodeLine{05612\ \}}
\DoxyCodeLine{05613\ }
\DoxyCodeLine{05686\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{05687\ \{}
\DoxyCodeLine{05688\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05689\ \ \ \textcolor{comment}{/*\ in\ register\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05690\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{05691\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05692\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},}
\DoxyCodeLine{05693\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{05694\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK),}
\DoxyCodeLine{05695\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{05696\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK));}
\DoxyCodeLine{05697\ \}}
\DoxyCodeLine{05698\ }
\DoxyCodeLine{05774\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerRanks(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{05775\ \{}
\DoxyCodeLine{05776\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},}
\DoxyCodeLine{05777\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{05778\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))}
\DoxyCodeLine{05779\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS}
\DoxyCodeLine{05780\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05781\ \}}
\DoxyCodeLine{05782\ }
\DoxyCodeLine{05813\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTrigAuto(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TrigAuto)}
\DoxyCodeLine{05814\ \{}
\DoxyCodeLine{05815\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\_CFGR\_JAUTO}},\ TrigAuto);}
\DoxyCodeLine{05816\ \}}
\DoxyCodeLine{05817\ }
\DoxyCodeLine{05827\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetTrigAuto(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05828\ \{}
\DoxyCodeLine{05829\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\_CFGR\_JAUTO}}));}
\DoxyCodeLine{05830\ \}}
\DoxyCodeLine{05831\ }
\DoxyCodeLine{05873\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetQueueMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ QueueMode)}
\DoxyCodeLine{05874\ \{}
\DoxyCodeLine{05875\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\_CFGR\_JQM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\_CFGR\_JQDIS}},\ QueueMode);}
\DoxyCodeLine{05876\ \}}
\DoxyCodeLine{05877\ }
\DoxyCodeLine{05888\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_GetQueueMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05889\ \{}
\DoxyCodeLine{05890\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\_CFGR\_JQM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\_CFGR\_JQDIS}}));}
\DoxyCodeLine{05891\ \}}
\DoxyCodeLine{05892\ }
\DoxyCodeLine{06167\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_ConfigQueueContext(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,}
\DoxyCodeLine{06168\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ TriggerSource,}
\DoxyCodeLine{06169\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ExternalTriggerEdge,}
\DoxyCodeLine{06170\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ SequencerNbRanks,}
\DoxyCodeLine{06171\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank1\_Channel,}
\DoxyCodeLine{06172\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank2\_Channel,}
\DoxyCodeLine{06173\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank3\_Channel,}
\DoxyCodeLine{06174\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank4\_Channel)}
\DoxyCodeLine{06175\ \{}
\DoxyCodeLine{06176\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Rankx\_Channel"{}\ with\ bits\ position\ \ \ \ */}}
\DoxyCodeLine{06177\ \ \ \textcolor{comment}{/*\ in\ register\ depending\ on\ literal\ "{}LL\_ADC\_INJ\_RANK\_x"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06178\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rankx\_Channel"{}\ and\ "{}LL\_ADC\_INJ\_RANK\_x"{}\ are\ used\ with\ masks\ \ \ */}}
\DoxyCodeLine{06179\ \ \ \textcolor{comment}{/*\ because\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06180\ \ \ \textcolor{comment}{/*\ If\ parameter\ "{}TriggerSource"{}\ is\ set\ to\ SW\ start,\ then\ parameter\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06181\ \ \ \textcolor{comment}{/*\ "{}ExternalTriggerEdge"{}\ is\ discarded.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06182\ \ \ uint32\_t\ is\_trigger\_not\_sw\ =\ (uint32\_t)((TriggerSource\ !=\ LL\_ADC\_INJ\_TRIG\_SOFTWARE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06183\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}},}
\DoxyCodeLine{06184\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |}
\DoxyCodeLine{06185\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}\ \ |}
\DoxyCodeLine{06186\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\_JSQR\_JSQ4}}\ \ \ \ |}
\DoxyCodeLine{06187\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\_JSQR\_JSQ3}}\ \ \ \ |}
\DoxyCodeLine{06188\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\_JSQR\_JSQ2}}\ \ \ \ |}
\DoxyCodeLine{06189\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\_JSQR\_JSQ1}}\ \ \ \ |}
\DoxyCodeLine{06190\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}},}
\DoxyCodeLine{06191\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}})\ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{06192\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ExternalTriggerEdge\ *\ (is\_trigger\_not\_sw))\ |}
\DoxyCodeLine{06193\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank4\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{06194\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (LL\_ADC\_INJ\_RANK\_4\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{06195\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank3\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{06196\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (LL\_ADC\_INJ\_RANK\_3\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{06197\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank2\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{06198\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (LL\_ADC\_INJ\_RANK\_2\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{06199\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank1\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{06200\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (LL\_ADC\_INJ\_RANK\_1\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{06201\ \ \ \ \ \ \ \ \ \ \ \ \ \ SequencerNbRanks}
\DoxyCodeLine{06202\ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{06203\ \}}
\DoxyCodeLine{06204\ }
\DoxyCodeLine{06319\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetChannelSamplingTime(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel,\ uint32\_t\ SamplingTime)}
\DoxyCodeLine{06320\ \{}
\DoxyCodeLine{06321\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}SamplingTime"{}\ with\ bits\ position\ \ \ \ \ */}}
\DoxyCodeLine{06322\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Channel"{}.\ \ \ \ \ \ */}}
\DoxyCodeLine{06323\ \ \ \textcolor{comment}{/*\ Parameter\ "{}Channel"{}\ is\ used\ with\ masks\ because\ containing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06324\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06325\ \ \ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}},}
\DoxyCodeLine{06326\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Channel\ \&\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK)\ >>\ ADC\_SMPRX\_REGOFFSET\_POS));}
\DoxyCodeLine{06327\ }
\DoxyCodeLine{06328\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{06329\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\_SMPR1\_SMP0}}\ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS),}
\DoxyCodeLine{06330\ \ \ \ \ \ \ \ \ \ \ \ \ \ SamplingTime\ \ \ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS));}
\DoxyCodeLine{06331\ \}}
\DoxyCodeLine{06332\ }
\DoxyCodeLine{06423\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetChannelSamplingTime(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{06424\ \{}
\DoxyCodeLine{06425\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}},\ ((Channel\ \&\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK)}
\DoxyCodeLine{06426\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ ADC\_SMPRX\_REGOFFSET\_POS));}
\DoxyCodeLine{06427\ }
\DoxyCodeLine{06428\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{06429\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\_SMPR1\_SMP0}}}
\DoxyCodeLine{06430\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}
\DoxyCodeLine{06431\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)}
\DoxyCodeLine{06432\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{06433\ \}}
\DoxyCodeLine{06434\ }
\DoxyCodeLine{06490\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetChannelSingleDiff(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{06491\ \{}
\DoxyCodeLine{06492\ \ \ \textcolor{comment}{/*\ Bits\ of\ channels\ in\ single\ or\ differential\ mode\ are\ set\ only\ for\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06493\ \ \ \textcolor{comment}{/*\ differential\ mode\ (for\ single\ mode,\ mask\ of\ bits\ allowed\ to\ be\ set\ is\ \ \ \ */}}
\DoxyCodeLine{06494\ \ \ \textcolor{comment}{/*\ shifted\ out\ of\ range\ of\ bits\ of\ channels\ in\ single\ or\ differential\ mode.\ */}}
\DoxyCodeLine{06495\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}{DIFSEL}},}
\DoxyCodeLine{06496\ \ \ \ \ \ \ \ \ \ \ \ \ \ Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK,}
\DoxyCodeLine{06497\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK)}
\DoxyCodeLine{06498\ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f425cee1f82c1082295777f1867c16f}{ADC\_DIFSEL\_DIFSEL}}\ >>\ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_SHIFT\_MASK)));}
\DoxyCodeLine{06499\ \}}
\DoxyCodeLine{06500\ }
\DoxyCodeLine{06548\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetChannelSingleDiff(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{06549\ \{}
\DoxyCodeLine{06550\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6c97f0e1681230af109fddac27de9271}{DIFSEL}},\ (Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK)));}
\DoxyCodeLine{06551\ \}}
\DoxyCodeLine{06552\ }
\DoxyCodeLine{06714\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDChannelGroup)}
\DoxyCodeLine{06715\ \{}
\DoxyCodeLine{06716\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDChannelGroup"{}\ with\ bits\ position\ \ */}}
\DoxyCodeLine{06717\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06718\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDChannelGroup"{}\ and\ "{}AWDy"{}\ are\ used\ with\ masks\ because\ \ \ \ \ \ */}}
\DoxyCodeLine{06719\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06720\ \ \ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},}
\DoxyCodeLine{06721\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_CRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_CRX\_REGOFFSET\_POS)}
\DoxyCodeLine{06722\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK)}
\DoxyCodeLine{06723\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL));}
\DoxyCodeLine{06724\ }
\DoxyCodeLine{06725\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{06726\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDy\ \&\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK),}
\DoxyCodeLine{06727\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDChannelGroup\ \&\ AWDy);}
\DoxyCodeLine{06728\ \}}
\DoxyCodeLine{06729\ }
\DoxyCodeLine{06852\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetAnalogWDMonitChannels(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy)}
\DoxyCodeLine{06853\ \{}
\DoxyCodeLine{06854\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a40a83116e2176d7197fc4b7d0eb08609}{CFGR}},}
\DoxyCodeLine{06855\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_CRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_CRX\_REGOFFSET\_POS)}
\DoxyCodeLine{06856\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK)}
\DoxyCodeLine{06857\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL));}
\DoxyCodeLine{06858\ }
\DoxyCodeLine{06859\ \ \ uint32\_t\ analog\_wd\_monit\_channels\ =\ (READ\_BIT(*preg,\ AWDy)\ \&\ AWDy\ \&\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK);}
\DoxyCodeLine{06860\ }
\DoxyCodeLine{06861\ \ \ \textcolor{comment}{/*\ If\ "{}analog\_wd\_monit\_channels"{}\ ==\ 0,\ then\ the\ selected\ AWD\ is\ disabled\ \ \ \ \ \ \ */}}
\DoxyCodeLine{06862\ \ \ \textcolor{comment}{/*\ (parameter\ value\ LL\_ADC\_AWD\_DISABLE).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06863\ \ \ \textcolor{comment}{/*\ Else,\ the\ selected\ AWD\ is\ enabled\ and\ is\ monitoring\ a\ group\ of\ channels\ \ */}}
\DoxyCodeLine{06864\ \ \ \textcolor{comment}{/*\ or\ a\ single\ channel.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06865\ \ \ \textcolor{keywordflow}{if}\ (analog\_wd\_monit\_channels\ !=\ 0UL)}
\DoxyCodeLine{06866\ \ \ \{}
\DoxyCodeLine{06867\ \ \ \ \ \textcolor{keywordflow}{if}\ (AWDy\ ==\ LL\_ADC\_AWD1)}
\DoxyCodeLine{06868\ \ \ \ \ \{}
\DoxyCodeLine{06869\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((analog\_wd\_monit\_channels\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\_CFGR\_AWD1SGL}})\ ==\ 0UL)}
\DoxyCodeLine{06870\ \ \ \ \ \ \ \{}
\DoxyCodeLine{06871\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{06872\ \ \ \ \ \ \ \ \ analog\_wd\_monit\_channels\ =\ ((analog\_wd\_monit\_channels}
\DoxyCodeLine{06873\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (ADC\_AWD\_CR23\_CHANNEL\_MASK)}
\DoxyCodeLine{06874\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}
\DoxyCodeLine{06875\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95732299dd4eedd4c34b00eafe06ec02}{ADC\_CFGR\_AWD1CH}}))}
\DoxyCodeLine{06876\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{06877\ \ \ \ \ \ \ \}}
\DoxyCodeLine{06878\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{06879\ \ \ \ \ \ \ \{}
\DoxyCodeLine{06880\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ single\ channel\ */}}
\DoxyCodeLine{06881\ \ \ \ \ \ \ \ \ analog\_wd\_monit\_channels\ =\ (analog\_wd\_monit\_channels}
\DoxyCodeLine{06882\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3ac73479e69a95097301f82149ff6f}{ADC\_AWD2CR\_AWD2CH\_0}}\ <<\ (analog\_wd\_monit\_channels\ >>\ ADC\_CFGR\_AWD1CH\_Pos))}
\DoxyCodeLine{06883\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{06884\ \ \ \ \ \ \ \}}
\DoxyCodeLine{06885\ \ \ \ \ \}}
\DoxyCodeLine{06886\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{06887\ \ \ \ \ \{}
\DoxyCodeLine{06888\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((analog\_wd\_monit\_channels\ \&\ ADC\_AWD\_CR23\_CHANNEL\_MASK)\ ==\ ADC\_AWD\_CR23\_CHANNEL\_MASK)}
\DoxyCodeLine{06889\ \ \ \ \ \ \ \{}
\DoxyCodeLine{06890\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{06891\ \ \ \ \ \ \ \ \ analog\_wd\_monit\_channels\ =\ (ADC\_AWD\_CR23\_CHANNEL\_MASK}
\DoxyCodeLine{06892\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\_CFGR\_JAWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\_CFGR\_AWD1EN}}))}
\DoxyCodeLine{06893\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{06894\ \ \ \ \ \ \ \}}
\DoxyCodeLine{06895\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{06896\ \ \ \ \ \ \ \{}
\DoxyCodeLine{06897\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ single\ channel\ */}}
\DoxyCodeLine{06898\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{06899\ \ \ \ \ \ \ \ \ analog\_wd\_monit\_channels\ =\ (analog\_wd\_monit\_channels}
\DoxyCodeLine{06900\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\_CFGR\_JAWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\_CFGR\_AWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\_CFGR\_AWD1SGL}})}
\DoxyCodeLine{06901\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(analog\_wd\_monit\_channels)\ <<\ ADC\_CFGR\_AWD1CH\_Pos)}
\DoxyCodeLine{06902\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{06903\ \ \ \ \ \ \ \}}
\DoxyCodeLine{06904\ \ \ \ \ \}}
\DoxyCodeLine{06905\ \ \ \}}
\DoxyCodeLine{06906\ }
\DoxyCodeLine{06907\ \ \ \textcolor{keywordflow}{return}\ analog\_wd\_monit\_channels;}
\DoxyCodeLine{06908\ \}}
\DoxyCodeLine{06909\ }
\DoxyCodeLine{06968\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ConfigAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdHighValue,}
\DoxyCodeLine{06969\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AWDThresholdLowValue)}
\DoxyCodeLine{06970\ \{}
\DoxyCodeLine{06971\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDThresholdxxxValue"{}\ with\ bits\ \ \ \ \ \ */}}
\DoxyCodeLine{06972\ \ \ \textcolor{comment}{/*\ position\ in\ register\ and\ register\ position\ depending\ on\ parameter\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06973\ \ \ \textcolor{comment}{/*\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06974\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDy"{}\ and\ "{}AWDThresholdxxxValue"{}\ are\ used\ with\ masks\ because\ */}}
\DoxyCodeLine{06975\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06976\ \ \ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},}
\DoxyCodeLine{06977\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{06978\ }
\DoxyCodeLine{06979\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{06980\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ad1cfd78eff67df0be5c4925676819}{ADC\_TR1\_HT1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}},}
\DoxyCodeLine{06981\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDThresholdHighValue\ <<\ ADC\_TR1\_HT1\_BITOFFSET\_POS)\ |\ AWDThresholdLowValue);}
\DoxyCodeLine{06982\ \}}
\DoxyCodeLine{06983\ }
\DoxyCodeLine{07048\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdsHighLow,}
\DoxyCodeLine{07049\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AWDThresholdValue)}
\DoxyCodeLine{07050\ \{}
\DoxyCodeLine{07051\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDThresholdValue"{}\ with\ bits\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07052\ \ \ \textcolor{comment}{/*\ position\ in\ register\ and\ register\ position\ depending\ on\ parameters\ \ \ \ \ \ \ */}}
\DoxyCodeLine{07053\ \ \ \textcolor{comment}{/*\ "{}AWDThresholdsHighLow"{}\ and\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07054\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDy"{}\ and\ "{}AWDThresholdValue"{}\ are\ used\ with\ masks\ because\ \ \ \ */}}
\DoxyCodeLine{07055\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07056\ \ \ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},}
\DoxyCodeLine{07057\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07058\ }
\DoxyCodeLine{07059\ \ \ MODIFY\_REG(*preg,}
\DoxyCodeLine{07060\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdsHighLow,}
\DoxyCodeLine{07061\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdValue\ <<\ ((AWDThresholdsHighLow\ \&\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK)\ >>\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4));}
\DoxyCodeLine{07062\ \}}
\DoxyCodeLine{07063\ }
\DoxyCodeLine{07092\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetAnalogWDThresholds(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,}
\DoxyCodeLine{07093\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdsHighLow)}
\DoxyCodeLine{07094\ \{}
\DoxyCodeLine{07095\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},}
\DoxyCodeLine{07096\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07097\ }
\DoxyCodeLine{07098\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{07099\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDThresholdsHighLow\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}}))}
\DoxyCodeLine{07100\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (((AWDThresholdsHighLow\ \&\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK)\ >>\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4)}
\DoxyCodeLine{07101\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ \string~(AWDThresholdsHighLow\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}})));}
\DoxyCodeLine{07102\ \}}
\DoxyCodeLine{07103\ }
\DoxyCodeLine{07127\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAWDFilteringConfiguration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ FilteringConfig)}
\DoxyCodeLine{07128\ \{}
\DoxyCodeLine{07129\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{07130\ \ \ (void)(AWDy);}
\DoxyCodeLine{07131\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e8b46608c98b5b9a6956021b9a137a}{ADC\_TR1\_AWDFILT}},\ FilteringConfig);}
\DoxyCodeLine{07132\ \}}
\DoxyCodeLine{07133\ }
\DoxyCodeLine{07152\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetAWDFilteringConfiguration(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy)}
\DoxyCodeLine{07153\ \{}
\DoxyCodeLine{07154\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{07155\ \ \ (void)(AWDy);}
\DoxyCodeLine{07156\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a052b985734ae89cc566b5eebcbccb790}{TR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e8b46608c98b5b9a6956021b9a137a}{ADC\_TR1\_AWDFILT}}));}
\DoxyCodeLine{07157\ \}}
\DoxyCodeLine{07158\ }
\DoxyCodeLine{07192\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOverSamplingScope(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ OvsScope)}
\DoxyCodeLine{07193\ \{}
\DoxyCodeLine{07194\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\_CFGR2\_ROVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\_CFGR2\_JOVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\_CFGR2\_ROVSM}},\ OvsScope);}
\DoxyCodeLine{07195\ \}}
\DoxyCodeLine{07196\ }
\DoxyCodeLine{07217\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOverSamplingScope(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07218\ \{}
\DoxyCodeLine{07219\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\_CFGR2\_ROVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\_CFGR2\_JOVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\_CFGR2\_ROVSM}}));}
\DoxyCodeLine{07220\ \}}
\DoxyCodeLine{07221\ }
\DoxyCodeLine{07244\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOverSamplingDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ OverSamplingDiscont)}
\DoxyCodeLine{07245\ \{}
\DoxyCodeLine{07246\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\_CFGR2\_TROVS}},\ OverSamplingDiscont);}
\DoxyCodeLine{07247\ \}}
\DoxyCodeLine{07248\ }
\DoxyCodeLine{07263\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOverSamplingDiscont(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07264\ \{}
\DoxyCodeLine{07265\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\_CFGR2\_TROVS}}));}
\DoxyCodeLine{07266\ \}}
\DoxyCodeLine{07267\ }
\DoxyCodeLine{07302\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ConfigOverSamplingRatioShift(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Ratio,\ uint32\_t\ Shift)}
\DoxyCodeLine{07303\ \{}
\DoxyCodeLine{07304\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\_CFGR2\_OVSS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\_CFGR2\_OVSR}}),\ (Shift\ |\ Ratio));}
\DoxyCodeLine{07305\ \}}
\DoxyCodeLine{07306\ }
\DoxyCodeLine{07322\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOverSamplingRatio(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07323\ \{}
\DoxyCodeLine{07324\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\_CFGR2\_OVSR}}));}
\DoxyCodeLine{07325\ \}}
\DoxyCodeLine{07326\ }
\DoxyCodeLine{07343\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetOverSamplingShift(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07344\ \{}
\DoxyCodeLine{07345\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\_CFGR2\_OVSS}}));}
\DoxyCodeLine{07346\ \}}
\DoxyCodeLine{07347\ }
\DoxyCodeLine{07356\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{07383\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultimode(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ Multimode)}
\DoxyCodeLine{07384\ \{}
\DoxyCodeLine{07385\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\_CCR\_DUAL}},\ Multimode);}
\DoxyCodeLine{07386\ \}}
\DoxyCodeLine{07387\ }
\DoxyCodeLine{07407\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetMultimode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07408\ \{}
\DoxyCodeLine{07409\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\_CCR\_DUAL}}));}
\DoxyCodeLine{07410\ \}}
\DoxyCodeLine{07411\ }
\DoxyCodeLine{07458\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiDMATransfer(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiDMATransfer)}
\DoxyCodeLine{07459\ \{}
\DoxyCodeLine{07460\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5865ff9d8e590fe16c4603a193488eff}{ADC\_CCR\_MDMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd124d19cd84bfe2381ac05cacf7e46}{ADC\_CCR\_DMACFG}},\ MultiDMATransfer);}
\DoxyCodeLine{07461\ \}}
\DoxyCodeLine{07462\ }
\DoxyCodeLine{07504\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetMultiDMATransfer(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07505\ \{}
\DoxyCodeLine{07506\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5865ff9d8e590fe16c4603a193488eff}{ADC\_CCR\_MDMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd124d19cd84bfe2381ac05cacf7e46}{ADC\_CCR\_DMACFG}}));}
\DoxyCodeLine{07507\ \}}
\DoxyCodeLine{07508\ }
\DoxyCodeLine{07544\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiTwoSamplingDelay(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiTwoSamplingDelay)}
\DoxyCodeLine{07545\ \{}
\DoxyCodeLine{07546\ \ \ MODIFY\_REG(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}},\ MultiTwoSamplingDelay);}
\DoxyCodeLine{07547\ \}}
\DoxyCodeLine{07548\ }
\DoxyCodeLine{07572\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_GetMultiTwoSamplingDelay(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07573\ \{}
\DoxyCodeLine{07574\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}}));}
\DoxyCodeLine{07575\ \}}
\DoxyCodeLine{07576\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07577\ }
\DoxyCodeLine{07598\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableDeepPowerDown(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07599\ \{}
\DoxyCodeLine{07600\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07601\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07602\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07603\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{07604\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{07605\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}});}
\DoxyCodeLine{07606\ \}}
\DoxyCodeLine{07607\ }
\DoxyCodeLine{07621\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableDeepPowerDown(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07622\ \{}
\DoxyCodeLine{07623\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07624\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07625\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07626\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS));}
\DoxyCodeLine{07627\ \}}
\DoxyCodeLine{07628\ }
\DoxyCodeLine{07635\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsDeepPowerDownEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07636\ \{}
\DoxyCodeLine{07637\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07638\ \}}
\DoxyCodeLine{07639\ }
\DoxyCodeLine{07654\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableInternalRegulator(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07655\ \{}
\DoxyCodeLine{07656\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07657\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07658\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07659\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{07660\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{07661\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}});}
\DoxyCodeLine{07662\ \}}
\DoxyCodeLine{07663\ }
\DoxyCodeLine{07673\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableInternalRegulator(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07674\ \{}
\DoxyCodeLine{07675\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS));}
\DoxyCodeLine{07676\ \}}
\DoxyCodeLine{07677\ }
\DoxyCodeLine{07684\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsInternalRegulatorEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07685\ \{}
\DoxyCodeLine{07686\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07687\ \}}
\DoxyCodeLine{07688\ }
\DoxyCodeLine{07705\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_Enable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07706\ \{}
\DoxyCodeLine{07707\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07708\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07709\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07710\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{07711\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{07712\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}});}
\DoxyCodeLine{07713\ \}}
\DoxyCodeLine{07714\ }
\DoxyCodeLine{07725\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_Disable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07726\ \{}
\DoxyCodeLine{07727\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07728\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07729\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07730\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{07731\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{07732\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}});}
\DoxyCodeLine{07733\ \}}
\DoxyCodeLine{07734\ }
\DoxyCodeLine{07744\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07745\ \{}
\DoxyCodeLine{07746\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07747\ \}}
\DoxyCodeLine{07748\ }
\DoxyCodeLine{07755\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsDisableOngoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07756\ \{}
\DoxyCodeLine{07757\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07758\ \}}
\DoxyCodeLine{07759\ }
\DoxyCodeLine{07783\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_StartCalibration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{07784\ \{}
\DoxyCodeLine{07785\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07786\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07787\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07788\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{07789\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602da64684da4f219320006e99afa3a6}{ADC\_CR\_ADCALDIF}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{07790\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}}\ |\ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_START\_MASK));}
\DoxyCodeLine{07791\ \}}
\DoxyCodeLine{07792\ }
\DoxyCodeLine{07799\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsCalibrationOnGoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07800\ \{}
\DoxyCodeLine{07801\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07802\ \}}
\DoxyCodeLine{07803\ }
\DoxyCodeLine{07830\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StartConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07831\ \{}
\DoxyCodeLine{07832\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07833\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07834\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07835\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{07836\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{07837\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}});}
\DoxyCodeLine{07838\ \}}
\DoxyCodeLine{07839\ }
\DoxyCodeLine{07850\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StopConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07851\ \{}
\DoxyCodeLine{07852\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07853\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07854\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07855\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{07856\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{07857\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}});}
\DoxyCodeLine{07858\ \}}
\DoxyCodeLine{07859\ }
\DoxyCodeLine{07866\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_IsConversionOngoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07867\ \{}
\DoxyCodeLine{07868\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07869\ \}}
\DoxyCodeLine{07870\ }
\DoxyCodeLine{07877\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_IsStopConversionOngoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07878\ \{}
\DoxyCodeLine{07879\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07880\ \}}
\DoxyCodeLine{07881\ }
\DoxyCodeLine{07897\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StartSamplingPhase(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07898\ \{}
\DoxyCodeLine{07899\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cbd7438a043b8f10603925889d36ce}{ADC\_CFGR2\_SWTRIG}});}
\DoxyCodeLine{07900\ \}}
\DoxyCodeLine{07901\ }
\DoxyCodeLine{07919\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StopSamplingPhase(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07920\ \{}
\DoxyCodeLine{07921\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a0a4c0d337b0e546e549678b77ea63246}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cbd7438a043b8f10603925889d36ce}{ADC\_CFGR2\_SWTRIG}});}
\DoxyCodeLine{07922\ \}}
\DoxyCodeLine{07923\ }
\DoxyCodeLine{07933\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_ReadConversionData32(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07934\ \{}
\DoxyCodeLine{07935\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{07936\ \}}
\DoxyCodeLine{07937\ }
\DoxyCodeLine{07948\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData12(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07949\ \{}
\DoxyCodeLine{07950\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{07951\ \}}
\DoxyCodeLine{07952\ }
\DoxyCodeLine{07963\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData10(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07964\ \{}
\DoxyCodeLine{07965\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{07966\ \}}
\DoxyCodeLine{07967\ }
\DoxyCodeLine{07978\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData8(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07979\ \{}
\DoxyCodeLine{07980\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{07981\ \}}
\DoxyCodeLine{07982\ }
\DoxyCodeLine{07993\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData6(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07994\ \{}
\DoxyCodeLine{07995\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{07996\ \}}
\DoxyCodeLine{07997\ }
\DoxyCodeLine{07998\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{08020\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_REG\_ReadMultiConversionData32(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,}
\DoxyCodeLine{08021\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ConversionData)}
\DoxyCodeLine{08022\ \{}
\DoxyCodeLine{08023\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{CDR}},}
\DoxyCodeLine{08024\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ConversionData)}
\DoxyCodeLine{08025\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (POSITION\_VAL(ConversionData)\ \&\ 0x1FUL)}
\DoxyCodeLine{08026\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{08027\ \}}
\DoxyCodeLine{08028\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{08029\ }
\DoxyCodeLine{08056\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StartConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08057\ \{}
\DoxyCodeLine{08058\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{08059\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{08060\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{08061\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{08062\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{08063\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}});}
\DoxyCodeLine{08064\ \}}
\DoxyCodeLine{08065\ }
\DoxyCodeLine{08076\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StopConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08077\ \{}
\DoxyCodeLine{08078\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{08079\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{08080\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{08081\ \ \ MODIFY\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},}
\DoxyCodeLine{08082\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{08083\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}});}
\DoxyCodeLine{08084\ \}}
\DoxyCodeLine{08085\ }
\DoxyCodeLine{08092\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_IsConversionOngoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08093\ \{}
\DoxyCodeLine{08094\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08095\ \}}
\DoxyCodeLine{08096\ }
\DoxyCodeLine{08103\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_IsStopConversionOngoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08104\ \{}
\DoxyCodeLine{08105\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6126350919b341bfb13c0b24b30dc22a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08106\ \}}
\DoxyCodeLine{08107\ }
\DoxyCodeLine{08125\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_INJ\_ReadConversionData32(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{08126\ \{}
\DoxyCodeLine{08127\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}},}
\DoxyCodeLine{08128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{08129\ }
\DoxyCodeLine{08130\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{08131\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{08132\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{08133\ \}}
\DoxyCodeLine{08134\ }
\DoxyCodeLine{08153\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData12(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{08154\ \{}
\DoxyCodeLine{08155\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}},}
\DoxyCodeLine{08156\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{08157\ }
\DoxyCodeLine{08158\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{08159\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{08160\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{08161\ \}}
\DoxyCodeLine{08162\ }
\DoxyCodeLine{08181\ \_\_STATIC\_INLINE\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData10(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{08182\ \{}
\DoxyCodeLine{08183\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}},}
\DoxyCodeLine{08184\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{08185\ }
\DoxyCodeLine{08186\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{08187\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{08188\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{08189\ \}}
\DoxyCodeLine{08190\ }
\DoxyCodeLine{08209\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_INJ\_ReadConversionData8(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{08210\ \{}
\DoxyCodeLine{08211\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}},}
\DoxyCodeLine{08212\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{08213\ }
\DoxyCodeLine{08214\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{08215\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{08216\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{08217\ \}}
\DoxyCodeLine{08218\ }
\DoxyCodeLine{08237\ \_\_STATIC\_INLINE\ uint8\_t\ LL\_ADC\_INJ\_ReadConversionData6(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{08238\ \{}
\DoxyCodeLine{08239\ \ \ \textcolor{keyword}{const}\ \_\_IO\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}},}
\DoxyCodeLine{08240\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{08241\ }
\DoxyCodeLine{08242\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(READ\_BIT(*preg,}
\DoxyCodeLine{08243\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{08244\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{08245\ \}}
\DoxyCodeLine{08246\ }
\DoxyCodeLine{08264\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_ADRDY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08265\ \{}
\DoxyCodeLine{08266\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_ADRDY)\ ==\ (LL\_ADC\_FLAG\_ADRDY))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08267\ \}}
\DoxyCodeLine{08268\ }
\DoxyCodeLine{08275\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08276\ \{}
\DoxyCodeLine{08277\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08278\ \}}
\DoxyCodeLine{08279\ }
\DoxyCodeLine{08286\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08287\ \{}
\DoxyCodeLine{08288\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_EOS)\ ==\ (LL\_ADC\_FLAG\_EOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08289\ \}}
\DoxyCodeLine{08290\ }
\DoxyCodeLine{08297\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08298\ \{}
\DoxyCodeLine{08299\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_OVR)\ ==\ (LL\_ADC\_FLAG\_OVR))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08300\ \}}
\DoxyCodeLine{08301\ }
\DoxyCodeLine{08308\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOSMP(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08309\ \{}
\DoxyCodeLine{08310\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_EOSMP)\ ==\ (LL\_ADC\_FLAG\_EOSMP))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08311\ \}}
\DoxyCodeLine{08312\ }
\DoxyCodeLine{08319\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JEOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08320\ \{}
\DoxyCodeLine{08321\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JEOC)\ ==\ (LL\_ADC\_FLAG\_JEOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08322\ \}}
\DoxyCodeLine{08323\ }
\DoxyCodeLine{08330\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08331\ \{}
\DoxyCodeLine{08332\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JEOS)\ ==\ (LL\_ADC\_FLAG\_JEOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08333\ \}}
\DoxyCodeLine{08334\ }
\DoxyCodeLine{08341\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JQOVF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08342\ \{}
\DoxyCodeLine{08343\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JQOVF)\ ==\ (LL\_ADC\_FLAG\_JQOVF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08344\ \}}
\DoxyCodeLine{08345\ }
\DoxyCodeLine{08352\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08353\ \{}
\DoxyCodeLine{08354\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD1)\ ==\ (LL\_ADC\_FLAG\_AWD1))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08355\ \}}
\DoxyCodeLine{08356\ }
\DoxyCodeLine{08363\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08364\ \{}
\DoxyCodeLine{08365\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD2)\ ==\ (LL\_ADC\_FLAG\_AWD2))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08366\ \}}
\DoxyCodeLine{08367\ }
\DoxyCodeLine{08374\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08375\ \{}
\DoxyCodeLine{08376\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD3)\ ==\ (LL\_ADC\_FLAG\_AWD3))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08377\ \}}
\DoxyCodeLine{08378\ }
\DoxyCodeLine{08388\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08389\ \{}
\DoxyCodeLine{08390\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_ADRDY);}
\DoxyCodeLine{08391\ \}}
\DoxyCodeLine{08392\ }
\DoxyCodeLine{08399\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08400\ \{}
\DoxyCodeLine{08401\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_EOC);}
\DoxyCodeLine{08402\ \}}
\DoxyCodeLine{08403\ }
\DoxyCodeLine{08410\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08411\ \{}
\DoxyCodeLine{08412\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_EOS);}
\DoxyCodeLine{08413\ \}}
\DoxyCodeLine{08414\ }
\DoxyCodeLine{08421\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08422\ \{}
\DoxyCodeLine{08423\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_OVR);}
\DoxyCodeLine{08424\ \}}
\DoxyCodeLine{08425\ }
\DoxyCodeLine{08432\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08433\ \{}
\DoxyCodeLine{08434\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_EOSMP);}
\DoxyCodeLine{08435\ \}}
\DoxyCodeLine{08436\ }
\DoxyCodeLine{08443\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08444\ \{}
\DoxyCodeLine{08445\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JEOC);}
\DoxyCodeLine{08446\ \}}
\DoxyCodeLine{08447\ }
\DoxyCodeLine{08454\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08455\ \{}
\DoxyCodeLine{08456\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JEOS);}
\DoxyCodeLine{08457\ \}}
\DoxyCodeLine{08458\ }
\DoxyCodeLine{08465\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08466\ \{}
\DoxyCodeLine{08467\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_JQOVF);}
\DoxyCodeLine{08468\ \}}
\DoxyCodeLine{08469\ }
\DoxyCodeLine{08476\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08477\ \{}
\DoxyCodeLine{08478\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD1);}
\DoxyCodeLine{08479\ \}}
\DoxyCodeLine{08480\ }
\DoxyCodeLine{08487\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08488\ \{}
\DoxyCodeLine{08489\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD2);}
\DoxyCodeLine{08490\ \}}
\DoxyCodeLine{08491\ }
\DoxyCodeLine{08498\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08499\ \{}
\DoxyCodeLine{08500\ \ \ WRITE\_REG(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_add06351bbb4cf771125247d62b145d75}{ISR}},\ LL\_ADC\_FLAG\_AWD3);}
\DoxyCodeLine{08501\ \}}
\DoxyCodeLine{08502\ }
\DoxyCodeLine{08503\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{08511\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_ADRDY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08512\ \{}
\DoxyCodeLine{08513\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_ADRDY\_MST)\ ==\ (LL\_ADC\_FLAG\_ADRDY\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08514\ \}}
\DoxyCodeLine{08515\ }
\DoxyCodeLine{08523\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_ADRDY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08524\ \{}
\DoxyCodeLine{08525\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_ADRDY\_SLV)\ ==\ (LL\_ADC\_FLAG\_ADRDY\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08526\ \}}
\DoxyCodeLine{08527\ }
\DoxyCodeLine{08535\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08536\ \{}
\DoxyCodeLine{08537\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08538\ \}}
\DoxyCodeLine{08539\ }
\DoxyCodeLine{08547\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08548\ \{}
\DoxyCodeLine{08549\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08550\ \}}
\DoxyCodeLine{08551\ }
\DoxyCodeLine{08559\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08560\ \{}
\DoxyCodeLine{08561\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOS\_MST)\ ==\ (LL\_ADC\_FLAG\_EOS\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08562\ \}}
\DoxyCodeLine{08563\ }
\DoxyCodeLine{08571\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08572\ \{}
\DoxyCodeLine{08573\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOS\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOS\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08574\ \}}
\DoxyCodeLine{08575\ }
\DoxyCodeLine{08583\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08584\ \{}
\DoxyCodeLine{08585\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_OVR\_MST)\ ==\ (LL\_ADC\_FLAG\_OVR\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08586\ \}}
\DoxyCodeLine{08587\ }
\DoxyCodeLine{08595\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08596\ \{}
\DoxyCodeLine{08597\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_OVR\_SLV)\ ==\ (LL\_ADC\_FLAG\_OVR\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08598\ \}}
\DoxyCodeLine{08599\ }
\DoxyCodeLine{08607\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOSMP(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08608\ \{}
\DoxyCodeLine{08609\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOSMP\_MST)\ ==\ (LL\_ADC\_FLAG\_EOSMP\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08610\ \}}
\DoxyCodeLine{08611\ }
\DoxyCodeLine{08619\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOSMP(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08620\ \{}
\DoxyCodeLine{08621\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_EOSMP\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOSMP\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08622\ \}}
\DoxyCodeLine{08623\ }
\DoxyCodeLine{08631\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JEOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08632\ \{}
\DoxyCodeLine{08633\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JEOC\_MST)\ ==\ (LL\_ADC\_FLAG\_JEOC\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08634\ \}}
\DoxyCodeLine{08635\ }
\DoxyCodeLine{08643\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JEOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08644\ \{}
\DoxyCodeLine{08645\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JEOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_JEOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08646\ \}}
\DoxyCodeLine{08647\ }
\DoxyCodeLine{08655\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08656\ \{}
\DoxyCodeLine{08657\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JEOS\_MST)\ ==\ (LL\_ADC\_FLAG\_JEOS\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08658\ \}}
\DoxyCodeLine{08659\ }
\DoxyCodeLine{08667\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08668\ \{}
\DoxyCodeLine{08669\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JEOS\_SLV)\ ==\ (LL\_ADC\_FLAG\_JEOS\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08670\ \}}
\DoxyCodeLine{08671\ }
\DoxyCodeLine{08679\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JQOVF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08680\ \{}
\DoxyCodeLine{08681\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JQOVF\_MST)\ ==\ (LL\_ADC\_FLAG\_JQOVF\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08682\ \}}
\DoxyCodeLine{08683\ }
\DoxyCodeLine{08691\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JQOVF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08692\ \{}
\DoxyCodeLine{08693\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_JQOVF\_SLV)\ ==\ (LL\_ADC\_FLAG\_JQOVF\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08694\ \}}
\DoxyCodeLine{08695\ }
\DoxyCodeLine{08703\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08704\ \{}
\DoxyCodeLine{08705\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD1\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08706\ \}}
\DoxyCodeLine{08707\ }
\DoxyCodeLine{08715\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08716\ \{}
\DoxyCodeLine{08717\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD1\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08718\ \}}
\DoxyCodeLine{08719\ }
\DoxyCodeLine{08727\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08728\ \{}
\DoxyCodeLine{08729\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD2\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD2\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08730\ \}}
\DoxyCodeLine{08731\ }
\DoxyCodeLine{08739\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08740\ \{}
\DoxyCodeLine{08741\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD2\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD2\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08742\ \}}
\DoxyCodeLine{08743\ }
\DoxyCodeLine{08751\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08752\ \{}
\DoxyCodeLine{08753\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD3\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD3\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08754\ \}}
\DoxyCodeLine{08755\ }
\DoxyCodeLine{08763\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{08764\ \{}
\DoxyCodeLine{08765\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}},\ LL\_ADC\_FLAG\_AWD3\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD3\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08766\ \}}
\DoxyCodeLine{08767\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{08768\ }
\DoxyCodeLine{08783\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08784\ \{}
\DoxyCodeLine{08785\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{08786\ \}}
\DoxyCodeLine{08787\ }
\DoxyCodeLine{08794\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08795\ \{}
\DoxyCodeLine{08796\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{08797\ \}}
\DoxyCodeLine{08798\ }
\DoxyCodeLine{08805\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08806\ \{}
\DoxyCodeLine{08807\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{08808\ \}}
\DoxyCodeLine{08809\ }
\DoxyCodeLine{08816\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08817\ \{}
\DoxyCodeLine{08818\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{08819\ \}}
\DoxyCodeLine{08820\ }
\DoxyCodeLine{08827\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08828\ \{}
\DoxyCodeLine{08829\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{08830\ \}}
\DoxyCodeLine{08831\ }
\DoxyCodeLine{08838\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08839\ \{}
\DoxyCodeLine{08840\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOC);}
\DoxyCodeLine{08841\ \}}
\DoxyCodeLine{08842\ }
\DoxyCodeLine{08849\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08850\ \{}
\DoxyCodeLine{08851\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{08852\ \}}
\DoxyCodeLine{08853\ }
\DoxyCodeLine{08860\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08861\ \{}
\DoxyCodeLine{08862\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JQOVF);}
\DoxyCodeLine{08863\ \}}
\DoxyCodeLine{08864\ }
\DoxyCodeLine{08871\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08872\ \{}
\DoxyCodeLine{08873\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{08874\ \}}
\DoxyCodeLine{08875\ }
\DoxyCodeLine{08882\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08883\ \{}
\DoxyCodeLine{08884\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD2);}
\DoxyCodeLine{08885\ \}}
\DoxyCodeLine{08886\ }
\DoxyCodeLine{08893\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08894\ \{}
\DoxyCodeLine{08895\ \ \ SET\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD3);}
\DoxyCodeLine{08896\ \}}
\DoxyCodeLine{08897\ }
\DoxyCodeLine{08904\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08905\ \{}
\DoxyCodeLine{08906\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{08907\ \}}
\DoxyCodeLine{08908\ }
\DoxyCodeLine{08915\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08916\ \{}
\DoxyCodeLine{08917\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{08918\ \}}
\DoxyCodeLine{08919\ }
\DoxyCodeLine{08926\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08927\ \{}
\DoxyCodeLine{08928\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{08929\ \}}
\DoxyCodeLine{08930\ }
\DoxyCodeLine{08937\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08938\ \{}
\DoxyCodeLine{08939\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{08940\ \}}
\DoxyCodeLine{08941\ }
\DoxyCodeLine{08948\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08949\ \{}
\DoxyCodeLine{08950\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{08951\ \}}
\DoxyCodeLine{08952\ }
\DoxyCodeLine{08959\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08960\ \{}
\DoxyCodeLine{08961\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOC);}
\DoxyCodeLine{08962\ \}}
\DoxyCodeLine{08963\ }
\DoxyCodeLine{08970\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08971\ \{}
\DoxyCodeLine{08972\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{08973\ \}}
\DoxyCodeLine{08974\ }
\DoxyCodeLine{08981\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08982\ \{}
\DoxyCodeLine{08983\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JQOVF);}
\DoxyCodeLine{08984\ \}}
\DoxyCodeLine{08985\ }
\DoxyCodeLine{08992\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08993\ \{}
\DoxyCodeLine{08994\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{08995\ \}}
\DoxyCodeLine{08996\ }
\DoxyCodeLine{09003\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09004\ \{}
\DoxyCodeLine{09005\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD2);}
\DoxyCodeLine{09006\ \}}
\DoxyCodeLine{09007\ }
\DoxyCodeLine{09014\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09015\ \{}
\DoxyCodeLine{09016\ \ \ CLEAR\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD3);}
\DoxyCodeLine{09017\ \}}
\DoxyCodeLine{09018\ }
\DoxyCodeLine{09026\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_ADRDY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09027\ \{}
\DoxyCodeLine{09028\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_ADRDY)\ ==\ (LL\_ADC\_IT\_ADRDY))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{09029\ \}}
\DoxyCodeLine{09030\ }
\DoxyCodeLine{09038\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09039\ \{}
\DoxyCodeLine{09040\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOC)\ ==\ (LL\_ADC\_IT\_EOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{09041\ \}}
\DoxyCodeLine{09042\ }
\DoxyCodeLine{09050\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09051\ \{}
\DoxyCodeLine{09052\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOS)\ ==\ (LL\_ADC\_IT\_EOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{09053\ \}}
\DoxyCodeLine{09054\ }
\DoxyCodeLine{09062\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09063\ \{}
\DoxyCodeLine{09064\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_OVR)\ ==\ (LL\_ADC\_IT\_OVR))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{09065\ \}}
\DoxyCodeLine{09066\ }
\DoxyCodeLine{09074\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOSMP(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09075\ \{}
\DoxyCodeLine{09076\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_EOSMP)\ ==\ (LL\_ADC\_IT\_EOSMP))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{09077\ \}}
\DoxyCodeLine{09078\ }
\DoxyCodeLine{09086\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JEOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09087\ \{}
\DoxyCodeLine{09088\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOC)\ ==\ (LL\_ADC\_IT\_JEOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{09089\ \}}
\DoxyCodeLine{09090\ }
\DoxyCodeLine{09098\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09099\ \{}
\DoxyCodeLine{09100\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JEOS)\ ==\ (LL\_ADC\_IT\_JEOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{09101\ \}}
\DoxyCodeLine{09102\ }
\DoxyCodeLine{09110\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JQOVF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09111\ \{}
\DoxyCodeLine{09112\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_JQOVF)\ ==\ (LL\_ADC\_IT\_JQOVF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{09113\ \}}
\DoxyCodeLine{09114\ }
\DoxyCodeLine{09122\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09123\ \{}
\DoxyCodeLine{09124\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD1)\ ==\ (LL\_ADC\_IT\_AWD1))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{09125\ \}}
\DoxyCodeLine{09126\ }
\DoxyCodeLine{09134\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09135\ \{}
\DoxyCodeLine{09136\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD2)\ ==\ (LL\_ADC\_IT\_AWD2))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{09137\ \}}
\DoxyCodeLine{09138\ }
\DoxyCodeLine{09146\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{09147\ \{}
\DoxyCodeLine{09148\ \ \ \textcolor{keywordflow}{return}\ ((READ\_BIT(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a78d24b9deed83e90a2ff96c95ba94934}{IER}},\ LL\_ADC\_IT\_AWD3)\ ==\ (LL\_ADC\_IT\_AWD3))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{09149\ \}}
\DoxyCodeLine{09150\ }
\DoxyCodeLine{09155\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{09160\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ common\ parameters\ and\ multimode\ */}}
\DoxyCodeLine{09161\ ErrorStatus\ LL\_ADC\_CommonDeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON);}
\DoxyCodeLine{09162\ ErrorStatus\ LL\_ADC\_CommonInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ \textcolor{keyword}{const}\ LL\_ADC\_CommonInitTypeDef\ *pADC\_CommonInitStruct);}
\DoxyCodeLine{09163\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_CommonStructInit(LL\_ADC\_CommonInitTypeDef\ *pADC\_CommonInitStruct);}
\DoxyCodeLine{09164\ }
\DoxyCodeLine{09165\ \textcolor{comment}{/*\ De-\/initialization\ of\ ADC\ instance,\ ADC\ group\ regular\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{09166\ \textcolor{comment}{/*\ (availability\ of\ ADC\ group\ injected\ depends\ on\ STM32\ series)\ */}}
\DoxyCodeLine{09167\ ErrorStatus\ LL\_ADC\_DeInit(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx);}
\DoxyCodeLine{09168\ }
\DoxyCodeLine{09169\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ */}}
\DoxyCodeLine{09170\ ErrorStatus\ LL\_ADC\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ \textcolor{keyword}{const}\ LL\_ADC\_InitTypeDef\ *pADC\_InitStruct);}
\DoxyCodeLine{09171\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_StructInit(LL\_ADC\_InitTypeDef\ *pADC\_InitStruct);}
\DoxyCodeLine{09172\ }
\DoxyCodeLine{09173\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ regular\ */}}
\DoxyCodeLine{09174\ ErrorStatus\ LL\_ADC\_REG\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ \textcolor{keyword}{const}\ LL\_ADC\_REG\_InitTypeDef\ *pADC\_RegInitStruct);}
\DoxyCodeLine{09175\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_REG\_StructInit(LL\_ADC\_REG\_InitTypeDef\ *pADC\_RegInitStruct);}
\DoxyCodeLine{09176\ }
\DoxyCodeLine{09177\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{09178\ ErrorStatus\ LL\_ADC\_INJ\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ \textcolor{keyword}{const}\ LL\_ADC\_INJ\_InitTypeDef\ *pADC\_InjInitStruct);}
\DoxyCodeLine{09179\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_INJ\_StructInit(LL\_ADC\_INJ\_InitTypeDef\ *pADC\_InjInitStruct);}
\DoxyCodeLine{09180\ }
\DoxyCodeLine{09184\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{09185\ }
\DoxyCodeLine{09194\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC1\ ||\ ADC2\ ||\ ADC3\ ||\ ADC4\ ||\ ADC5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{09195\ }
\DoxyCodeLine{09200\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{09201\ \}}
\DoxyCodeLine{09202\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{09203\ }
\DoxyCodeLine{09204\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G4xx\_LL\_ADC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
