<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>void_lib: core_cm4.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">void_lib
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">Mcu abstracttion micro library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ed66b7bec58e88ad95f06841aa4bbce1.html">void</a></li><li class="navelem"><a class="el" href="dir_dc61413bcbbf606aead29d1892934de0.html">ARM</a></li><li class="navelem"><a class="el" href="dir_60e917f54153a2efc39e97fbe962257a.html">CortexM4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core_cm4.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#if defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">    #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#ifndef __CORE_CM4_H_GENERIC</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define __CORE_CM4_H_GENERIC</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*****************************************************************************</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/*  CMSIS CM4 definitions */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   </span><span class="comment">/* [31:16] CMSIS HAL main version   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION_SUB   (0x00)                                   </span><span class="comment">/* [15:0]  CMSIS HAL sub version    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">                                   __CM4_CMSIS_VERSION_SUB          )     </span><span class="comment">/* CMSIS HAL version number         */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define __CORTEX_M                (0x04)                                   </span><span class="comment">/* Cortex-M Core                    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#if   defined ( __CC_ARM )</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define __ASM            __asm                                      </span><span class="comment">/* asm keyword for ARM Compiler          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define __INLINE         __inline                                   </span><span class="comment">/* inline keyword for ARM Compiler       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define __STATIC_INLINE  static __inline</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define __ASM            __asm                                      </span><span class="comment">/* asm keyword for IAR Compiler          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define __INLINE         inline                                     </span><span class="comment">/* inline keyword for IAR Compiler. Only available in High optimization mode! */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __ASM            __asm                                      </span><span class="comment">/* asm keyword for TI CCS Compiler       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define __ASM            __asm                                      </span><span class="comment">/* asm keyword for GNU Compiler          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define __INLINE         inline                                     </span><span class="comment">/* inline keyword for GNU Compiler       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define __ASM            __asm                                      </span><span class="comment">/* asm keyword for TASKING Compiler      */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define __INLINE         inline                                     </span><span class="comment">/* inline keyword for TASKING Compiler   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __STATIC_INLINE  static inline</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __FPU_USED       1</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __FPU_USED       0</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __FPU_USED         0</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#if defined __ARMVFP__</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __FPU_USED       1</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define __FPU_USED       0</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define __FPU_USED         0</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#elif defined ( __TMS470__ )</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define __FPU_USED       1</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define __FPU_USED       0</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define __FPU_USED         0</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define __FPU_USED       1</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define __FPU_USED       0</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define __FPU_USED         0</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* add preprocessor checks to define __FPU_USED */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define __FPU_USED         0</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#include &lt;core_cmInstr.h&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#include &lt;core_cmFunc.h&gt;</span>                 <span class="comment">/* Core Function Access                            */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#include &lt;core_cm4_simd.h&gt;</span>               <span class="comment">/* Compiler specific SIMD Intrinsics               */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#ifndef __CORE_CM4_H_DEPENDANT</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define __CORE_CM4_H_DEPENDANT</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#ifndef __CM4_REV</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define __CM4_REV               0x0000</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#warning &quot;__CM4_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#ifndef __FPU_PRESENT</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define __FPU_PRESENT             0</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#ifndef __MPU_PRESENT</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define __MPU_PRESENT             0</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define   __I     volatile             </span><span class="comment">/* Defines &#39;read only&#39; permissions                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define   __I     volatile const       </span><span class="comment">/* Defines &#39;read only&#39; permissions                 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define     __O     volatile             </span><span class="comment">/* Defines &#39;write only&#39; permissions                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define     __IO    volatile             </span><span class="comment">/* Defines &#39;read / write&#39; permissions              */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/*****************************************************************************</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  Core Register contain:</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">  - Core Register</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">  - Core SCB Register</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  - Core Debug Register</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  - Core MPU Register</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  - Core FPU Register</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/*   Union type to access the Application Program Status Register (APSR).</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">        #if (__CORTEX_M != 0x04)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        uint32_t _reserved0: 27;             <span class="comment">/* bit:  0..26  Reserved                           */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        uint32_t _reserved0: 16;             <span class="comment">/* bit:  0..15  Reserved                           */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        uint32_t GE: 4;                      <span class="comment">/* bit: 16..19  Greater than or Equal flags        */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        uint32_t _reserved1: 7;              <span class="comment">/* bit: 20..26  Reserved                           */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        uint32_t Q: 1;                       <span class="comment">/* bit:     27  Saturation condition flag          */</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        uint32_t V: 1;                       <span class="comment">/* bit:     28  Overflow condition code flag       */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        uint32_t C: 1;                       <span class="comment">/* bit:     29  Carry condition code flag          */</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        uint32_t Z: 1;                       <span class="comment">/* bit:     30  Zero condition code flag           */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        uint32_t N: 1;                       <span class="comment">/* bit:     31  Negative condition code flag       */</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    } b;                                   <span class="comment">/* Structure used for bit  access                  */</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    uint32_t w;                            <span class="comment">/* Type      used for word access                  */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;} APSR_Type;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/*   Union type to access the Interrupt Program Status Register (IPSR).</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        uint32_t ISR: 9;                     <span class="comment">/* bit:  0.. 8  Exception number                   */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        uint32_t _reserved0: 23;             <span class="comment">/* bit:  9..31  Reserved                           */</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    } b;                                   <span class="comment">/* Structure used for bit  access                  */</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    uint32_t w;                            <span class="comment">/* Type      used for word access                  */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;} IPSR_Type;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/*   Union type to access the Special-Purpose Program Status Registers (xPSR).</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        uint32_t ISR: 9;                     <span class="comment">/* bit:  0.. 8  Exception number                   */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">        #if (__CORTEX_M != 0x04)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        uint32_t _reserved0: 15;             <span class="comment">/* bit:  9..23  Reserved                           */</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        uint32_t _reserved0: 7;              <span class="comment">/* bit:  9..15  Reserved                           */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        uint32_t GE: 4;                      <span class="comment">/* bit: 16..19  Greater than or Equal flags        */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        uint32_t _reserved1: 4;              <span class="comment">/* bit: 20..23  Reserved                           */</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        uint32_t T: 1;                       <span class="comment">/* bit:     24  Thumb bit        (read 0)          */</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        uint32_t IT: 2;                      <span class="comment">/* bit: 25..26  saved IT state   (read 0)          */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        uint32_t Q: 1;                       <span class="comment">/* bit:     27  Saturation condition flag          */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        uint32_t V: 1;                       <span class="comment">/* bit:     28  Overflow condition code flag       */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        uint32_t C: 1;                       <span class="comment">/* bit:     29  Carry condition code flag          */</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        uint32_t Z: 1;                       <span class="comment">/* bit:     30  Zero condition code flag           */</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        uint32_t N: 1;                       <span class="comment">/* bit:     31  Negative condition code flag       */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    } b;                                   <span class="comment">/* Structure used for bit  access                  */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    uint32_t w;                            <span class="comment">/* Type      used for word access                  */</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;} xPSR_Type;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/*   Union type to access the Control Registers (CONTROL).</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        uint32_t nPRIV: 1;                   <span class="comment">/* bit:      0  Execution privilege in Thread mode */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        uint32_t SPSEL: 1;                   <span class="comment">/* bit:      1  Stack to be used                   */</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        uint32_t FPCA: 1;                    <span class="comment">/* bit:      2  FP extension active flag           */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        uint32_t _reserved0: 29;             <span class="comment">/* bit:  3..31  Reserved                           */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    } b;                                   <span class="comment">/* Structure used for bit  access                  */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    uint32_t w;                            <span class="comment">/* Type      used for word access                  */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;} CONTROL_Type;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/*   Structure type to access the Nested Vectored Interrupt Controller (NVIC).</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    ISER[8];                 <span class="comment">/* Offset: 0x000 (R/W)  Interrupt Set Enable Register           */</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    uint32_t RESERVED0[24];</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    ICER[8];                 <span class="comment">/* Offset: 0x080 (R/W)  Interrupt Clear Enable Register         */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    uint32_t RSERVED1[24];</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    ISPR[8];                 <span class="comment">/* Offset: 0x100 (R/W)  Interrupt Set Pending Register          */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    uint32_t RESERVED2[24];</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    ICPR[8];                 <span class="comment">/* Offset: 0x180 (R/W)  Interrupt Clear Pending Register        */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    uint32_t RESERVED3[24];</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    IABR[8];                 <span class="comment">/* Offset: 0x200 (R/W)  Interrupt Active bit Register           */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    uint32_t RESERVED4[56];</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    __IO uint8_t</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    IP[240];                 <span class="comment">/* Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    uint32_t RESERVED5[644];</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    __O  uint32_t</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    STIR;                    <span class="comment">/* Offset: 0xE00 ( /W)  Software Trigger Interrupt Register     */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;}  NVIC_Type;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0                                          </span><span class="comment">/* STIR: INTLINESNUM Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL &lt;&lt; NVIC_STIR_INTID_Pos)            </span><span class="comment">/* STIR: INTLINESNUM Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/*   Structure type to access the System Control Block (SCB).</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    CPUID;                   <span class="comment">/* Offset: 0x000 (R/ )  CPUID Base Register                                   */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    ICSR;                    <span class="comment">/* Offset: 0x004 (R/W)  Interrupt Control and State Register                  */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    VTOR;                    <span class="comment">/* Offset: 0x008 (R/W)  Vector Table Offset Register                          */</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    AIRCR;                   <span class="comment">/* Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register      */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    SCR;                     <span class="comment">/* Offset: 0x010 (R/W)  System Control Register                               */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    CCR;                     <span class="comment">/* Offset: 0x014 (R/W)  Configuration Control Register                        */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    __IO uint8_t</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    SHP[12];                 <span class="comment">/* Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    SHCSR;                   <span class="comment">/* Offset: 0x024 (R/W)  System Handler Control and State Register             */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    CFSR;                    <span class="comment">/* Offset: 0x028 (R/W)  Configurable Fault Status Register                    */</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    HFSR;                    <span class="comment">/* Offset: 0x02C (R/W)  HardFault Status Register                             */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    DFSR;                    <span class="comment">/* Offset: 0x030 (R/W)  Debug Fault Status Register                           */</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    MMFAR;                   <span class="comment">/* Offset: 0x034 (R/W)  MemManage Fault Address Register                      */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    BFAR;                    <span class="comment">/* Offset: 0x038 (R/W)  BusFault Address Register                             */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    AFSR;                    <span class="comment">/* Offset: 0x03C (R/W)  Auxiliary Fault Status Register                       */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    PFR[2];                  <span class="comment">/* Offset: 0x040 (R/ )  Processor Feature Register                            */</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    DFR;                     <span class="comment">/* Offset: 0x048 (R/ )  Debug Feature Register                                */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    ADR;                     <span class="comment">/* Offset: 0x04C (R/ )  Auxiliary Feature Register                            */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    MMFR[4];                 <span class="comment">/* Offset: 0x050 (R/ )  Memory Model Feature Register                         */</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    ISAR[5];                 <span class="comment">/* Offset: 0x060 (R/ )  Instruction Set Attributes Register                   */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    uint32_t RESERVED0[5];</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    CPACR;                   <span class="comment">/* Offset: 0x088 (R/W)  Coprocessor Access Control Register                   */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;} SCB_Type;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span><span class="comment">/* SCB CPUID: IMPLEMENTER Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span><span class="comment">/* SCB CPUID: IMPLEMENTER Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span><span class="comment">/* SCB CPUID: VARIANT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span><span class="comment">/* SCB CPUID: VARIANT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span><span class="comment">/* SCB CPUID: ARCHITECTURE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span><span class="comment">/* SCB CPUID: ARCHITECTURE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span><span class="comment">/* SCB CPUID: PARTNO Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span><span class="comment">/* SCB CPUID: PARTNO Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160; </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span><span class="comment">/* SCB CPUID: REVISION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span><span class="comment">/* SCB CPUID: REVISION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span><span class="comment">/* SCB ICSR: NMIPENDSET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span><span class="comment">/* SCB ICSR: NMIPENDSET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span><span class="comment">/* SCB ICSR: PENDSVSET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span><span class="comment">/* SCB ICSR: PENDSVSET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160; </div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span><span class="comment">/* SCB ICSR: PENDSVCLR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span><span class="comment">/* SCB ICSR: PENDSVCLR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span><span class="comment">/* SCB ICSR: PENDSTSET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span><span class="comment">/* SCB ICSR: PENDSTSET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span><span class="comment">/* SCB ICSR: PENDSTCLR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span><span class="comment">/* SCB ICSR: PENDSTCLR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span><span class="comment">/* SCB ICSR: ISRPREEMPT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span><span class="comment">/* SCB ICSR: ISRPREEMPT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span><span class="comment">/* SCB ICSR: ISRPENDING Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span><span class="comment">/* SCB ICSR: ISRPENDING Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span><span class="comment">/* SCB ICSR: VECTPENDING Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span><span class="comment">/* SCB ICSR: VECTPENDING Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160; </div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span><span class="comment">/* SCB ICSR: RETTOBASE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span><span class="comment">/* SCB ICSR: RETTOBASE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160; </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span><span class="comment">/* SCB ICSR: VECTACTIVE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span><span class="comment">/* SCB ICSR: VECTACTIVE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span><span class="comment">/* SCB VTOR: TBLOFF Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span><span class="comment">/* SCB VTOR: TBLOFF Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span><span class="comment">/* SCB AIRCR: VECTKEY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span><span class="comment">/* SCB AIRCR: VECTKEY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160; </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span><span class="comment">/* SCB AIRCR: VECTKEYSTAT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span><span class="comment">/* SCB AIRCR: VECTKEYSTAT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span><span class="comment">/* SCB AIRCR: ENDIANESS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span><span class="comment">/* SCB AIRCR: ENDIANESS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span><span class="comment">/* SCB AIRCR: PRIGROUP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span><span class="comment">/* SCB AIRCR: PRIGROUP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span><span class="comment">/* SCB AIRCR: SYSRESETREQ Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span><span class="comment">/* SCB AIRCR: SYSRESETREQ Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160; </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span><span class="comment">/* SCB AIRCR: VECTCLRACTIVE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span><span class="comment">/* SCB AIRCR: VECTCLRACTIVE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span><span class="comment">/* SCB AIRCR: VECTRESET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span><span class="comment">/* SCB AIRCR: VECTRESET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span><span class="comment">/* SCB SCR: SEVONPEND Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span><span class="comment">/* SCB SCR: SEVONPEND Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160; </div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span><span class="comment">/* SCB SCR: SLEEPDEEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span><span class="comment">/* SCB SCR: SLEEPDEEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span><span class="comment">/* SCB SCR: SLEEPONEXIT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span><span class="comment">/* SCB SCR: SLEEPONEXIT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span><span class="comment">/* SCB CCR: STKALIGN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span><span class="comment">/* SCB CCR: STKALIGN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span><span class="comment">/* SCB CCR: BFHFNMIGN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span><span class="comment">/* SCB CCR: BFHFNMIGN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160; </div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span><span class="comment">/* SCB CCR: DIV_0_TRP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span><span class="comment">/* SCB CCR: DIV_0_TRP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span><span class="comment">/* SCB CCR: UNALIGN_TRP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span><span class="comment">/* SCB CCR: UNALIGN_TRP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160; </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span><span class="comment">/* SCB CCR: USERSETMPEND Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span><span class="comment">/* SCB CCR: USERSETMPEND Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160; </div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span><span class="comment">/* SCB CCR: NONBASETHRDENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span><span class="comment">/* SCB CCR: NONBASETHRDENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span><span class="comment">/* SCB SHCSR: USGFAULTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span><span class="comment">/* SCB SHCSR: USGFAULTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160; </div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span><span class="comment">/* SCB SHCSR: BUSFAULTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span><span class="comment">/* SCB SHCSR: BUSFAULTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160; </div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span><span class="comment">/* SCB SHCSR: MEMFAULTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span><span class="comment">/* SCB SHCSR: MEMFAULTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span><span class="comment">/* SCB SHCSR: SVCALLPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span><span class="comment">/* SCB SHCSR: SVCALLPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160; </div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span><span class="comment">/* SCB SHCSR: BUSFAULTPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span><span class="comment">/* SCB SHCSR: BUSFAULTPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160; </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span><span class="comment">/* SCB SHCSR: MEMFAULTPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span><span class="comment">/* SCB SHCSR: MEMFAULTPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160; </div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span><span class="comment">/* SCB SHCSR: USGFAULTPENDED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span><span class="comment">/* SCB SHCSR: USGFAULTPENDED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160; </div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span><span class="comment">/* SCB SHCSR: SYSTICKACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span><span class="comment">/* SCB SHCSR: SYSTICKACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160; </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span><span class="comment">/* SCB SHCSR: PENDSVACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span><span class="comment">/* SCB SHCSR: PENDSVACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160; </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span><span class="comment">/* SCB SHCSR: MONITORACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span><span class="comment">/* SCB SHCSR: MONITORACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span><span class="comment">/* SCB SHCSR: SVCALLACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span><span class="comment">/* SCB SHCSR: SVCALLACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160; </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span><span class="comment">/* SCB SHCSR: USGFAULTACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span><span class="comment">/* SCB SHCSR: USGFAULTACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span><span class="comment">/* SCB SHCSR: BUSFAULTACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span><span class="comment">/* SCB SHCSR: BUSFAULTACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160; </div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span><span class="comment">/* SCB SHCSR: MEMFAULTACT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span><span class="comment">/* SCB SHCSR: MEMFAULTACT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span><span class="comment">/* SCB CFSR: Usage Fault Status Register Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span><span class="comment">/* SCB CFSR: Usage Fault Status Register Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span><span class="comment">/* SCB CFSR: Bus Fault Status Register Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span><span class="comment">/* SCB CFSR: Bus Fault Status Register Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span><span class="comment">/* SCB CFSR: Memory Manage Fault Status Register Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span><span class="comment">/* SCB CFSR: Memory Manage Fault Status Register Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160; </div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* SCB Hard Fault Status Registers Definitions */</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span><span class="comment">/* SCB HFSR: DEBUGEVT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span><span class="comment">/* SCB HFSR: DEBUGEVT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160; </div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span><span class="comment">/* SCB HFSR: FORCED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span><span class="comment">/* SCB HFSR: FORCED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160; </div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span><span class="comment">/* SCB HFSR: VECTTBL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span><span class="comment">/* SCB HFSR: VECTTBL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160; </div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/* SCB Debug Fault Status Register Definitions */</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span><span class="comment">/* SCB DFSR: EXTERNAL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span><span class="comment">/* SCB DFSR: EXTERNAL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160; </div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span><span class="comment">/* SCB DFSR: VCATCH Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span><span class="comment">/* SCB DFSR: VCATCH Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160; </div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span><span class="comment">/* SCB DFSR: DWTTRAP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span><span class="comment">/* SCB DFSR: DWTTRAP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160; </div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span><span class="comment">/* SCB DFSR: BKPT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span><span class="comment">/* SCB DFSR: BKPT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160; </div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span><span class="comment">/* SCB DFSR: HALTED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span><span class="comment">/* SCB DFSR: HALTED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160; </div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/*   Structure type to access the System Control and ID Register not in the SCB.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    uint32_t RESERVED0[1];</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    ICTR;                    <span class="comment">/* Offset: 0x004 (R/ )  Interrupt Controller Type Register      */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    ACTLR;                   <span class="comment">/* Offset: 0x008 (R/W)  Auxiliary Control Register              */</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;} SCnSCB_Type;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160; </div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          </span><span class="comment">/* ICTR: INTLINESNUM Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL &lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos)      </span><span class="comment">/* ICTR: INTLINESNUM Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160; </div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/* Auxiliary Control Register Definitions */</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Pos            9                                          </span><span class="comment">/* ACTLR: DISOOFP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISOOFP_Pos)           </span><span class="comment">/* ACTLR: DISOOFP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160; </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Pos            8                                          </span><span class="comment">/* ACTLR: DISFPCA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFPCA_Pos)           </span><span class="comment">/* ACTLR: DISFPCA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2                                          </span><span class="comment">/* ACTLR: DISFOLD Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span><span class="comment">/* ACTLR: DISFOLD Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160; </div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          </span><span class="comment">/* ACTLR: DISDEFWBUF Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        </span><span class="comment">/* ACTLR: DISDEFWBUF Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160; </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          </span><span class="comment">/* ACTLR: DISMCYCINT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos)        </span><span class="comment">/* ACTLR: DISMCYCINT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; </div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160; </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/*   Structure type to access the System Timer (SysTick).</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    CTRL;                    <span class="comment">/* Offset: 0x000 (R/W)  SysTick Control and Status Register */</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    LOAD;                    <span class="comment">/* Offset: 0x004 (R/W)  SysTick Reload Value Register       */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    VAL;                     <span class="comment">/* Offset: 0x008 (R/W)  SysTick Current Value Register      */</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    CALIB;                   <span class="comment">/* Offset: 0x00C (R/ )  SysTick Calibration Register        */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;} SysTick_Type;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160; </div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span><span class="comment">/* SysTick CTRL: COUNTFLAG Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span><span class="comment">/* SysTick CTRL: COUNTFLAG Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span><span class="comment">/* SysTick CTRL: CLKSOURCE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span><span class="comment">/* SysTick CTRL: CLKSOURCE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160; </div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span><span class="comment">/* SysTick CTRL: TICKINT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span><span class="comment">/* SysTick CTRL: TICKINT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span><span class="comment">/* SysTick CTRL: ENABLE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span><span class="comment">/* SysTick CTRL: ENABLE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160; </div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span><span class="comment">/* SysTick LOAD: RELOAD Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span><span class="comment">/* SysTick LOAD: RELOAD Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span><span class="comment">/* SysTick VAL: CURRENT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span><span class="comment">/* SysTick VAL: CURRENT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160; </div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span><span class="comment">/* SysTick CALIB: NOREF Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span><span class="comment">/* SysTick CALIB: NOREF Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span><span class="comment">/* SysTick CALIB: SKEW Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span><span class="comment">/* SysTick CALIB: SKEW Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span><span class="comment">/* SysTick CALIB: TENMS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span><span class="comment">/* SysTick CALIB: TENMS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160; </div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160; </div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/*   Structure type to access the Instrumentation Trace Macrocell Register (ITM).</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    __O  <span class="keyword">union </span>{</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        __O  uint8_t</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        u8;                  <span class="comment">/* Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit                   */</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        __O  uint16_t</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        <a class="code" href="group__basic__types.html#gace9d960e74685e2cd84b36132dbbf8aa">u16</a>;                 <span class="comment">/* Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit                  */</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        __O  uint32_t</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        <a class="code" href="group__basic__types.html#gafaa62991928fb9fb18ff0db62a040aba">u32</a>;                 <span class="comment">/* Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit                  */</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    }  PORT [32];                          <span class="comment">/* Offset: 0x000 ( /W)  ITM Stimulus Port Registers               */</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    uint32_t RESERVED0[864];</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    TER;                     <span class="comment">/* Offset: 0xE00 (R/W)  ITM Trace Enable Register                 */</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    uint32_t RESERVED1[15];</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    TPR;                     <span class="comment">/* Offset: 0xE40 (R/W)  ITM Trace Privilege Register              */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    uint32_t RESERVED2[15];</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    TCR;                     <span class="comment">/* Offset: 0xE80 (R/W)  ITM Trace Control Register                */</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;} ITM_Type;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160; </div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                          </span><span class="comment">/* ITM TPR: PRIVMASK Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL &lt;&lt; ITM_TPR_PRIVMASK_Pos)             </span><span class="comment">/* ITM TPR: PRIVMASK Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/* ITM Trace Control Register Definitions */</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                          </span><span class="comment">/* ITM TCR: BUSY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                   </span><span class="comment">/* ITM TCR: BUSY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160; </div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16                                          </span><span class="comment">/* ITM TCR: ATBID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)          </span><span class="comment">/* ITM TCR: ATBID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; </div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10                                          </span><span class="comment">/* ITM TCR: Global timestamp frequency Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                </span><span class="comment">/* ITM TCR: Global timestamp frequency Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160; </div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                          </span><span class="comment">/* ITM TCR: TSPrescale Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)             </span><span class="comment">/* ITM TCR: TSPrescale Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160; </div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                          </span><span class="comment">/* ITM TCR: SWOENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                 </span><span class="comment">/* ITM TCR: SWOENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160; </div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define ITM_TCR_TXENA_Pos                   3                                          </span><span class="comment">/* ITM TCR: TXENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define ITM_TCR_TXENA_Msk                  (1UL &lt;&lt; ITM_TCR_TXENA_Pos)                  </span><span class="comment">/* ITM TCR: TXENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160; </div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                          </span><span class="comment">/* ITM TCR: SYNCENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                </span><span class="comment">/* ITM TCR: SYNCENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160; </div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                          </span><span class="comment">/* ITM TCR: TSENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                  </span><span class="comment">/* ITM TCR: TSENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                          </span><span class="comment">/* ITM TCR: ITM Enable bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL &lt;&lt; ITM_TCR_ITMENA_Pos)                 </span><span class="comment">/* ITM TCR: ITM Enable bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160; </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160; </div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">/*   Structure type to access the Data Watchpoint and Trace Register (DWT).</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    CTRL;                    <span class="comment">/* Offset: 0x000 (R/W)  Control Register                          */</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    CYCCNT;                  <span class="comment">/* Offset: 0x004 (R/W)  Cycle Count Register                      */</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    CPICNT;                  <span class="comment">/* Offset: 0x008 (R/W)  CPI Count Register                        */</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    EXCCNT;                  <span class="comment">/* Offset: 0x00C (R/W)  Exception Overhead Count Register         */</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    SLEEPCNT;                <span class="comment">/* Offset: 0x010 (R/W)  Sleep Count Register                      */</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    LSUCNT;                  <span class="comment">/* Offset: 0x014 (R/W)  LSU Count Register                        */</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    FOLDCNT;                 <span class="comment">/* Offset: 0x018 (R/W)  Folded-instruction Count Register         */</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    PCSR;                    <span class="comment">/* Offset: 0x01C (R/ )  Program Counter Sample Register           */</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    COMP0;                   <span class="comment">/* Offset: 0x020 (R/W)  Comparator Register 0                     */</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    MASK0;                   <span class="comment">/* Offset: 0x024 (R/W)  Mask Register 0                           */</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    FUNCTION0;               <span class="comment">/* Offset: 0x028 (R/W)  Function Register 0                       */</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    uint32_t RESERVED0[1];</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    COMP1;                   <span class="comment">/* Offset: 0x030 (R/W)  Comparator Register 1                     */</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    MASK1;                   <span class="comment">/* Offset: 0x034 (R/W)  Mask Register 1                           */</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    FUNCTION1;               <span class="comment">/* Offset: 0x038 (R/W)  Function Register 1                       */</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    uint32_t RESERVED1[1];</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    COMP2;                   <span class="comment">/* Offset: 0x040 (R/W)  Comparator Register 2                     */</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    MASK2;                   <span class="comment">/* Offset: 0x044 (R/W)  Mask Register 2                           */</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    FUNCTION2;               <span class="comment">/* Offset: 0x048 (R/W)  Function Register 2                       */</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    uint32_t RESERVED2[1];</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    COMP3;                   <span class="comment">/* Offset: 0x050 (R/W)  Comparator Register 3                     */</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    MASK3;                   <span class="comment">/* Offset: 0x054 (R/W)  Mask Register 3                           */</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    FUNCTION3;               <span class="comment">/* Offset: 0x058 (R/W)  Function Register 3                       */</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;} DWT_Type;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160; </div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28                                          </span><span class="comment">/* DWT CTRL: NUMCOMP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span><span class="comment">/* DWT CTRL: NUMCOMP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160; </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27                                          </span><span class="comment">/* DWT CTRL: NOTRCPKT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span><span class="comment">/* DWT CTRL: NOTRCPKT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160; </div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26                                          </span><span class="comment">/* DWT CTRL: NOEXTTRIG Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span><span class="comment">/* DWT CTRL: NOEXTTRIG Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25                                          </span><span class="comment">/* DWT CTRL: NOCYCCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span><span class="comment">/* DWT CTRL: NOCYCCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160; </div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24                                          </span><span class="comment">/* DWT CTRL: NOPRFCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span><span class="comment">/* DWT CTRL: NOPRFCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22                                          </span><span class="comment">/* DWT CTRL: CYCEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span><span class="comment">/* DWT CTRL: CYCEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21                                          </span><span class="comment">/* DWT CTRL: FOLDEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span><span class="comment">/* DWT CTRL: FOLDEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20                                          </span><span class="comment">/* DWT CTRL: LSUEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span><span class="comment">/* DWT CTRL: LSUEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19                                          </span><span class="comment">/* DWT CTRL: SLEEPEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span><span class="comment">/* DWT CTRL: SLEEPEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18                                          </span><span class="comment">/* DWT CTRL: EXCEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span><span class="comment">/* DWT CTRL: EXCEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160; </div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17                                          </span><span class="comment">/* DWT CTRL: CPIEVTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span><span class="comment">/* DWT CTRL: CPIEVTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16                                          </span><span class="comment">/* DWT CTRL: EXCTRCENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span><span class="comment">/* DWT CTRL: EXCTRCENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160; </div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12                                          </span><span class="comment">/* DWT CTRL: PCSAMPLENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span><span class="comment">/* DWT CTRL: PCSAMPLENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160; </div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10                                          </span><span class="comment">/* DWT CTRL: SYNCTAP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span><span class="comment">/* DWT CTRL: SYNCTAP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9                                          </span><span class="comment">/* DWT CTRL: CYCTAP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span><span class="comment">/* DWT CTRL: CYCTAP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5                                          </span><span class="comment">/* DWT CTRL: POSTINIT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span><span class="comment">/* DWT CTRL: POSTINIT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160; </div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1                                          </span><span class="comment">/* DWT CTRL: POSTPRESET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span><span class="comment">/* DWT CTRL: POSTPRESET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160; </div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0                                          </span><span class="comment">/* DWT CTRL: CYCCNTENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCCNTENA_Pos)           </span><span class="comment">/* DWT CTRL: CYCCNTENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160; </div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/* DWT CPI Count Register Definitions */</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0                                          </span><span class="comment">/* DWT CPICNT: CPICNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL &lt;&lt; DWT_CPICNT_CPICNT_Pos)           </span><span class="comment">/* DWT CPICNT: CPICNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160; </div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">/* DWT Exception Overhead Count Register Definitions */</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0                                          </span><span class="comment">/* DWT EXCCNT: EXCCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL &lt;&lt; DWT_EXCCNT_EXCCNT_Pos)           </span><span class="comment">/* DWT EXCCNT: EXCCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160; </div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/* DWT Sleep Count Register Definitions */</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          </span><span class="comment">/* DWT SLEEPCNT: SLEEPCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL &lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos)       </span><span class="comment">/* DWT SLEEPCNT: SLEEPCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">/* DWT LSU Count Register Definitions */</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0                                          </span><span class="comment">/* DWT LSUCNT: LSUCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL &lt;&lt; DWT_LSUCNT_LSUCNT_Pos)           </span><span class="comment">/* DWT LSUCNT: LSUCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160; </div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/* DWT Folded-instruction Count Register Definitions */</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0                                          </span><span class="comment">/* DWT FOLDCNT: FOLDCNT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL &lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos)         </span><span class="comment">/* DWT FOLDCNT: FOLDCNT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160; </div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">/* DWT Comparator Mask Register Definitions */</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Pos                   0                                          </span><span class="comment">/* DWT MASK: MASK Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL &lt;&lt; DWT_MASK_MASK_Pos)               </span><span class="comment">/* DWT MASK: MASK Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160; </div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/* DWT Comparator Function Register Definitions */</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24                                          </span><span class="comment">/* DWT FUNCTION: MATCHED Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span><span class="comment">/* DWT FUNCTION: MATCHED Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160; </div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16                                          </span><span class="comment">/* DWT FUNCTION: DATAVADDR1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span><span class="comment">/* DWT FUNCTION: DATAVADDR1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160; </div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12                                          </span><span class="comment">/* DWT FUNCTION: DATAVADDR0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span><span class="comment">/* DWT FUNCTION: DATAVADDR0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160; </div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10                                          </span><span class="comment">/* DWT FUNCTION: DATAVSIZE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span><span class="comment">/* DWT FUNCTION: DATAVSIZE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160; </div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9                                          </span><span class="comment">/* DWT FUNCTION: LNK1ENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span><span class="comment">/* DWT FUNCTION: LNK1ENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160; </div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8                                          </span><span class="comment">/* DWT FUNCTION: DATAVMATCH Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span><span class="comment">/* DWT FUNCTION: DATAVMATCH Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160; </div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7                                          </span><span class="comment">/* DWT FUNCTION: CYCMATCH Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span><span class="comment">/* DWT FUNCTION: CYCMATCH Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160; </div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5                                          </span><span class="comment">/* DWT FUNCTION: EMITRANGE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span><span class="comment">/* DWT FUNCTION: EMITRANGE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0                                          </span><span class="comment">/* DWT FUNCTION: FUNCTION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL &lt;&lt; DWT_FUNCTION_FUNCTION_Pos)        </span><span class="comment">/* DWT FUNCTION: FUNCTION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160; </div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160; </div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">/*   Structure type to access the Trace Port Interface Register (TPI).</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    SSPSR;                   <span class="comment">/* Offset: 0x000 (R/ )  Supported Parallel Port Size Register     */</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    CSPSR;                   <span class="comment">/* Offset: 0x004 (R/W)  Current Parallel Port Size Register */</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    uint32_t RESERVED0[2];</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    ACPR;                    <span class="comment">/* Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    uint32_t RESERVED1[55];</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    __IO uint32_t SPPR;                    <span class="comment">/* Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    uint32_t RESERVED2[131];</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    FFSR;                    <span class="comment">/* Offset: 0x300 (R/ )  Formatter and Flush Status Register */</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    FFCR;                    <span class="comment">/* Offset: 0x304 (R/W)  Formatter and Flush Control Register */</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    FSCR;                    <span class="comment">/* Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    uint32_t RESERVED3[759];</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    __I  uint32_t TRIGGER;                 <span class="comment">/* Offset: 0xEE8 (R/ )  TRIGGER */</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    __I  uint32_t FIFO0;                   <span class="comment">/* Offset: 0xEEC (R/ )  Integration ETM Data */</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    __I  uint32_t ITATBCTR2;               <span class="comment">/* Offset: 0xEF0 (R/ )  ITATBCTR2 */</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    uint32_t RESERVED4[1];</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    __I  uint32_t ITATBCTR0;               <span class="comment">/* Offset: 0xEF8 (R/ )  ITATBCTR0 */</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    __I  uint32_t FIFO1;                   <span class="comment">/* Offset: 0xEFC (R/ )  Integration ITM Data */</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    __IO uint32_t ITCTRL;                  <span class="comment">/* Offset: 0xF00 (R/W)  Integration Mode Control */</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    uint32_t RESERVED5[39];</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    __IO uint32_t CLAIMSET;                <span class="comment">/* Offset: 0xFA0 (R/W)  Claim tag set */</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    __IO uint32_t CLAIMCLR;                <span class="comment">/* Offset: 0xFA4 (R/W)  Claim tag clear */</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    uint32_t RESERVED7[8];</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    __I  uint32_t DEVID;                   <span class="comment">/* Offset: 0xFC8 (R/ )  TPIU_DEVID */</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    __I  uint32_t DEVTYPE;                 <span class="comment">/* Offset: 0xFCC (R/ )  TPIU_DEVTYPE */</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;} TPI_Type;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160; </div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0                                          </span><span class="comment">/* TPI ACPR: PRESCALER Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL &lt;&lt; TPI_ACPR_PRESCALER_Pos)        </span><span class="comment">/* TPI ACPR: PRESCALER Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160; </div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0                                          </span><span class="comment">/* TPI SPPR: TXMODE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL &lt;&lt; TPI_SPPR_TXMODE_Pos)              </span><span class="comment">/* TPI SPPR: TXMODE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160; </div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3                                          </span><span class="comment">/* TPI FFSR: FtNonStop Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span><span class="comment">/* TPI FFSR: FtNonStop Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160; </div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2                                          </span><span class="comment">/* TPI FFSR: TCPresent Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span><span class="comment">/* TPI FFSR: TCPresent Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160; </div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1                                          </span><span class="comment">/* TPI FFSR: FtStopped Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span><span class="comment">/* TPI FFSR: FtStopped Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160; </div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0                                          </span><span class="comment">/* TPI FFSR: FlInProg Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL &lt;&lt; TPI_FFSR_FlInProg_Pos)            </span><span class="comment">/* TPI FFSR: FlInProg Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160; </div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8                                          </span><span class="comment">/* TPI FFCR: TrigIn Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span><span class="comment">/* TPI FFCR: TrigIn Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160; </div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1                                          </span><span class="comment">/* TPI FFCR: EnFCont Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span><span class="comment">/* TPI FFCR: EnFCont Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160; </div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/* TPI TRIGGER Register Definitions */</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0                                          </span><span class="comment">/* TPI TRIGGER: TRIGGER Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL &lt;&lt; TPI_TRIGGER_TRIGGER_Pos)          </span><span class="comment">/* TPI TRIGGER: TRIGGER Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160; </div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29                                          </span><span class="comment">/* TPI FIFO0: ITM_ATVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span><span class="comment">/* TPI FIFO0: ITM_ATVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27                                          </span><span class="comment">/* TPI FIFO0: ITM_bytecount Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span><span class="comment">/* TPI FIFO0: ITM_bytecount Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160; </div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26                                          </span><span class="comment">/* TPI FIFO0: ETM_ATVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span><span class="comment">/* TPI FIFO0: ETM_ATVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160; </div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24                                          </span><span class="comment">/* TPI FIFO0: ETM_bytecount Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span><span class="comment">/* TPI FIFO0: ETM_bytecount Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160; </div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16                                          </span><span class="comment">/* TPI FIFO0: ETM2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span><span class="comment">/* TPI FIFO0: ETM2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160; </div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8                                          </span><span class="comment">/* TPI FIFO0: ETM1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span><span class="comment">/* TPI FIFO0: ETM1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160; </div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0                                          </span><span class="comment">/* TPI FIFO0: ETM0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM0_Pos)              </span><span class="comment">/* TPI FIFO0: ETM0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160; </div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/* TPI ITATBCTR2 Register Definitions */</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0                                          </span><span class="comment">/* TPI ITATBCTR2: ATREADY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL &lt;&lt; TPI_ITATBCTR2_ATREADY_Pos)        </span><span class="comment">/* TPI ITATBCTR2: ATREADY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160; </div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29                                          </span><span class="comment">/* TPI FIFO1: ITM_ATVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span><span class="comment">/* TPI FIFO1: ITM_ATVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160; </div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27                                          </span><span class="comment">/* TPI FIFO1: ITM_bytecount Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span><span class="comment">/* TPI FIFO1: ITM_bytecount Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160; </div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26                                          </span><span class="comment">/* TPI FIFO1: ETM_ATVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span><span class="comment">/* TPI FIFO1: ETM_ATVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160; </div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24                                          </span><span class="comment">/* TPI FIFO1: ETM_bytecount Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span><span class="comment">/* TPI FIFO1: ETM_bytecount Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160; </div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16                                          </span><span class="comment">/* TPI FIFO1: ITM2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span><span class="comment">/* TPI FIFO1: ITM2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160; </div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8                                          </span><span class="comment">/* TPI FIFO1: ITM1 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span><span class="comment">/* TPI FIFO1: ITM1 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160; </div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0                                          </span><span class="comment">/* TPI FIFO1: ITM0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM0_Pos)              </span><span class="comment">/* TPI FIFO1: ITM0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160; </div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">/* TPI ITATBCTR0 Register Definitions */</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0                                          </span><span class="comment">/* TPI ITATBCTR0: ATREADY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL &lt;&lt; TPI_ITATBCTR0_ATREADY_Pos)        </span><span class="comment">/* TPI ITATBCTR0: ATREADY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160; </div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">/* TPI Integration Mode Control Register Definitions */</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0                                          </span><span class="comment">/* TPI ITCTRL: Mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL &lt;&lt; TPI_ITCTRL_Mode_Pos)              </span><span class="comment">/* TPI ITCTRL: Mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160; </div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">/* TPI DEVID Register Definitions */</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11                                          </span><span class="comment">/* TPI DEVID: NRZVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span><span class="comment">/* TPI DEVID: NRZVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160; </div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10                                          </span><span class="comment">/* TPI DEVID: MANCVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span><span class="comment">/* TPI DEVID: MANCVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160; </div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9                                          </span><span class="comment">/* TPI DEVID: PTINVALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span><span class="comment">/* TPI DEVID: PTINVALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160; </div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6                                          </span><span class="comment">/* TPI DEVID: MinBufSz Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span><span class="comment">/* TPI DEVID: MinBufSz Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160; </div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5                                          </span><span class="comment">/* TPI DEVID: AsynClkIn Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span><span class="comment">/* TPI DEVID: AsynClkIn Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160; </div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0                                          </span><span class="comment">/* TPI DEVID: NrTraceInput Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL &lt;&lt; TPI_DEVID_NrTraceInput_Pos)      </span><span class="comment">/* TPI DEVID: NrTraceInput Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160; </div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">/* TPI DEVTYPE Register Definitions */</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0                                          </span><span class="comment">/* TPI DEVTYPE: SubType Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL &lt;&lt; TPI_DEVTYPE_SubType_Pos)          </span><span class="comment">/* TPI DEVTYPE: SubType Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160; </div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4                                          </span><span class="comment">/* TPI DEVTYPE: MajorType Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span><span class="comment">/* TPI DEVTYPE: MajorType Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160; </div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160; </div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160; </div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160; </div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">/*   Structure type to access the Memory Protection Unit (MPU).</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    TYPE;                    <span class="comment">/* Offset: 0x000 (R/ )  MPU Type Register                              */</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    CTRL;                    <span class="comment">/* Offset: 0x004 (R/W)  MPU Control Register                           */</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    RNR;                     <span class="comment">/* Offset: 0x008 (R/W)  MPU Region RNRber Register                     */</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    RBAR;                    <span class="comment">/* Offset: 0x00C (R/W)  MPU Region Base Address Register               */</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    RASR;                    <span class="comment">/* Offset: 0x010 (R/W)  MPU Region Attribute and Size Register         */</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    RBAR_A1;                 <span class="comment">/* Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register       */</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    RASR_A1;                 <span class="comment">/* Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    RBAR_A2;                 <span class="comment">/* Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register       */</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    RASR_A2;                 <span class="comment">/* Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    RBAR_A3;                 <span class="comment">/* Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register       */</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    RASR_A3;                 <span class="comment">/* Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;} MPU_Type;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160; </div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">/* MPU Type Register */</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span><span class="comment">/* MPU TYPE: IREGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span><span class="comment">/* MPU TYPE: IREGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160; </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span><span class="comment">/* MPU TYPE: DREGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span><span class="comment">/* MPU TYPE: DREGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160; </div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span><span class="comment">/* MPU TYPE: SEPARATE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span><span class="comment">/* MPU TYPE: SEPARATE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160; </div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">/* MPU Control Register */</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span><span class="comment">/* MPU CTRL: PRIVDEFENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span><span class="comment">/* MPU CTRL: PRIVDEFENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160; </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span><span class="comment">/* MPU CTRL: HFNMIENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span><span class="comment">/* MPU CTRL: HFNMIENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160; </div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span><span class="comment">/* MPU CTRL: ENABLE Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span><span class="comment">/* MPU CTRL: ENABLE Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160; </div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">/* MPU Region Number Register */</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span><span class="comment">/* MPU RNR: REGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span><span class="comment">/* MPU RNR: REGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160; </div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">/* MPU Region Base Address Register */</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span><span class="comment">/* MPU RBAR: ADDR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span><span class="comment">/* MPU RBAR: ADDR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160; </div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span><span class="comment">/* MPU RBAR: VALID Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span><span class="comment">/* MPU RBAR: VALID Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160; </div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span><span class="comment">/* MPU RBAR: REGION Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span><span class="comment">/* MPU RBAR: REGION Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160; </div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/* MPU Region Attribute and Size Register */</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span><span class="comment">/* MPU RASR: MPU Region Attribute field Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span><span class="comment">/* MPU RASR: MPU Region Attribute field Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160; </div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span><span class="comment">/* MPU RASR: Sub-Region Disable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span><span class="comment">/* MPU RASR: Sub-Region Disable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160; </div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span><span class="comment">/* MPU RASR: Region Size Field Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span><span class="comment">/* MPU RASR: Region Size Field Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160; </div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span><span class="comment">/* MPU RASR: Region enable bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL &lt;&lt; MPU_RASR_ENABLE_Pos)                   </span><span class="comment">/* MPU RASR: Region enable bit Disable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160; </div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160; </div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160; </div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160; </div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160; </div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">/*   Structure type to access the Floating Point Unit (FPU).</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    uint32_t RESERVED0[1];</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    FPCCR;                   <span class="comment">/* Offset: 0x004 (R/W)  Floating-Point Context Control Register               */</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    FPCAR;                   <span class="comment">/* Offset: 0x008 (R/W)  Floating-Point Context Address Register               */</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    FPDSCR;                  <span class="comment">/* Offset: 0x00C (R/W)  Floating-Point Default Status Control Register        */</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    MVFR0;                   <span class="comment">/* Offset: 0x010 (R/ )  Media and FP Feature Register 0                       */</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    __I  uint32_t</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    MVFR1;                   <span class="comment">/* Offset: 0x014 (R/ )  Media and FP Feature Register 1                       */</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;} FPU_Type;</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160; </div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">/* Floating-Point Context Control Register */</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31                                             </span><span class="comment">/* FPCCR: ASPEN bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span><span class="comment">/* FPCCR: ASPEN bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160; </div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30                                             </span><span class="comment">/* FPCCR: LSPEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span><span class="comment">/* FPCCR: LSPEN bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160; </div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8                                             </span><span class="comment">/* FPCCR: MONRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span><span class="comment">/* FPCCR: MONRDY bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160; </div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6                                             </span><span class="comment">/* FPCCR: BFRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span><span class="comment">/* FPCCR: BFRDY bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160; </div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5                                             </span><span class="comment">/* FPCCR: MMRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span><span class="comment">/* FPCCR: MMRDY bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160; </div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4                                             </span><span class="comment">/* FPCCR: HFRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span><span class="comment">/* FPCCR: HFRDY bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160; </div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3                                             </span><span class="comment">/* FPCCR: processor mode bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span><span class="comment">/* FPCCR: processor mode active bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160; </div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1                                             </span><span class="comment">/* FPCCR: privilege level bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span><span class="comment">/* FPCCR: privilege level bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160; </div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0                                             </span><span class="comment">/* FPCCR: Lazy state preservation active bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL &lt;&lt; FPU_FPCCR_LSPACT_Pos)                  </span><span class="comment">/* FPCCR: Lazy state preservation active bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160; </div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/* Floating-Point Context Address Register */</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3                                             </span><span class="comment">/* FPCAR: ADDRESS bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span><span class="comment">/* FPCAR: ADDRESS bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160; </div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/* Floating-Point Default Status Control Register */</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26                                             </span><span class="comment">/* FPDSCR: AHP bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span><span class="comment">/* FPDSCR: AHP bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160; </div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25                                             </span><span class="comment">/* FPDSCR: DN bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span><span class="comment">/* FPDSCR: DN bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160; </div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24                                             </span><span class="comment">/* FPDSCR: FZ bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span><span class="comment">/* FPDSCR: FZ bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160; </div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22                                             </span><span class="comment">/* FPDSCR: RMode bit Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span><span class="comment">/* FPDSCR: RMode bit Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160; </div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">/* Media and FP Feature Register 0 */</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28                                             </span><span class="comment">/* MVFR0: FP rounding modes bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span><span class="comment">/* MVFR0: FP rounding modes bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160; </div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24                                             </span><span class="comment">/* MVFR0: Short vectors bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span><span class="comment">/* MVFR0: Short vectors bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160; </div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20                                             </span><span class="comment">/* MVFR0: Square root bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span><span class="comment">/* MVFR0: Square root bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160; </div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16                                             </span><span class="comment">/* MVFR0: Divide bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span><span class="comment">/* MVFR0: Divide bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160; </div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12                                             </span><span class="comment">/* MVFR0: FP exception trapping bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span><span class="comment">/* MVFR0: FP exception trapping bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160; </div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8                                             </span><span class="comment">/* MVFR0: Double-precision bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span><span class="comment">/* MVFR0: Double-precision bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160; </div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4                                             </span><span class="comment">/* MVFR0: Single-precision bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span><span class="comment">/* MVFR0: Single-precision bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160; </div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0                                             </span><span class="comment">/* MVFR0: A_SIMD registers bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL &lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos)      </span><span class="comment">/* MVFR0: A_SIMD registers bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160; </div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">/* Media and FP Feature Register 1 */</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28                                             </span><span class="comment">/* MVFR1: FP fused MAC bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span><span class="comment">/* MVFR1: FP fused MAC bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160; </div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24                                             </span><span class="comment">/* MVFR1: FP HPFP bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span><span class="comment">/* MVFR1: FP HPFP bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160; </div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4                                             </span><span class="comment">/* MVFR1: D_NaN mode bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span><span class="comment">/* MVFR1: D_NaN mode bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160; </div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0                                             </span><span class="comment">/* MVFR1: FtZ mode bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL &lt;&lt; FPU_MVFR1_FtZ_mode_Pos)              </span><span class="comment">/* MVFR1: FtZ mode bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160; </div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160; </div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160; </div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160; </div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">/*   Structure type to access the Core Debug Register (CoreDebug).</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    DHCSR;                   <span class="comment">/* Offset: 0x000 (R/W)  Debug Halting Control and Status Register    */</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    __O  uint32_t</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    DCRSR;                   <span class="comment">/* Offset: 0x004 ( /W)  Debug Core Register Selector Register        */</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    DCRDR;                   <span class="comment">/* Offset: 0x008 (R/W)  Debug Core Register Data Register            */</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    __IO uint32_t</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    DEMCR;                   <span class="comment">/* Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;} CoreDebug_Type;</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160; </div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">/* Debug Halting Control and Status Register */</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span><span class="comment">/* CoreDebug DHCSR: DBGKEY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span><span class="comment">/* CoreDebug DHCSR: DBGKEY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160; </div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span><span class="comment">/* CoreDebug DHCSR: S_RESET_ST Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span><span class="comment">/* CoreDebug DHCSR: S_RESET_ST Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160; </div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span><span class="comment">/* CoreDebug DHCSR: S_RETIRE_ST Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span><span class="comment">/* CoreDebug DHCSR: S_RETIRE_ST Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160; </div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span><span class="comment">/* CoreDebug DHCSR: S_LOCKUP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span><span class="comment">/* CoreDebug DHCSR: S_LOCKUP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160; </div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span><span class="comment">/* CoreDebug DHCSR: S_SLEEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span><span class="comment">/* CoreDebug DHCSR: S_SLEEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160; </div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span><span class="comment">/* CoreDebug DHCSR: S_HALT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span><span class="comment">/* CoreDebug DHCSR: S_HALT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160; </div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span><span class="comment">/* CoreDebug DHCSR: S_REGRDY Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span><span class="comment">/* CoreDebug DHCSR: S_REGRDY Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160; </div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span><span class="comment">/* CoreDebug DHCSR: C_SNAPSTALL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span><span class="comment">/* CoreDebug DHCSR: C_SNAPSTALL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160; </div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span><span class="comment">/* CoreDebug DHCSR: C_MASKINTS Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span><span class="comment">/* CoreDebug DHCSR: C_MASKINTS Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160; </div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span><span class="comment">/* CoreDebug DHCSR: C_STEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span><span class="comment">/* CoreDebug DHCSR: C_STEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160; </div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span><span class="comment">/* CoreDebug DHCSR: C_HALT Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span><span class="comment">/* CoreDebug DHCSR: C_HALT Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160; </div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span><span class="comment">/* CoreDebug DHCSR: C_DEBUGEN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span><span class="comment">/* CoreDebug DHCSR: C_DEBUGEN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160; </div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">/* Debug Core Register Selector Register */</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span><span class="comment">/* CoreDebug DCRSR: REGWnR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span><span class="comment">/* CoreDebug DCRSR: REGWnR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160; </div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span><span class="comment">/* CoreDebug DCRSR: REGSEL Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span><span class="comment">/* CoreDebug DCRSR: REGSEL Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160; </div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/* Debug Exception and Monitor Control Register */</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span><span class="comment">/* CoreDebug DEMCR: TRCENA Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span><span class="comment">/* CoreDebug DEMCR: TRCENA Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160; </div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span><span class="comment">/* CoreDebug DEMCR: MON_REQ Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span><span class="comment">/* CoreDebug DEMCR: MON_REQ Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160; </div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span><span class="comment">/* CoreDebug DEMCR: MON_STEP Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span><span class="comment">/* CoreDebug DEMCR: MON_STEP Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160; </div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span><span class="comment">/* CoreDebug DEMCR: MON_PEND Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span><span class="comment">/* CoreDebug DEMCR: MON_PEND Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160; </div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span><span class="comment">/* CoreDebug DEMCR: MON_EN Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span><span class="comment">/* CoreDebug DEMCR: MON_EN Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160; </div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span><span class="comment">/* CoreDebug DEMCR: VC_HARDERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span><span class="comment">/* CoreDebug DEMCR: VC_HARDERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160; </div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span><span class="comment">/* CoreDebug DEMCR: VC_INTERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span><span class="comment">/* CoreDebug DEMCR: VC_INTERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160; </div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span><span class="comment">/* CoreDebug DEMCR: VC_BUSERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span><span class="comment">/* CoreDebug DEMCR: VC_BUSERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160; </div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span><span class="comment">/* CoreDebug DEMCR: VC_STATERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span><span class="comment">/* CoreDebug DEMCR: VC_STATERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160; </div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span><span class="comment">/* CoreDebug DEMCR: VC_CHKERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span><span class="comment">/* CoreDebug DEMCR: VC_CHKERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160; </div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span><span class="comment">/* CoreDebug DEMCR: VC_NOCPERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span><span class="comment">/* CoreDebug DEMCR: VC_NOCPERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160; </div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span><span class="comment">/* CoreDebug DEMCR: VC_MMERR Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span><span class="comment">/* CoreDebug DEMCR: VC_MMERR Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160; </div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span><span class="comment">/* CoreDebug DEMCR: VC_CORERESET Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span><span class="comment">/* CoreDebug DEMCR: VC_CORERESET Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160; </div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160; </div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160; </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">/* Memory mapping of Cortex-M4 Hardware */</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span><span class="comment">/* System Control Space Base Address  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span><span class="comment">/* ITM Base Address                   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span><span class="comment">/* DWT Base Address                   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span><span class="comment">/* TPI Base Address                   */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span><span class="comment">/* Core Debug Base Address            */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span><span class="comment">/* SysTick Base Address               */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span><span class="comment">/* NVIC Base Address                  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span><span class="comment">/* System Control Block Base Address  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160; </div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span><span class="comment">/* System control Register not in SCB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span><span class="comment">/* SCB configuration struct           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span><span class="comment">/* SysTick configuration struct       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span><span class="comment">/* NVIC configuration struct          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span><span class="comment">/* ITM configuration struct           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span><span class="comment">/* DWT configuration struct           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span><span class="comment">/* TPI configuration struct           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span><span class="comment">/* Core Debug configuration struct    */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160; </div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span><span class="comment">/* Memory Protection Unit             */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define MPU               ((MPU_Type       *)     MPU_BASE      )   </span><span class="comment">/* Memory Protection Unit             */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160; </div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define FPU_BASE          (SCS_BASE +  0x0F30UL)                    </span><span class="comment">/* Floating Point Unit                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define FPU               ((FPU_Type       *)     FPU_BASE      )   </span><span class="comment">/* Floating Point Unit                */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160; </div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160; </div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160; </div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160; </div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">/*****************************************************************************</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160; </div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160; </div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">/*   Set Priority Grouping</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">  The function sets the priority grouping field using the required unlock sequence.</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">  The parameter PriorityGroup is assigned to the field SCB-&gt;AIRCR [10:8] PRIGROUP field.</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">  Only values from 0..7 are used.</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">  In case of a conflict between priority grouping and available</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">    \param [in]      PriorityGroup  Priority grouping field.</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    uint32_t reg_value;</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;                                 0x07);               <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    reg_value  =</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;        SCB-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    reg_value &amp;= ~(SCB_AIRCR_VECTKEY_Msk |</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;                   SCB_AIRCR_PRIGROUP_Msk);             <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    reg_value  =  (reg_value                                 |</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;                   ((uint32_t)0x5FA &lt;&lt; SCB_AIRCR_VECTKEY_Pos) |</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;                   (PriorityGroupTmp &lt;&lt;</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;                    8));                                     <span class="comment">/* Insert write key and priorty group */</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    SCB-&gt;AIRCR =  reg_value;</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;}</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160; </div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160; </div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">/*   Get Priority Grouping</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">  The function reads the priority grouping field from the NVIC Interrupt Controller.</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">    \return                Priority grouping field (SCB-&gt;AIRCR [10:8] PRIGROUP field).</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(<span class="keywordtype">void</span>) {</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="keywordflow">return</span> ((SCB-&gt;AIRCR &amp; SCB_AIRCR_PRIGROUP_Msk) &gt;&gt;</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;            SCB_AIRCR_PRIGROUP_Pos);   <span class="comment">/* read priority grouping field */</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;}</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160; </div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160; </div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/*   Enable External Interrupt</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">    The function enables a device-specific interrupt in the NVIC interrupt controller.</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">    \param [in]      IRQn  External interrupt number. Value cannot be negative.</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> NVIC_EnableIRQ(IRQn_Type IRQn) {</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    <span class="comment">/*  NVIC-&gt;ISER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));  enable interrupt */</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    NVIC-&gt;ISER[(uint32_t)((int32_t)IRQn) &gt;&gt; 5] = (uint32_t)(1 &lt;&lt; ((uint32_t)((int32_t)IRQn) &amp;</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;            (uint32_t)0x1F)); <span class="comment">/* enable interrupt */</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;}</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160; </div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160; </div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">/*   Disable External Interrupt</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">    The function disables a device-specific interrupt in the NVIC interrupt controller.</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">    \param [in]      IRQn  External interrupt number. Value cannot be negative.</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> NVIC_DisableIRQ(IRQn_Type IRQn) {</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    NVIC-&gt;ICER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;}</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160; </div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160; </div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">/*   Get Pending Interrupt</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">    The function reads the pending register in the NVIC and returns the pending bit</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">    for the specified interrupt.</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">    \param [in]      IRQn  Interrupt number.</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">    \return             0  Interrupt status is not pending.</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">    \return             1  Interrupt status is pending.</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn) {</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    <span class="keywordflow">return</span> ((uint32_t) ((NVIC-&gt;ISPR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;                             IRQn) &amp; 0x1F))) ? 1 : 0)); <span class="comment">/* Return 1 if pending else 0 */</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;}</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160; </div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160; </div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">/*   Set Pending Interrupt</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">    The function sets the pending bit of an external interrupt.</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">    \param [in]      IRQn  Interrupt number. Value cannot be negative.</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> NVIC_SetPendingIRQ(IRQn_Type IRQn) {</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    NVIC-&gt;ISPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;}</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160; </div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160; </div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">/*   Clear Pending Interrupt</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">    The function clears the pending bit of an external interrupt.</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">    \param [in]      IRQn  External interrupt number. Value cannot be negative.</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> NVIC_ClearPendingIRQ(IRQn_Type IRQn) {</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    NVIC-&gt;ICPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp;</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;                                           0x1F)); <span class="comment">/* Clear pending interrupt */</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;}</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160; </div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160; </div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">/*   Get Active Interrupt</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">    The function reads the active register in NVIC and returns the active bit.</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">    \param [in]      IRQn  Interrupt number.</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">    \return             0  Interrupt status is not active.</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">    \return             1  Interrupt status is active.</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn) {</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="keywordflow">return</span> ((uint32_t)((NVIC-&gt;IABR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;                            IRQn) &amp; 0x1F))) ? 1 : 0)); <span class="comment">/* Return 1 if active else 0 */</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;}</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160; </div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160; </div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/*   Set Interrupt Priority</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">    The function sets the priority of an interrupt.</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">    \note The priority cannot be set for every core interrupt.</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">    \param [in]      IRQn  Interrupt number.</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">    \param [in]  priority  Priority to set.</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="keywordflow">if</span> (IRQn &lt; 0) {</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;        SCB-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF) - 4] = ((priority &lt;&lt; (8 - __NVIC_PRIO_BITS)) &amp; 0xff);</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    } <span class="comment">/* set Priority for Cortex-M  System Interrupts */</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;        NVIC-&gt;IP[(uint32_t)(IRQn)] = ((priority &lt;&lt; (8 - __NVIC_PRIO_BITS)) &amp; 0xff);</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    }        <span class="comment">/* set Priority for device specific Interrupts  */</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;}</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160; </div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160; </div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">/*   Get Interrupt Priority</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">    The function reads the priority of an interrupt. The interrupt</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">    number can be positive to specify an external (device specific)</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">    interrupt, or negative to specify an internal (core) interrupt.</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">    \param [in]   IRQn  Interrupt number.</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">    \return             Interrupt Priority. Value is aligned automatically to the implemented</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">                        priority bits of the microcontroller.</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn) {</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keywordflow">if</span> (IRQn &lt; 0) {</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;        <span class="keywordflow">return</span> ((uint32_t)(SCB-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF) - 4] &gt;&gt; (8 - __NVIC_PRIO_BITS)));</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    } <span class="comment">/* get priority for Cortex-M  system interrupts */</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;        <span class="keywordflow">return</span> ((uint32_t)(NVIC-&gt;IP[(uint32_t)(IRQn)]           &gt;&gt; (8 - __NVIC_PRIO_BITS)));</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    } <span class="comment">/* get priority for device specific interrupts  */</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;}</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160; </div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160; </div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">/*   Encode Priority</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">    The function encodes the priority for an interrupt with the given priority group,</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">    preemptive priority value, and subpriority value.</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">    In case of a conflict between priority grouping and available</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">    priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">    \param [in]     PriorityGroup  Used priority group.</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment">    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">    \param [in]       SubPriority  Subpriority value (starting from 0).</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority,</div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;        uint32_t SubPriority) {</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    uint32_t PriorityGroupTmp = (PriorityGroup &amp;</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;                                 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    uint32_t SubPriorityBits;</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 -</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;                          PriorityGroupTmp;</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) &lt; 7) ? 0 : PriorityGroupTmp - 7 +</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;                          __NVIC_PRIO_BITS;</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    <span class="keywordflow">return</span> (</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;               ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;               ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;           );</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;}</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160; </div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160; </div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">/*   Decode Priority</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">    The function decodes an interrupt priority value with a given priority group to</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">    preemptive priority value and subpriority value.</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment">    In case of a conflict between priority grouping and available</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">    priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">    \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">    \param [in]     PriorityGroup  Used priority group.</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">    \param [out] pPreemptPriority  Preemptive priority value (starting from 0).</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">    \param [out]     pSubPriority  Subpriority value (starting from 0).</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup,</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;        uint32_t* pPreemptPriority, uint32_t* pSubPriority) {</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    uint32_t PriorityGroupTmp = (PriorityGroup &amp;</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;                                 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    uint32_t PreemptPriorityBits;</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    uint32_t SubPriorityBits;</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 -</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;                          PriorityGroupTmp;</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) &lt; 7) ? 0 : PriorityGroupTmp - 7 +</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;                          __NVIC_PRIO_BITS;</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);</div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;}</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160; </div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160; </div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">/*   System Reset</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">    The function initiates a system reset request to reset the MCU.</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> NVIC_SystemReset(<span class="keywordtype">void</span>) {</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">                                                                  buffered write are completed before reset */</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    SCB-&gt;AIRCR  = ((0x5FA &lt;&lt; SCB_AIRCR_VECTKEY_Pos)      |</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;                   (SCB-&gt;AIRCR &amp; SCB_AIRCR_PRIGROUP_Msk) |</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;                   SCB_AIRCR_SYSRESETREQ_Msk);                   <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160; </div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    <span class="keywordflow">while</span> (1);                                                   <span class="comment">/* wait until reset */</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;}</div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160; </div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160; </div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160; </div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160; </div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160; </div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160; </div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160; </div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">/*   System Tick Configuration</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">    The function initializes the System Timer and its interrupt, and starts the System Tick Timer.</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">    Counter is in free running mode to generate periodic interrupts.</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">    \param [in]  ticks  Number of ticks between two interrupts.</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">    \return          0  Function succeeded.</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">    \return          1  Function failed.</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">    \note     When the variable &lt;b&gt;__Vendor_SysTickConfig&lt;/b&gt; is set to 1, then the</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">    function &lt;b&gt;SysTick_Config&lt;/b&gt; is not included. In this case, the file &lt;b&gt;&lt;i&gt;device&lt;/i&gt;.h&lt;/b&gt;</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">    must contain a vendor-specific implementation of this function.</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) {</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <span class="keywordflow">if</span> (ticks &gt; SysTick_LOAD_RELOAD_Msk)  { <span class="keywordflow">return</span> (1); }            <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160; </div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    SysTick-&gt;LOAD  = (ticks &amp; SysTick_LOAD_RELOAD_Msk) - 1;      <span class="comment">/* set reload register */</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    NVIC_SetPriority (SysTick_IRQn,</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;                      (1 &lt;&lt; __NVIC_PRIO_BITS) - 1); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    SysTick-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    SysTick-&gt;CTRL  = SysTick_CTRL_CLKSOURCE_Msk |</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;                     SysTick_CTRL_TICKINT_Msk   |</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;                     SysTick_CTRL_ENABLE_Msk;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;}</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160; </div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160; </div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160; </div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160; </div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160; </div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160; </div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160; </div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;ITM_RxBuffer;                    <span class="comment">/* External variable to receive characters.                         */</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span><span class="comment">/* Value identifying \ref ITM_RxBuffer is ready for next character. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160; </div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160; </div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">/*   ITM Send Character</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">    The function transmits a character via the ITM channel 0, and</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">    \li Just returns when no debugger is connected that has booked the output.</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">    \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">    \param [in]     ch  Character to transmit.</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">    \returns            Character to transmit.</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) {</div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <span class="keywordflow">if</span> ((ITM-&gt;TCR &amp; ITM_TCR_ITMENA_Msk)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;            (ITM-&gt;TER &amp; (1UL &lt;&lt; 0)        )                    ) {   <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;        <span class="keywordflow">while</span> (ITM-&gt;PORT[0].u32 == 0);</div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160; </div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;        ITM-&gt;PORT[0].u8 = (uint8_t) ch;</div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    }</div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160; </div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;}</div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160; </div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160; </div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">/*   ITM Receive Character</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">    The function inputs a character via the external variable \ref ITM_RxBuffer.</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">    \return             Received character.</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">    \return         -1  No character pending.</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;__STATIC_INLINE int32_t ITM_ReceiveChar (<span class="keywordtype">void</span>) {</div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160; </div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    <span class="keywordflow">if</span> (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) {</div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;        ch = ITM_RxBuffer;</div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;        ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    }</div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160; </div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;}</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160; </div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160; </div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">/*   ITM Check Character</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">    The function checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">    \return          0  No character available.</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">    \return          1  Character available.</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;__STATIC_INLINE int32_t ITM_CheckChar (<span class="keywordtype">void</span>) {</div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    <span class="keywordflow">if</span> (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) {</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;        <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;        <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    }</div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;}</div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160; </div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160; </div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM4_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160; </div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160; </div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;}</div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup__basic__types_html_gace9d960e74685e2cd84b36132dbbf8aa"><div class="ttname"><a href="group__basic__types.html#gace9d960e74685e2cd84b36132dbbf8aa">u16</a></div><div class="ttdeci">uint16_t u16</div><div class="ttdoc">unsigned word</div><div class="ttdef"><b>Definition:</b> _common_types.h:32</div></div>
<div class="ttc" id="agroup__basic__types_html_gafaa62991928fb9fb18ff0db62a040aba"><div class="ttname"><a href="group__basic__types.html#gafaa62991928fb9fb18ff0db62a040aba">u32</a></div><div class="ttdeci">uint32_t u32</div><div class="ttdoc">unsigned dword</div><div class="ttdef"><b>Definition:</b> _common_types.h:33</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
