weight_mem_gen_7.v,verilog,xil_defaultlib,../../../../ECG_acc9.srcs/sources_1/ip/weight_mem_gen_7/sim/weight_mem_gen_7.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
