<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/dt-bindings/interrupt-controller/esp32s2-xtensa-intmux.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.99</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('esp32s2-xtensa-intmux_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">esp32s2-xtensa-intmux.h</div></div>
</div><!--header-->
<div class="contents">
<a href="esp32s2-xtensa-intmux_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021 Espressif Systems (Shanghai) Co., Ltd.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="preprocessor">#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ESP32S2_XTENSA_INTMUX_H_</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#define ZEPHYR_INCLUDE_DT_BINDINGS_INTERRUPT_CONTROLLER_ESP32S2_XTENSA_INTMUX_H_</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ad000d08efc3e8a5fc56da537973a5cb8">   10</a></span><span class="preprocessor">#define WIFI_MAC_INTR_SOURCE                0   </span><span class="comment">/* WiFi MAC, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#abfc935ef2963ee54b6a1f1279b4887ff">   11</a></span><span class="preprocessor">#define WIFI_MAC_NMI_SOURCE                 1   </span><span class="comment">/* WiFi MAC, NMI, use if MAC needs fix in NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#af3cef5f23f39a396dec2a356f395ef69">   12</a></span><span class="preprocessor">#define WIFI_PWR_INTR_SOURCE                2</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a5383f7fa77bc12a8301c54e0dfb66306">   13</a></span><span class="preprocessor">#define WIFI_BB_INTR_SOURCE                 3   </span><span class="comment">/* WiFi BB, level, we can do some calibartion */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a0b48425e316b45db6f105daa6f2a0cff">   14</a></span><span class="preprocessor">#define BT_MAC_INTR_SOURCE                  4   </span><span class="comment">/* will be cancelled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#aca3a7357f242a4e91269736de6545470">   15</a></span><span class="preprocessor">#define BT_BB_INTR_SOURCE                   5   </span><span class="comment">/* BB, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ab404d2ab995f39616675330f6462dd19">   16</a></span><span class="preprocessor">#define BT_BB_NMI_SOURCE                    6   </span><span class="comment">/* BT BB, NMI, use if BB have bug to fix in NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a14017a5bb9744f9c32138dbdcc09a786">   17</a></span><span class="preprocessor">#define RWBT_INTR_SOURCE                    7   </span><span class="comment">/* RWBT, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a8cf7f44d512a2c0b215397ae4c37a4f1">   18</a></span><span class="preprocessor">#define RWBLE_INTR_SOURCE                   8   </span><span class="comment">/* RWBLE, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a445a79e81929641c372257f4018127f6">   19</a></span><span class="preprocessor">#define RWBT_NMI_SOURCE                     9   </span><span class="comment">/* RWBT, NMI, use if RWBT has bug to fix in NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a3b9cef18112f398bd4ada544f3e2b5a0">   20</a></span><span class="preprocessor">#define RWBLE_NMI_SOURCE                    10  </span><span class="comment">/* RWBLE, NMI, use if RWBT has bug to fix in NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a24b7d137ebb32c58d60d5f84a3ce67db">   21</a></span><span class="preprocessor">#define SLC0_INTR_SOURCE                    11  </span><span class="comment">/* SLC0, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a8d8c7fb4a7206356ef7c7b41df4c1b7b">   22</a></span><span class="preprocessor">#define SLC1_INTR_SOURCE                    12  </span><span class="comment">/* SLC1, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#aa714005c0707aaf1ba5b4a033bcb8f81">   23</a></span><span class="preprocessor">#define UHCI0_INTR_SOURCE                   13  </span><span class="comment">/* UHCI0, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a0837c2b982c45380cd89c136d5e9fb2c">   24</a></span><span class="preprocessor">#define UHCI1_INTR_SOURCE                   14  </span><span class="comment">/* UHCI1, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a22bf10410f0b99b9fe398accf66c51b1">   25</a></span><span class="preprocessor">#define TG0_T0_LEVEL_INTR_SOURCE            15  </span><span class="comment">/* TIMER_GROUP0, TIMER0, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a792cd371542eb8a60e4d381b168ae2b8">   26</a></span><span class="preprocessor">#define TG0_T1_LEVEL_INTR_SOURCE            16  </span><span class="comment">/* TIMER_GROUP0, TIMER1, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#afc23d5890e9c8029e7d417291193a559">   27</a></span><span class="preprocessor">#define TG0_WDT_LEVEL_INTR_SOURCE           17  </span><span class="comment">/* TIMER_GROUP0, WATCHDOG, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a8ab5e103356b484d48b68cbafa34d418">   28</a></span><span class="preprocessor">#define TG0_LACT_LEVEL_INTR_SOURCE          18  </span><span class="comment">/* TIMER_GROUP0, LACT, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#aee34beaabe47713742eb7633bd8430e3">   29</a></span><span class="preprocessor">#define TG1_T0_LEVEL_INTR_SOURCE            19  </span><span class="comment">/* TIMER_GROUP1, TIMER0, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a41b4592783755438167ac4444adcaade">   30</a></span><span class="preprocessor">#define TG1_T1_LEVEL_INTR_SOURCE            20  </span><span class="comment">/* TIMER_GROUP1, TIMER1, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a68616a67d062b7e57dbe6dd59151b85c">   31</a></span><span class="preprocessor">#define TG1_WDT_LEVEL_INTR_SOURCE           21  </span><span class="comment">/* TIMER_GROUP1, WATCHDOG, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#aa3aeef6dc970aa8c6f7aec839835a384">   32</a></span><span class="preprocessor">#define TG1_LACT_LEVEL_INTR_SOURCE          22  </span><span class="comment">/* TIMER_GROUP1, LACT, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a64020d7c1f6557ef6da375f12acf68de">   33</a></span><span class="preprocessor">#define GPIO_INTR_SOURCE                    23  </span><span class="comment">/* interrupt of GPIO, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a23e7de652ab586c903ec999aa8e77e4e">   34</a></span><span class="preprocessor">#define GPIO_NMI_SOURCE                     24  </span><span class="comment">/* interrupt of GPIO, NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#afb98fcf1a9be6030f5ca87dea6675974">   35</a></span><span class="preprocessor">#define GPIO_INTR_SOURCE2                   25  </span><span class="comment">/* interrupt of GPIO, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ad11e04bc97a0115966929013f06efa50">   36</a></span><span class="preprocessor">#define GPIO_NMI_SOURCE2                    26  </span><span class="comment">/* interrupt of GPIO, NMI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a5b31ad0ece8c26e3e1600837bc1121bb">   37</a></span><span class="preprocessor">#define DEDICATED_GPIO_INTR_SOURCE          27  </span><span class="comment">/* interrupt of dedicated GPIO, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a47c9d4be8d21b6f389993db5dbe2883d">   38</a></span><span class="preprocessor">#define FROM_CPU_INTR0_SOURCE               28  </span><span class="comment">/* int0 from a CPU, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a2f704a24d6d56f2e13aed56e86e8fb55">   39</a></span><span class="preprocessor">#define FROM_CPU_INTR1_SOURCE               29  </span><span class="comment">/* int1 from a CPU, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a470d4f804a7ddb5d107f1cafe8f19308">   40</a></span><span class="preprocessor">#define FROM_CPU_INTR2_SOURCE               30  </span><span class="comment">/* int2 from a CPU, level, for DPORT Access */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a0b8897c96de3f23e794440ef2ef2f523">   41</a></span><span class="preprocessor">#define FROM_CPU_INTR3_SOURCE               31  </span><span class="comment">/* int3 from a CPU, level, for DPORT Access */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a5779abc3d34c94cfad763d9ababebb9f">   42</a></span><span class="preprocessor">#define SPI1_INTR_SOURCE                    32  </span><span class="comment">/* SPI1, level, flash r/w, do not use this */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ac5d10660472f10fae0d0511f254b696d">   43</a></span><span class="preprocessor">#define SPI2_INTR_SOURCE                    33  </span><span class="comment">/* SPI2, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a95996e58c94e25db8b2d97de7595996f">   44</a></span><span class="preprocessor">#define SPI3_INTR_SOURCE                    34  </span><span class="comment">/* SPI3, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a6d41fd98988304b2ab82785c24140f8d">   45</a></span><span class="preprocessor">#define I2S0_INTR_SOURCE                    35  </span><span class="comment">/* I2S0, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a3b0877aad4fc7995be0cfb71fabb13a6">   46</a></span><span class="preprocessor">#define I2S1_INTR_SOURCE                    36  </span><span class="comment">/* I2S1, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#af4569e6b552e35100134e167cf11c7da">   47</a></span><span class="preprocessor">#define UART0_INTR_SOURCE                   37  </span><span class="comment">/* UART0, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ad6f7d29b71a32716058033727bd01dc2">   48</a></span><span class="preprocessor">#define UART1_INTR_SOURCE                   38  </span><span class="comment">/* UART1, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a4a7728c85b344ae5f62684286519f647">   49</a></span><span class="preprocessor">#define UART2_INTR_SOURCE                   39  </span><span class="comment">/* UART2, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a26ce888bf67587b5ab6392f2ea0157c6">   50</a></span><span class="preprocessor">#define SDIO_HOST_INTR_SOURCE               40  </span><span class="comment">/* SD/SDIO/MMC HOST, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a29ff03b184368e0a9ad6caf0cc9288ca">   51</a></span><span class="preprocessor">#define PWM0_INTR_SOURCE                    41  </span><span class="comment">/* PWM0, level, Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ab9a0099e8acba4831c68af88a073e31d">   52</a></span><span class="preprocessor">#define PWM1_INTR_SOURCE                    42  </span><span class="comment">/* PWM1, level, Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a04211cd6f7671713ae845e451c5b008d">   53</a></span><span class="preprocessor">#define PWM2_INTR_SOURCE                    43  </span><span class="comment">/* PWM2, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a95fc4f3d268322f0c0951f188f7eff11">   54</a></span><span class="preprocessor">#define PWM3_INTR_SOURCE                    44  </span><span class="comment">/* PWM3, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a296f3d252d30615dbaea32d61cba9214">   55</a></span><span class="preprocessor">#define LEDC_INTR_SOURCE                    45  </span><span class="comment">/* LED PWM, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#aaf244ea4b63d912e0ce8d59795c79f9d">   56</a></span><span class="preprocessor">#define EFUSE_INTR_SOURCE                   46  </span><span class="comment">/* efuse, level, not likely to use */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a3a56673ee10a809fb2e75065d84b6f8e">   57</a></span><span class="preprocessor">#define TWAI_INTR_SOURCE                    47  </span><span class="comment">/* twai, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a7a020da508049560356d36ab9607bca9">   58</a></span><span class="preprocessor">#define USB_INTR_SOURCE                     48  </span><span class="comment">/* interrupt of USB, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a80d2efc475574efe9250d0048a8a8c12">   59</a></span><span class="preprocessor">#define RTC_CORE_INTR_SOURCE                49  </span><span class="comment">/* rtc core, level, include rtc watchdog */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ac6d02a2b0f009553a9e52e7842fa959d">   60</a></span><span class="preprocessor">#define RMT_INTR_SOURCE                     50  </span><span class="comment">/* remote controller, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#acfdc02f0268c6145e3ffd5221ce7152f">   61</a></span><span class="preprocessor">#define PCNT_INTR_SOURCE                    51  </span><span class="comment">/* pulse count, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a7a706aa628e14e55247d20c9853d76a9">   62</a></span><span class="preprocessor">#define I2C_EXT0_INTR_SOURCE                52  </span><span class="comment">/* I2C controller1, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ac0e06a214b3990cb35fa4975e2a85e8e">   63</a></span><span class="preprocessor">#define I2C_EXT1_INTR_SOURCE                53  </span><span class="comment">/* I2C controller0, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#accd4889d9e375ba16ea00489e7115c30">   64</a></span><span class="preprocessor">#define RSA_INTR_SOURCE                     54  </span><span class="comment">/* RSA accelerator, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a59f92ba6a2f4b3fa9454558f37ff3e24">   65</a></span><span class="preprocessor">#define SHA_INTR_SOURCE                     55  </span><span class="comment">/* interrupt of RSA accelerator, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ad793803f54262a4dcf6b14140e9dc22b">   66</a></span><span class="preprocessor">#define AES_INTR_SOURCE                     56  </span><span class="comment">/* interrupt of SHA accelerator, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a7036cef97de80d47ffbdeff6478ccbec">   67</a></span><span class="preprocessor">#define SPI2_DMA_INTR_SOURCE                57  </span><span class="comment">/* SPI2 DMA, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a1916307ca85215eb4c995bc4ae83eb50">   68</a></span><span class="preprocessor">#define SPI3_DMA_INTR_SOURCE                58  </span><span class="comment">/* interrupt of SPI3 DMA, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a407bd79d5c36e715bcd21a64d8f77c04">   69</a></span><span class="preprocessor">#define WDT_INTR_SOURCE                     59  </span><span class="comment">/* will be cancelled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a9f5fed8c34c9b971830ab3e083316271">   70</a></span><span class="preprocessor">#define TIMER1_INTR_SOURCE                  60  </span><span class="comment">/* will be cancelled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a792de801f5e8339f61a381172782ee06">   71</a></span><span class="preprocessor">#define TIMER2_INTR_SOURCE                  61  </span><span class="comment">/* will be cancelled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a3930148480a70cd784d84618fcc6ca4d">   72</a></span><span class="preprocessor">#define TG0_T0_EDGE_INTR_SOURCE             62  </span><span class="comment">/* TIMER_GROUP0, TIMER0, EDGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#af32f59d8128f02c0b104adfd84a0e484">   73</a></span><span class="preprocessor">#define TG0_T1_EDGE_INTR_SOURCE             63  </span><span class="comment">/* TIMER_GROUP0, TIMER1, EDGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a6f69896f6b8b308d948856e624fc8da6">   74</a></span><span class="preprocessor">#define TG0_WDT_EDGE_INTR_SOURCE            64  </span><span class="comment">/* TIMER_GROUP0, WATCH DOG, EDGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#aaf809080c506a114fe3b47d4d4911873">   75</a></span><span class="preprocessor">#define TG0_LACT_EDGE_INTR_SOURCE           65  </span><span class="comment">/* TIMER_GROUP0, LACT, EDGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a0470cb4879bd92a67e5bd71522c79894">   76</a></span><span class="preprocessor">#define TG1_T0_EDGE_INTR_SOURCE             66  </span><span class="comment">/* TIMER_GROUP1, TIMER0, EDGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a7315915335a06cbd3302b26eb5056ea1">   77</a></span><span class="preprocessor">#define TG1_T1_EDGE_INTR_SOURCE             67  </span><span class="comment">/* TIMER_GROUP1, TIMER1, EDGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a53372a881097f28f5c381879ad065796">   78</a></span><span class="preprocessor">#define TG1_WDT_EDGE_INTR_SOURCE            68  </span><span class="comment">/* TIMER_GROUP1, WATCHDOG, EDGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a4789654138f3c05bdf28370301971ade">   79</a></span><span class="preprocessor">#define TG1_LACT_EDGE_INTR_SOURCE           69  </span><span class="comment">/* TIMER_GROUP0, LACT, EDGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#abc71e0e6d2e6ea7fc39d17297753e72e">   80</a></span><span class="preprocessor">#define CACHE_IA_INTR_SOURCE                70  </span><span class="comment">/* Cache Invalid Access, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a4cb07c15412c22b4939bb5a1e782f6e7">   81</a></span><span class="preprocessor">#define SYSTIMER_TARGET0_EDGE_INTR_SOURCE   71  </span><span class="comment">/* system timer 0, edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a4ae5acb4be5a37cc87deb29ca61c8034">   82</a></span><span class="preprocessor">#define SYSTIMER_TARGET1_EDGE_INTR_SOURCE   72  </span><span class="comment">/* system timer 1, edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a3c07aba15f9a2e9bc4a97031a241b512">   83</a></span><span class="preprocessor">#define SYSTIMER_TARGET2_EDGE_INTR_SOURCE   73  </span><span class="comment">/* system timer 2, edge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ab627766f8e6b851882c42596d7df540c">   84</a></span><span class="preprocessor">#define ASSIST_DEBUG_INTR_SOURCE            74  </span><span class="comment">/* Assist debug module, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#aa7415869e67d460c0ed4c7e96810291a">   85</a></span><span class="preprocessor">#define PMS_PRO_IRAM0_ILG_INTR_SOURCE       75  </span><span class="comment">/* illegal IRAM1 access, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a7ab3b2f26d6ce8bc8f9ea83ff4c3a900">   86</a></span><span class="preprocessor">#define PMS_PRO_DRAM0_ILG_INTR_SOURCE       76  </span><span class="comment">/* illegal DRAM0 access, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#acf9bfdff3964eeacafede5571615bdd6">   87</a></span><span class="preprocessor">#define PMS_PRO_DPORT_ILG_INTR_SOURCE       77  </span><span class="comment">/* illegal DPORT access, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ab4e4c60433d57d03b386d5bd9ab71370">   88</a></span><span class="preprocessor">#define PMS_PRO_AHB_ILG_INTR_SOURCE         78  </span><span class="comment">/* illegal AHB access, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ab2491671f5770a21823adc01763af792">   89</a></span><span class="preprocessor">#define PMS_PRO_CACHE_ILG_INTR_SOURCE       79  </span><span class="comment">/* illegal CACHE access, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a9c4f6388dd7312fdc4219cff984166a9">   90</a></span><span class="preprocessor">#define PMS_DMA_APB_I_ILG_INTR_SOURCE       80  </span><span class="comment">/* illegal APB access, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a8d6a4e0e0994f8a55fd7ca4ce5a45399">   91</a></span><span class="preprocessor">#define PMS_DMA_RX_I_ILG_INTR_SOURCE        81  </span><span class="comment">/* illegal DMA RX access, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#aac17e93da6a160da2d85a43d4ddc8289">   92</a></span><span class="preprocessor">#define PMS_DMA_TX_I_ILG_INTR_SOURCE        82  </span><span class="comment">/* illegal DMA TX access, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a36c488ff1605277f2772b1f80552f6ac">   93</a></span><span class="preprocessor">#define SPI_MEM_REJECT_CACHE_INTR_SOURCE    83  </span><span class="comment">/* SPI0 Cache access and</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a03fc7ea80cff3be1cdf02d5f97434c71">   94</a></span><span class="comment">                                                 * SPI1 access rejected, level</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a9f521721b77fef0f3c19bea05a12e850">   95</a></span><span class="comment">                                                 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a334a2d6fa713f6df7c46c96465a2d6b9">   96</a></span><span class="preprocessor">#define DMA_COPY_INTR_SOURCE                84  </span><span class="comment">/* DMA copy, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a344601acd9e077b22b5f2d2627d9032e">   97</a></span><span class="preprocessor">#define SPI4_DMA_INTR_SOURCE                85  </span><span class="comment">/* SPI4 DMA, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#adecb822591c0c4bf063d67b2e74e9a40">   98</a></span><span class="preprocessor">#define SPI4_INTR_SOURCE                    86  </span><span class="comment">/* SPI4, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a68b408eb63057838c64c51718c5b1f7f">   99</a></span><span class="preprocessor">#define ICACHE_PRELOAD_INTR_SOURCE          87  </span><span class="comment">/* ICache preload operation, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ad81b659cea69558a9accb6cd9315b236">  100</a></span><span class="preprocessor">#define DCACHE_PRELOAD_INTR_SOURCE          88  </span><span class="comment">/* DCache preload operation, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a1334dc20d35277646113e699619d8856">  101</a></span><span class="preprocessor">#define APB_ADC_INTR_SOURCE                 89  </span><span class="comment">/* APB ADC, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#aefeb2487d77e00408d4b7f2faa4f840f">  102</a></span><span class="preprocessor">#define CRYPTO_DMA_INTR_SOURCE              90  </span><span class="comment">/* encrypted DMA, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a93a4db93be7bef5cdc22cc2854da84b6">  103</a></span><span class="preprocessor">#define CPU_PERI_ERROR_INTR_SOURCE          91  </span><span class="comment">/* CPU peripherals error, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#a8299c36b90f9e08bc421e527f69545bb">  104</a></span><span class="preprocessor">#define APB_PERI_ERROR_INTR_SOURCE          92  </span><span class="comment">/* APB peripherals error, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="esp32s2-xtensa-intmux_8h.html#ad57b1f253283c9a65fd95631a11d9532">  105</a></span><span class="preprocessor">#define DCACHE_SYNC_INTR_SOURCE             93  </span><span class="comment">/* data cache sync done, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define ICACHE_SYNC_INTR_SOURCE             94  </span><span class="comment">/* instruction cache sync done, level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define MAX_INTR_SOURCE                     95  </span><span class="comment">/* total number of interrupt sources */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_c362cd02474cda6de4df60a60d7abf79.html">dt-bindings</a></li><li class="navelem"><a class="el" href="dir_bc4cb1fbacbbbd7416b53130b5f1fd69.html">interrupt-controller</a></li><li class="navelem"><a class="el" href="esp32s2-xtensa-intmux_8h.html">esp32s2-xtensa-intmux.h</a></li>
    <li class="footer">Generated on Sat Mar 5 2022 05:00:44 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
