-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sun Nov  3 02:09:44 2024
-- Host        : kk_windows running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top pause -prefix
--               pause_ pause_sim_netlist.vhdl
-- Design      : pause
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pause_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end pause_blk_mem_gen_mux;

architecture STRUCTURE of pause_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(10),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(14),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(15),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(8),
      I1 => ram_douta(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(9),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pause_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end pause_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of pause_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3F0000030003F000000007000800008000086000000304810017006000000000",
      INITP_01 => X"8040E180000020401860C07C03C9C100000020001A00E0800313E00000000000",
      INITP_02 => X"00000201E3700080000000030000EC004000002E000084830000F8000000000E",
      INITP_03 => X"9EF9D5189C7DC6FC178F8343D6DFE7910000C0010003A401FFDFFFF800000000",
      INITP_04 => X"06041C09BE403019FE735E5B9E2F8C0D31381F89FFF3FDF33010DF180400068C",
      INITP_05 => X"06007316DEF3FFF08E01BDF000008003FFFFD4180001BA00690070017E7BCDF9",
      INITP_06 => X"500008003C032F6842000C0410000180800001DCB80080314101C20180000008",
      INITP_07 => X"1000E0887D70B1CFFFFFFFFE10CFB82C0800B861B3C7C6FF38FF00681C003C00",
      INITP_08 => X"00000F8EFFF6BFEFB70F03B07F00881FEBFFEFFF840E28196388D01DFF7DA7FE",
      INITP_09 => X"2CFF07BF007DC005E07908B6FFFFF75E00E700990340100E7FF6BDFF980E0270",
      INITP_0A => X"C02501C00301609EFBBFFFEBE11001000407D31CEEFF07DE80C00081C10DE9DC",
      INITP_0B => X"00018206FB7F0FD2580100E30001411FFFFFFFFF985C0001C1C0803F12DA33CE",
      INITP_0C => X"FFFFDC918F800E00783E0044FFFFFFF9C072EF009006F200E9F0FDFFC50CA484",
      INITP_0D => X"5446060082016409F4931ED1BC188120E8009600FEFF7FF420800F0019184780",
      INITP_0E => X"0000EAF98C7F3FF26837180080098002FEBEFED3220300003E26817FFEF37BF0",
      INITP_0F => X"898D3F9E13E37C000000FF3FE89EFEF03F8000000000BA40ACF76F701F000400",
      INIT_00 => X"5C3C1B3B5B9CBB9B9B5A1A3A3A3A9A7AFBDABB7B3B3C3C1B5B5A7A79595A3A1A",
      INIT_01 => X"7B1A1B3CFFDE7C1A3A3A1BFD1EFEDD9C3D5C7A7979797A5A3AFADA3B197A3A9D",
      INIT_02 => X"3B3B3B3B3B3C3C3C5C5C3C3C1C1CFCFC3B7B9B7B5CDB1C1CFB1B1B3B7A7A3AFA",
      INIT_03 => X"3B5B5C5C3B3A3A5A9B7B7B3AF93A5A3A19D8D83B7C3B3B9C3A3A39393A3A1A1A",
      INIT_04 => X"5C1A7C9BF93ABCDD5A7A7B5C3C3B3B3B3D3C5B5A7A7A5A3BFB1B7B7A9ABB5B1C",
      INIT_05 => X"3A3A3A3B3B3B3B5B5B5B5B5B3B1B1B1B1A5ABBBB7BFBDAFA3B5B5B3B3B5B5A7A",
      INIT_06 => X"7B3A1A1A1B1B3B7B3A3A7B3A5A3BD9FA37D9D9F93A1A3A1A3A1A3A3A3A3B3B1B",
      INIT_07 => X"1B5AD8FFFF9EFFF87A9BBB9B999999BA3D3C3B5A7A7B5B3C5D5C9BBAB97AFAFB",
      INIT_08 => X"5A5A5A5A5A5A5A5A5A7A5A5A5A3A3A1A5A5A7A9A7A9B5B7B5B7B5B3B1B3B7BBB",
      INIT_09 => X"3A1A1A5B5B1AFAFA1A5B5BF97C1ADADF7FFF1D59799ABC3A1A1A3A5B7B7B7C7C",
      INIT_0A => X"7A393977771854383A3B3A597878795ADBFAF919395A5A3B991BDD9ABABABB9B",
      INIT_0B => X"5A5A5A5A3A5A5A5A5A5A5A5A5A5A3A3A595AD83A5A9A9A5A5B3B3B1B1B3B7BBB",
      INIT_0C => X"1A1A3A5A5A9B5FFFFFDA1B7CFA3B3CFB9F7F39189A5A5AFA1B1B5B7B9B9C9C7C",
      INIT_0D => X"99595B9ABA39589A1ADBFA39593A3B3CFAFA1939595A5B3B7CDA57FFBFFF1899",
      INIT_0E => X"5B5B5B3B3B3B3B3B5B5B5B5A5B5B5B5BDB3A581BDC59FBBB1BFB1A1A3A3B5B5B",
      INIT_0F => X"D91A7A9B7A5A7B9D1BDA3B3B3B5B1A1BD9F9D87ABC3A1BFBFB1B3B5B7B5B5C3C",
      INIT_10 => X"399BBD3C9D5B7ADC5C3C5C5B3A1B3D7E3B3B5B9ABA7A3B1C3C7B9B1A99BAFA7A",
      INIT_11 => X"5C3C3C3C3C1C3B3B3B3B5B5B5B5B5B5B97FF9FFF98DC7A3A3B1B1B3A3A3A3B3B",
      INIT_12 => X"5A3A3A5A7A5B5A1A1A5B5B3A7B9B5B5BDA3B7C5B3BFB1C1CFB1B3B3B3B1BFBDB",
      INIT_13 => X"3CFA9C9B3A7BBC9C7C5C1C1B1B3B7C9D3B5B9BBBDA9A3B1C3CBB1C39DA9BFC5D",
      INIT_14 => X"5C3C3C3C1C1C1C1B3B3B3B5B5B5B5B5BF9F9F919F9981A7B5B5B5B5B5A5A3A1A",
      INIT_15 => X"7A7B7B5B3A3B3B3A3A7B7A9A9B5A5A5A3C1B5C3C3C5C3C1B3B3B5B3A3A1AFAFA",
      INIT_16 => X"BBFBF8171758B8FA1BBA7ADB9DFDDC9B1A7BDBDAD9999BBC1DBA58595A7C1C1C",
      INIT_17 => X"5B3B3B3B1B1B1A1A3A3A3A5A5A5A5A7A3918BA7A5A7CFA3A7B7B7B7B7A5A1ADA",
      INIT_18 => X"7B7B3B3B1B1B1A3A7A9ADCDB7A7A9A7A7B9C9C1A3B5B1A7B7A3A7A7A19599A59",
      INIT_19 => X"FFFFFFFFB4FFFFFFFFBFD7FF5FF8DEFF96FFFFFFFFFF19FFFFFFFFFFD6DA7A3A",
      INIT_1A => X"9B19197B7BBBDCBBDB7ADABAFBFB1B1B1DFC1CDC3AFA3B3B5B5BBCBBDB5A1AFF",
      INIT_1B => X"9C3B1B1B3B1B3A5B197B9BBC7ADBDAB95C1CBB9BBC3ADC397A9B7B7BBBDBFA1A",
      INIT_1C => X"745553FF17B67693AFFFD4FFD9F794FC13FFB6F350FE53FF13D311FF37787AD8",
      INIT_1D => X"395959F87AFFFF1C7DBABABA5CBDBD9D9FDC7B7B3B1BFBDA1BB9FEBC5B9CFAFA",
      INIT_1E => X"FB1B1CFBDAFA3A7B3A97B8FFFFDFDA5C397BB99A19F9F89B1D9F7F7F9F5DBAB9",
      INIT_1F => X"74B273FF96B7997453DC12FFD75836FD95FFD55692FFB3BFD57310BEB79C5C5C",
      INIT_20 => X"7A39193939F819BBDB79DABADA9999795B3B5B5C1BDBDB1BFA3A3A3BFF985A18",
      INIT_21 => X"3C3CFBFB5CBD9C1A197B1AF919DBBA9A793998FFFFFFFF5E395A19F9F9191839",
      INIT_22 => X"FFFFFFFE54FFFFFFFFFD94FF78F9D5FF96FFFF5FFFFFB4FFFF9FFFFF5B5DBCDC",
      INIT_23 => X"1ADDDF7F3A1A7BF9199BDFFFDFFC7B3A5C5C1BDAFAFBDBFBFABC7A7BFB1A381A",
      INIT_24 => X"DA1B3BFADADAFA1A5A19F93A3E5E5E5EBB779959BF7E7A1838395A3AF9D91AF9",
      INIT_25 => X"FEDA95FCB4FF9A5D9BF835FF589897BFF5FF39B756FFB73A39D7D3FF57BEFCDC",
      INIT_26 => X"FB3CDBDAFAFAFA7C5BF95B3A5B3B3B5B7B3BDADA3B3B1A1A7B199BF81D5A791A",
      INIT_27 => X"9C3A1A1B1BFAFA3A3A5A9B195AF95B9CFB5939F8D8977A39BB7A7A3AF95BFE1E",
      INIT_28 => X"9F7813FE53DFDA7C3A56D9DFB718577F77FF7A3896FF183C5CD614FFD95BBDB8",
      INIT_29 => X"3CDAFB3BFB1B3BF97B1A5B3A5B3B1B1B5AF9D9FA3B3A5A9B9B7B7A5959595AF8",
      INIT_2A => X"1A3A5A5A5A5A7BBCDC9B9B5A5A191AB9FC3CDBDAB91AD97B7B7C7C5C1B1A3A1A",
      INIT_2B => X"FFFFFFFF55FFFFBFFFFF15FFFFFFFFFF34FF3AB819FF5AFEDC39BAFFD91A9B39",
      INIT_2C => X"1B5B3B1A5B3A199B5A199B5B3A1A3B7C3CBA5919197BDCBB7A7B5A9A397B78FF",
      INIT_2D => X"FA3A7A9A1CDF9EDC3A3A5A5A3A5A5BFABE3F9CBCFCBA1BDABAFCFCFB5C5B3A5A",
      INIT_2E => X"5012F436B91636B2712FF51757D752D0D636DBDA77B8DBFEFDD9B5F6391B9C58",
      INIT_2F => X"1A7B7B9BFD7E3D7A7A79FCDC9B3A3A3A383CFF7DBBFD5F1D9B3A19F93A9939B8",
      INIT_30 => X"F9197B7BDDDD9B7A59585858585A3A3A1A5B7B7B7B7958585817387AD7397917",
      INIT_31 => X"3BD919BADABB5CDA3B1A5A1939BC3BDC7AFB1A3A5A7BF95B5A191A7ABA7A5AFA",
      INIT_32 => X"D97CBFDFD85A9A9A9A9ABCBC5A1A3A3AF8185A7B5D3F3F1B7918B99919381BBE",
      INIT_33 => X"DA1B1A1A5B3A5A3A5A5A5A5A5B5B3A3A5B7B9CBCDC9BDB3CDEBFDC9FFFDF1858",
      INIT_34 => X"7CDD9BF87B1A5BBD5C9C7A9ABB5A5C9E1B7C3BDDBB9B7CFBFB1B7C9C7C9CBD5B",
      INIT_35 => X"59F93A5B5B1AF95A5A5A5A5B1A1A3B3A5A5B5B3ADADB3C9B99593C3C7A3B9B1D",
      INIT_36 => X"3B5CB999B9D91A3A7B5C3C3D3D1CFBFB7B1AF99B7FBF9F7E5AFFFF7BD85A7ADB",
      INIT_37 => X"7BF9DCF93A3B7B5B7C7B7AB99A3A5CBEDCDC9B9B1DFCFD1B5D1C3B5C7C5C7CBC",
      INIT_38 => X"DBBB7BD999DA7C3A5B7B9C7C1B1B3B5CFD9CDAB977F959B9785A1C9DFBD8587C",
      INIT_39 => X"395AFADAFB1C1B1BFAFAFBFCDC9C7C9D3A7B5B1A1A5A7A3A1977B85BD93ABBBB",
      INIT_3A => X"D93AD7F73919FAFAB9D8387818F9FB79D8D7381839D7D618B8B9B8B7F9B9FAD8",
      INIT_3B => X"DBDB5ABCF91A5A1A7B5B5B7C7C9C9C5CF83AF9DA981A5A9A19FADB5C785659FA",
      INIT_3C => X"79393AFA1C5D1C3CD9F91A3BFBBCBDDEFA1BDA98F99BBB9BBC3AFA1BB9FA5B9C",
      INIT_3D => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFDDFFFFFEFFFFFFFFFEFFFFFFD4",
      INIT_3E => X"DBFFBFBF7E1CDB1CDC7EFFBFBD1A1A5A9518F9F93BBD5BFAB99B3E3B75FEFFFF",
      INIT_3F => X"7A5A7BF93B1B1B3B3A7ABABA9A7A5B5CFAFBFA3B5B5A5A7BF93A1A1BDA1B1B5C",
      INIT_40 => X"5675759555757615B5151453B535B45716D11117F5143212157753321416FFD3",
      INIT_41 => X"799DBE9A9ABA9DBE1CBA5918F8397A7ADFDFFDF9195A5A1B3C1D5EBA34FFF377",
      INIT_42 => X"FA5C7C3ABBD89B5A7ABADAF9193A1AFA9D1BFA7C1EFD5B1A3B7C1BFAFA7C3BFA",
      INIT_43 => X"BFFFFFF4FFD4F776FF36FF7374FF96FFFFFFFF93FFFFFFDF17DFFFFFFF38FF13",
      INIT_44 => X"57F63CBFFF9E9E1C5938587979795918361ADDBC1CB9B9DB7BBEDFFB96FF53FF",
      INIT_45 => X"FB7DFAB95B98BF9F9ABAB9D93ADDFDFD1A3B3B1A3A1AFAFAFA5CFAFA3B5B19BC",
      INIT_46 => X"1736FF36BFFFB7FFFF16FFD6F3FFF7779AB5FF78995715FF58FF56F4FF78FF74",
      INIT_47 => X"78789A797A7B195A7B5A5A5A5A9BBBBB9A5A3B5BDFFEFDFD9D7C9E3BF8FFF77A",
      INIT_48 => X"F97C1BFBFB1B3B5A7ADB9A79FF3CF8183B3B5B9C7C3BFA1A1A9FBF1EDC9B9B7A",
      INIT_49 => X"B657FF56FF36FFB8FF97FF96F4FFB69838B5FF97D97792FFD7FFFFDFFFB7FF33",
      INIT_4A => X"9A79BA183A3AF9FA1BFB1B3B1B3B7B7BD8BA5CDC1B7AB9FABADC3B5B1DFFD99D",
      INIT_4B => X"395A3A1B1B3B1A19BF5E3EFD7CB9B9FA3B1B1B3B3A1A3A5BF95A7B1D7EDCDC5E",
      INIT_4C => X"FFFFFF34FF55B697FF15DF5474FFB6FFFFFFFFB538FFFFFF5895B2DFFFB6FF70",
      INIT_4D => X"7E5E9FFCBC5B7B7C1BBABAFBFB1B1CFBB7795D1DFC5C5A393EFE3F1E38FFD8FF",
      INIT_4E => X"5B5A5A5A5A7B7A3A5B5858FBBAFA3BF9DAFA1A3B7B7B7B7B7A9B593919D89B9F",
      INIT_4F => X"D5B6FED4FFB63616FF57FF5393FF55FF59171597D9B554DF5579FF74FF77FF14",
      INIT_50 => X"FF3E9B1A3A1A5BDA3B7CBD9CFBFB9E3F5CD8BA1DFB3B5BF9DADA1BD975FF58DC",
      INIT_51 => X"DA7C1959599A5A1AFAFB1C3D5D3B3B3B1B5B9CDCFDFDBC7BF95A5A59795A19D8",
      INIT_52 => X"17F4FFF65FD518B8DF17DF74B4FF15FF597897F979F856FF57FF16B4FF37FFD4",
      INIT_53 => X"39195A7B5BF99C5B3B3A7A9B5AF9B9BA9FDFBF9A5CDDFAB8189B3A9896FF37FB",
      INIT_54 => X"993EF95A5A7B1ADA9DBE5C993C1C3C3D5B7B7B7B7B5B3AFA3B3A19397A5A3939",
      INIT_55 => X"BFFFBF7FFF1619F6FFF6BFFFFFFF16FFDFFFFF95FFFF9FFF17FF5BD7FF1AFF77",
      INIT_56 => X"195ADCFC9B5A5F7FFD5A19399A9B5AF91BDAFB1B1B1B1A593AD959FAB8FFD8BC",
      INIT_57 => X"B85E1A5B3B7C3C1B3BDDBFFEBDFB3DDD7B7B7A7A7A5A1BFADAF97B9B7A5A195A",
      INIT_58 => X"5757D6351658B61998B8F53616D4579515B4B696D695169776763736F797FFF5",
      INIT_59 => X"F9D8397A9B393A9898B93A9B9B9A9A5AF91A5C5B5B5C1B19F9F9BF3F57FF78DB",
      INIT_5A => X"D87B1AFAFA5B3A3A39F839F8F9FA7C3B19393A7A5A3A1A1A3B3A7B5A7BDC5BFA",
      INIT_5B => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFFFFDFFFF7",
      INIT_5C => X"3A1A7A395A3A3A3A1A1A1919395A5BFAFDF93ADC9B3B1CFB5A397CDA57FFFFFF",
      INIT_5D => X"7BD95BF9F9597999BADBDBDBBA79991BFDDCFCFCFCDCBCFD3E1D5EFD7B5BFBFB",
      INIT_5E => X"F4F5129515F43616D5155493D39374F75798FAB9F67514759534F55855D69637",
      INIT_5F => X"1A3BBC5A5B5B1A3B5B7B9B9B7B9D5DDBFA3A3917795BDC1D1BDFFFBE7A735393",
      INIT_60 => X"FAB85A39581AD93BFABA9B7CDADABD5B5BFA199837D638793BFADB9B1AFA3B3B",
      INIT_61 => X"5495D5B21798787894D474769A791A1CF8B5B4F57515D435B5D593F7BA9BBCBA",
      INIT_62 => X"F95B3AF93A5A39399B9ADBBB791C7DBA5B1A1B1B9ADB1DBBDCDD9C3B1A3B3A1A",
      INIT_63 => X"FAFF395999DABADB9BFF3EF93B3BFA1BDFFF3CBAFFFF9EFF9A59395A3A3B5B3A",
      INIT_64 => X"FFFEFEFFBFBFFFFFFEFFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFFFD97DFEB7",
      INIT_65 => X"3AD91DFF1D195A9B199B9EFFFFFF9E9ADABABAFBDBBBDBFCBBFF397A19FF7ABB",
      INIT_66 => X"BA1B7C9B7E9EBF3E7FDD3A3B7C3B1A1A5B1A3A19F99FFFFD19393A5A1A3B5B5A",
      INIT_67 => X"FF327395FAB996F5B353343537783553D554D41576D7D4F717B4F3FF193A59B6",
      INIT_68 => X"1A1A1AF9F91A19B87B199B7E7EDC9BDCDC5EFC59DB9E7E3D7E9A38BA79DBDBBB",
      INIT_69 => X"1C1CBA3B1B1B1A1AD91A3B5B7B5A5A9B3C3C1A5BFAB978D91A3A5B5B1A1A5A7A",
      INIT_6A => X"FF34FFD8FAFAFF16FEDFDFFF98FFBDFE7AFFFFFFFF15DF9FDFBF74FE591EBC39",
      INIT_6B => X"D9D9F91AF93A5B3A3A5A3A193A5A3A3A1EDD3AD819F8F73859187979597AFCFC",
      INIT_6C => X"FB1CFCFBBADA3B3AFDFD7BD9D8397A79FB7D9DBD5B9C3BFA1A1AFA1A3B5B5A5A",
      INIT_6D => X"FF3799FFB5FF1A7ABFF5D6FF9BDAFF941D7C9A1CFF56FFF535FE97FF5ADE7EFA",
      INIT_6E => X"F97B3A1A7C1AB97B1A7B5B1A3A5B3AFA3BFAFA3B1AD8189A38FCBC5BB93B1AFA",
      INIT_6F => X"1B993BD95BF93A1919F87B9B19D8D8395B3A197B3AF9F95B1A3B3B1A1B3B5A7A",
      INIT_70 => X"FF58B877FF57FA1AFFDF9DFF7B3AFFD45DFFFF3CFFFBFEFFDEFE11FE3A5E5E1C",
      INIT_71 => X"9C7C3F9F5FDFBF3A7B1AF91A3BD9D95BFB1B1B1A1A5B3AF93AFADABAFBBBDBFC",
      INIT_72 => X"3ADCD8399A19F87B197B7A185A5A97B87ABABA59595A7B3A1A7C7C1B1A1A3A7B",
      INIT_73 => X"FF15D6F7FF55B73AB8F2FCFE57DCFF337CDDFF9FFF9417F8FFDFB1FF3A3DFCB9",
      INIT_74 => X"5FFDDDBC5A3A5A1A1A5B5B1AFA1B1BDAFB1C1B1A5B5B1B3C1BBD7C5C9D3C9A1C",
      INIT_75 => X"39F8FF9AD73919193A5ADFFFBB3DFFFFB9B9DA1BDFFC393A3A7B3A1A5B5B3A5B",
      INIT_76 => X"FF37D816FF5418BB59FD90FFDABCFF0ED6355416DFF6D3FF169F13FF193CFB3A",
      INIT_77 => X"9B7B3A3A3A19195B3A1A3A3B1B1B3B1B997F7F1AFA3BFB1BFBBABFFF1E1ABCF9",
      INIT_78 => X"595A39FFFFD9F9F97B5A3A3939599AFBFAB9785939F9193A3A1A5A5B5B3B3B1A",
      INIT_79 => X"FFD99BD9FFB77AFCFF9412FF3CFBFFB2763295F5FF34FF35D5FF54FF399D5C39",
      INIT_7A => X"3939193939595A5A7A5A1A3A3A1A1A3BF8191EFFFF7DDA5C1BDA5B3A19BADADA",
      INIT_7B => X"183AB9D9B978FADAFA1A3B5B5B5A9ADBDB7A391A3B3B3B3B7B5B5B9B7B3A3B3B",
      INIT_7C => X"BD1A1A17FF5AFD9AFF79D5FF9BB9FFB097FFFFFFFF35FFF556FF54FF5A3BBB37",
      INIT_7D => X"395A9B9B7A39395A395A7B5B3A7B9C5BF6F7F7B8D9FAFAD93B1AD9D8B73CBD9C",
      INIT_7E => X"7B7B7BFA1A5CFB99DADBFB1B3B3BFADA3AFADABADBFC1B1B3B5B7BFCBC3A5B1A",
      INIT_7F => X"FF18F9BA575B5AB513F4F57518BAB35475B5B7D75615145514D351FF5FFF7E16",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pause_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pause_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \pause_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \pause_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0E570E580E790659063A063A0E1B05DA05991E5C05B9165A0DF826991E3836DA",
      INIT_01 => X"0EBB067A067A067A0E7A067A0E9A16DB16BB16BB1F1D37DF37DF0E7B05B8065B",
      INIT_02 => X"05FB05FC0DFC0DDC05DC05FC063C063C063B05F90E7B37FF37FF067A06190E1A",
      INIT_03 => X"05FA05FA069C067B063A063A05DA0E1C0DFB05FB061C063C063C0E1C15DC1D9B",
      INIT_04 => X"BFFFAFFF97FF97FF97FF97FF8FFF8FFF9FFFB7FFCFFFBFFF351725FB1E191616",
      INIT_05 => X"BFBFC7FFB7DDA7FFA7FF9FFFA7FFB7FFA7FF97FF97FF97FFB7FFAF7FAFDFA7FF",
      INIT_06 => X"06380618065906BB069B063A05FB0E3C165C05BA05B916BC05F957FF67FF1597",
      INIT_07 => X"0EBB0EBB1F3D37DF3FFF3FFF37FF37FF1F1C0EBB16BB0EBB06190619067B067B",
      INIT_08 => X"063C063C0E1C0DFC061C063C065C063B05FA165B0E3A06390619065A0E9C05FA",
      INIT_09 => X"061C063C063C063B065B067B069B067B061A063B063C063C061B0DFB0DFB15FB",
      INIT_0A => X"1D991DB825D915381D9A1DDB15DA15BA157926191DF715F715DA0D7B159A1DB8",
      INIT_0B => X"1DF926381DB62DD72DF91D981E191DB71DB8159905791DFA1D972D972DDA2E1C",
      INIT_0C => X"069B067B065B065B067C069C067C065C061B0E9D05FA063A0E7B0E7B0E3A0E5A",
      INIT_0D => X"065A0EDC277E37DF2F9E1EFC0E9A0E9A1EFC37BF275E065A065A067B063A061A",
      INIT_0E => X"063A061A05FA061B065B069C067B065A0E1A0DD91619167B0E7B065A065B063B",
      INIT_0F => X"061C0E1C05BA0E1B165B0E7B06DB06DB0F3C06BB063A061A063A065A067A067A",
      INIT_10 => X"06390DD81DB815990DDA0DBA0D7915BB0DFC05F90658065906DE05FE0DFC15D9",
      INIT_11 => X"0616067A067B0DF91D76261905D80E5A1E1A1DB915BB063B061806161619057A",
      INIT_12 => X"063B065C063C0E3C0E5C0E9C06DC06FC069B173E067B05D9169C063A05F9067B",
      INIT_13 => X"0619063A067B0E9B067A063906590E7A16BB0619063A067B061A061A067B067B",
      INIT_14 => X"16DB16BA16BA16DB06FC071B06FB0EDB1E9A263A2E9B1E5A0619067B063B065C",
      INIT_15 => X"05DB05FB0E3B167B063A0638171B2FFF2FDE171B0E9A0EBA16FB06FB06FA071A",
      INIT_16 => X"6FFF97FFAFFF9FFF87FF87FF8FFF8FFF87FF8FFFA7FF97FF0DDA067E06BD05D8",
      INIT_17 => X"AFFF8FFF87FF87FF9FFF9FFFAFFF8FFF97FF8FFF97FF87FF87FF7FFF8FFF97FF",
      INIT_18 => X"05FB05FB0E1B0E3B0E5B0EBB1F5D2FFF2FFF0EFB0EBB16DC16BC063A063B069C",
      INIT_19 => X"067B065B065A063A065A065A065A06190639065A06390639067B065B061A065B",
      INIT_1A => X"2FBC2FBD2FBD27BD0F7C073A073B175C3F9E473D577E269B0619067B061B065C",
      INIT_1B => X"0E3C061B065B067A067906990E781E991E791E991F1B1F7C0F5B06F906F9075A",
      INIT_1C => X"6ED985F77C517CF36D744CF16DB3553265539513A3B0FFBF4558067C06DB0658",
      INIT_1D => X"FFDD8C31749664F85CF5CF5AD6B7ADD664F455554CF16D335C935CD46D339E53",
      INIT_1E => X"161C161C061B0619063906790E79167916990EB91F5C1F5D171D16DD0E3B05DA",
      INIT_1F => X"063A065B065B063A063A065A067A065A06390639065A067B069B0EBC0EBC065B",
      INIT_20 => X"4DD73DF73EFA37DD27DD1F7C26FC265B4F3F3EDE0DB90E1A0E5A0639063A0619",
      INIT_21 => X"065C06BD069D05FB0DFC1DFC0DBB0DFB0E3A16792E994E985E565DF44E124E32",
      INIT_22 => X"64D2C7FF359477FF97FFC7FDC7FC367806FF1E7D5D77BFFF1617073E075F0E3B",
      INIT_23 => X"C7DF557A2DBE15DE25BAAFFFD7FFE7FED7FFAFFE4573B7FF9EBDB7DF2D970E79",
      INIT_24 => X"5F9F25DA15B80E5A065A063B061B067C069A0EBA3EFB5E7A565A1DF9063A06BD",
      INIT_25 => X"15F916190E190E3A0E9B067A0659067A069B065A063A065B0E3A163A36FE57DF",
      INIT_26 => X"87FF4F3C265916390659063A065B0E3C05DB05FB061B05FA05D905D90E3A163A",
      INIT_27 => X"0DF8169A061906BB063A063B061A065B063A05D92EDC6FFF87FF7FFF77FF67FF",
      INIT_28 => X"97FF25D61618467D6D7984F4BFFF1E3806DE167E55F8BFFE45F71E7C165C0D76",
      INIT_29 => X"D7DF4D380DBC067F067D25B64CB1C7FF55B82D155618A7FF4DB82D7877FF25F8",
      INIT_2A => X"261A1DFA161A05D905F9067C067B069A06590E79059677FF7FFF0D57163B065B",
      INIT_2B => X"05DA05BA05FB061C061B061B063C061B063B061A061A05FA05D905B80DF91E5A",
      INIT_2C => X"0E1805B705D80E3A0E1B05FB061B063C063C063C065C05DA0E5C0E5B0E3A0E5B",
      INIT_2D => X"25F81638065806780699069A063A063A061A067C065C05DA0DBA15DB163B169D",
      INIT_2E => X"0DF8065906BC157A5CD98475C7FF25F8065D063B2D74C7FF5D35457A2D793E18",
      INIT_2F => X"C7BF4535165A073F073F1DD955549FFF25992DFC3CF6AFFF2618067B1D98C7FF",
      INIT_30 => X"05B806190E5B0DFB0E1B065B067A06BA0618163906190E390DF9263B15D905F9",
      INIT_31 => X"065D061C063D061D05BB05DC0DFC057A05BB0DDB0DFB0E1B0E1B0E3B063A061A",
      INIT_32 => X"065B067C067B065B065B067B065B061A0E7B05F9061A061A05F9065B067B061A",
      INIT_33 => X"157857FF05F9067A065A065A05B8169C0E7B061A065B067D061C0E1D163D05BB",
      INIT_34 => X"1E5B0E5A067C067C6FFFC7FFE7FF4536061B16FD779DBFFEA7DF77DF6FFF2537",
      INIT_35 => X"BFFE65D32DD5063C063E2D376D34A7FF1DFC1D7C5D17BFFF0E16069A461AFF5F",
      INIT_36 => X"067A065A063B061B15FB15DA0DF916390E1805F80E9B065B063B169C061806BA",
      INIT_37 => X"063A063A061A05FA05DA0E1B0E1C05BA05BB05FB05FB061B063C065C065C063B",
      INIT_38 => X"05DC063D069C067B067A06991679263915765FDF477E26DB065A067B063A065B",
      INIT_39 => X"1DDC267E05DA0E1B0E1A36DD1DDA15D905D8067A067A0639063A15FB15DB1DDB",
      INIT_3A => X"1536361A05D906DB075B2D94DFFF55380E3C06DC3DD7BFFF46390F3E06DD2DFA",
      INIT_3B => X"B7FE550F4D732E5C2EBF5E1B64D19FFE0E1B15DC5557BFFE0DD5071C2D77FFBF",
      INIT_3C => X"063A063A067C065C0DFB2E1B3DFB25980E19069B067B05FB063B067B071B075A",
      INIT_3D => X"06370658061806380E5905D805B70E5A061A05FA05FA061B061B063B061C063C",
      INIT_3E => X"15DD0E1D065C067B067906381E38467A87FF87FF257615B7165A0E3A05780E1B",
      INIT_3F => X"15BC055915FB0E1B15FA15B877FF5FFF2EDB26DA26FB271C2F3E47DF377F05D9",
      INIT_40 => X"87FF2D572E7C065A06FB2DF7A7DF3579069E069D2556AFFF1DF7073C06BA0DF7",
      INIT_41 => X"B7FFBFFE97FF67FF3F9F6F3E9F9B87FE069A06BD2D96A7FF2DF805FA67FF4574",
      INIT_42 => X"063B061B063B063A063A46FE77FF67DF1F3D06DB0EFD26FF2F5F06BB0699073B",
      INIT_43 => X"06383FFF37DF0659063916BB0E7A06190E7B0E5B0E5B0E7B0E5B0E1A0E1A0E3A",
      INIT_44 => X"15DC0DDB05DB063B169C0E3B0D991D9925792DB91D981DD90D77473E579F261B",
      INIT_45 => X"05FB0E5B0E7B0E3A0E5A0E1805B71E9926DA1E791E592EBB2EFD16BB069A06BB",
      INIT_46 => X"25767FFF25997FFF7FDF9FFF97FF0DF9061B0E1B4DD9A7FF1DF7067906FA0656",
      INIT_47 => X"D7DF65562DF805F9067C2619355377FF0EFB0659161897FF45996FFF063906B8",
      INIT_48 => X"0E5D0E5C067B0EBB067906190E7A065A0F1D0EFC0E5B2EBD36DD15F90619065A",
      INIT_49 => X"063B0E7C0E7C065B0E5C05FA05D9167C1EDD1EBC1EBC169B0E7A063906180618",
      INIT_4A => X"05FA0E5B0E3C0DFB05DB05BB05BB061D05FC061C05FB0DFA161A2E7B26191DD9",
      INIT_4B => X"06BC069B067B065A0659067A067906590E7A06180E19163A0E190619067A06BA",
      INIT_4C => X"3DD635754D98549674B66D353D52263626393D375CF5B7FF25D70659069A0637",
      INIT_4D => X"DFDF55152D98161A1DF92D774DB7355525972E5A25B845784CD74D781DD80658",
      INIT_4E => X"16BD0EDC065906580679067906DB06BB05FA1DDA1DD825F825B82DD915BA0E3B",
      INIT_4F => X"065C063C063B063C0E9D169D169D169D0E7C0E9C0EBC06BB06DB06FB06FB06FA",
      INIT_50 => X"065A067A065B063B061B063B063C063C067D065C065B063B065A06190E190E19",
      INIT_51 => X"06DB06FC067B061A063B0E7C065B067B069B065A063A067A0639065A0639069A",
      INIT_52 => X"A7FFAFFFB7FFCFFFC7DEC7FDA7FA9FFD9FFFC7FFD77FC7FF1DB7069B06BD05DA",
      INIT_53 => X"C7FEAFFF97FF9FFFA7FFAFFFB7FFAFDFB7FFAFDFA7FFAFFFB7DFBFFFA7FF8FFF",
      INIT_54 => X"063A069A067906790E7A065906BB061A1DD92D982DB72576361925FA0E1B065C",
      INIT_55 => X"063A063A065B065B065B063A065A065A067B065A06BB06BB069A06DB06DB069A",
      INIT_56 => X"065B067B067A0679175D063926FC0DF80DD816391EDB0EDB0EDC065A065A065A",
      INIT_57 => X"167A0E1A2EBC1E1B15FB05990E5C063C065C065C067C067B063A063A06190E3A",
      INIT_58 => X"3D944D544D7645B635D5361435B33DB43D3555386D3845581E7B06BC067C1DFB",
      INIT_59 => X"45D53DB63D9745574D774D973D973D964DD74D564D5745584555559455555537",
      INIT_5A => X"269B271C067A0659065A0E3A1DDA25D91DB87FFF77FF6FFF77FF05B8065B06BD",
      INIT_5B => X"0E390639065A065906590679069A06BA06790EDB16DB05D70E39161915D836DC",
      INIT_5C => X"1E1C05B9065A069A063757FF4F3B8FFF8FFF8FFF5FBE4FFF067A0EBC05FA067D",
      INIT_5D => X"455645972D363E191DB8269C0E1B061B0E5D061C063C063C067C0EBD063B05DA",
      INIT_5E => X"0E371DF8261A0E1A065B069A065A161A1E1C25DB1DDB161A063A0639167A2619",
      INIT_5F => X"16181DF81E191639169916590DF70E36065606361E3925D825F71E16261735F9",
      INIT_60 => X"67BF579F163A067B067C15FB2D7A35B91E1805F61E581DF81E39065A069B06BC",
      INIT_61 => X"0E1A0E3A065A065A06590679069A0EBA1F1B1E9A77FF7FFF87DF97FFA7FFA7DF",
      INIT_62 => X"0DBB163C0E5B0E39167A15B63618359645D83E1825D81E5A05F9063C05FB061C",
      INIT_63 => X"B7FFAFFFA7FF5F1C5FFF05D805F90E3B0DFB15FC0E3C065C05FA0E3B0DDA261B",
      INIT_64 => X"071B06DC067D05FC05FC067D067C065C0E7D063B069C06DC06BB0E3957FF4FBE",
      INIT_65 => X"067D065B067A073B073B06991678165607380718071A069906B906D906BB065B",
      INIT_66 => X"25B72E3A165B065C063C0D7987FF6F9F77FF3F7C375C3F9E05D8065A06BC063A",
      INIT_67 => X"063C063C063B063B063A063A065A0E7A165A265A3E5A2D3645974D5644D45D57",
      INIT_68 => X"16FE16DD061A0E1B05991E3B15B91DFA1E3B163A05F905FA061A0E5C0E5C0E5D",
      INIT_69 => X"2DB7679E67DF1E181659067A0E9B0E5B0E1A0DD90DF92F3D1EBB2E7A2DB7565B",
      INIT_6A => X"06FC067B061B1E7D1E3C1E7B0DF81E380D951F1B06DA06DB063A165B05F90E9B",
      INIT_6B => X"06BF069C069A17DD0FDD377D97FF9FFF6FFF2FFD0F7C069806D9071A06DB063C",
      INIT_6C => X"15F80618065A069D061B1E5C155787FF77FF6FFF0DF8065A069B063B063A0E9B",
      INIT_6D => X"063B063B063B063B063B063B063B061A165C163B161A1E1A1DF925D92DFA1DB9",
      INIT_6E => X"06FC06FD065B0E5C0E1B0E1C0E5D063C063B069D067C06DD065B067C05DA05D9",
      INIT_6F => X"069B065A063A0E3A063A063A065A063A063A169B061806381E996FFF87FF879F",
      INIT_70 => X"06591EDC1E3B0D9815F767FF7FFF7FDC87FE05720E570E7B0E9C065B067C067C",
      INIT_71 => X"067D065A0DF716B90E3835B8867C861A4D7625D7167A0E9906D906DA065A1DDB",
      INIT_72 => X"067A069A06DB061A061A163A1E5A1D983DDA25781E3A065A065A0E5B063A067B",
      INIT_73 => X"065A063A063A065A065B065B063B061B063B065C061B067C065C065C06BD069C",
      INIT_74 => X"065A069B069B065B065B05FA065C061B063C063B069C063A067B063A169B167B",
      INIT_75 => X"06DC065A063B163C0E1B065B069C067B063A05F9061A0E9B0E590E390DF82639",
      INIT_76 => X"067A15F91DD91E5B0E7A1E7B25D82E380E150637269C15DB061B06BC061A165C",
      INIT_77 => X"061B0E5A0E780E780E191DBA35DA35D925D91DFA1E3C0E3B05F806180E1A1E5C",
      INIT_78 => X"05FB065B06BB069A06790618163A0DD90D98163B0E3A05F9169C0E3B05D9067C",
      INIT_79 => X"06390639063A065A065A065B065B063B063B067C067C067C06BD067B067B067B",
      INIT_7A => X"163A05F9069B065A069B06BB0E1A15FA15DA1E3B061A067A06590E9A06190DF8",
      INIT_7B => X"065A0E3A15FA15B9163B065B067B067B065C0E1C165D05FB065B067B06BC06BC",
      INIT_7C => X"069A0E1A161C061C065D065E063D069C06DB06FD05FC15BD165D06390E3925D8",
      INIT_7D => X"1DBB0E5A06F9069806BB06DE065C071D06DC069D065E165E15FB1E5B063A065C",
      INIT_7E => X"15BD15FC061A069906D906580DF9167C06BC067B065B1E5B05980E3B0E7C063C",
      INIT_7F => X"0E1A0E3A063A063A063A063A063A065A0E7B05F90E5A05F90E5A0E1916390E19",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pause_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pause_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \pause_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \pause_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"03030303030303030303030B0703030303030303030303030303030303030707",
      INIT_01 => X"03030B03030303030B070702070A0E16030303030303030303060A0F07030303",
      INIT_02 => X"0303030303030303030303030307060A03030303070A0F0B060707030303030A",
      INIT_03 => X"030303070303030303030303020707030F060207070303070303030303070707",
      INIT_04 => X"03071313060B130F030303030303030703030303030303030203030303030307",
      INIT_05 => X"0303030303030303030303030303070703030303030606020303030303030303",
      INIT_06 => X"030303070707070703030303070B060A2226160A030303030307070303030303",
      INIT_07 => X"0307063F433F4306030303030303030303070707030303030B0303030303020A",
      INIT_08 => X"0303030303030303030303030303030703030303030303030303030307070303",
      INIT_09 => X"0703030707070606070703020707062B53532F0F030307030707030303030303",
      INIT_0A => X"03030F161E23060707070303030303030A0A0A0B07030303020B170F0F0F0F0F",
      INIT_0B => X"03030303030303030303030303030303030F0A0F030303030303030307030303",
      INIT_0C => X"0B07030303071B2B2B0607070207070643371303030303020707030303030303",
      INIT_0D => X"0303070A120B0303070A0603030303030A0A0B07070303030B06063F37370703",
      INIT_0E => X"03030303030303030303030303030303131B1A2317030303070A070303030303",
      INIT_0F => X"060703030303070F0B060B0703030303120E02030303070A0A07030303030307",
      INIT_10 => X"0303030303030303030707030303030307070303030303070303030F16160603",
      INIT_11 => X"030303030303030303030303030303030A433B430A0F03030707070303030307",
      INIT_12 => X"07030303030307070707030303030303060B07030302070B0607030303070A0E",
      INIT_13 => X"0B0203030303030303030307070703030303030303030307030303030A0A0603",
      INIT_14 => X"03030303030707030303030303030303120E0A0B0A020707030303030303070B",
      INIT_15 => X"0303030303070703030303030303030303030303030303030303030303070A0E",
      INIT_16 => X"12120A0B070F0A0E13121216171B1B17170F0B0B1317170F0F0B0F0F07070303",
      INIT_17 => X"0303030307070707070303030303030307030303070F06030303030303030B0E",
      INIT_18 => X"0303030307070303030303030303030303030303030303030303030303030303",
      INIT_19 => X"43535F53163F475F67632A4B2B1243632A473F475B5B33333B57675306030307",
      INIT_1A => X"0703030B0B0F131313070B070B0B0B0B070303030302070303030B0303030F43",
      INIT_1B => X"030303030703030303070B0F070B03030303030B130B13030707070707030303",
      INIT_1C => X"1E42466B1F122A42457F3A530E0E2A6F2A572E363E7732532E4A4A6B17030302",
      INIT_1D => X"030307020B2B33171B0F0B0B131717130B030303030706020702130F0B130E16",
      INIT_1E => X"02030702020203030302062B2F1F070703070B1B1B1A16171B231F1F1F0F0303",
      INIT_1F => X"1E3A4E6B1A122A364A6B2E47020323672653263E427736633A463A570A03030B",
      INIT_20 => X"0703030707060B13130B0B070B0707030303030303060A0B0203070F3B0E0B03",
      INIT_21 => X"070706060B0F0703030B0B0A0B13070303070F3F474B472B0B0B07060A070303",
      INIT_22 => X"3F5B73671E434747474B264303030E6326474B47676B2A535357634F13030206",
      INIT_23 => X"030F1F1B07070B02070B1B1F1B0F07030707030202060A0A0203030F16130303",
      INIT_24 => X"020307060606020303030207171B1B1B03030F1B3B371B0703030303060A0F0E",
      INIT_25 => X"021A3263364B0E070716264B0703166B2A470F0E26571A07031A26530607020A",
      INIT_26 => X"020302020202020B0702030303030303030706060303030303030302170B0303",
      INIT_27 => X"03030307070602030303030307020F170303070A0E060F0303030303020B1B1F",
      INIT_28 => X"070A2263324F160B030E36531613226B363F070B1E4F0703030A2E5F16030302",
      INIT_29 => X"030202030203070207030303030303030302060A070303030303030303030702",
      INIT_2A => X"030303030303030B0B0303030303070202070206060702030303030303030707",
      INIT_2B => X"37475B5B224F4F43434B1A5B5753535F22430B0623430B03030F374F0E030303",
      INIT_2C => X"030303030703030703030303030303070B0303030307070303070303030B0E4B",
      INIT_2D => X"06070303030B0F0B03030303030307020A0F0206060207020202020203030303",
      INIT_2E => X"262E2A1A1616323A2E0E161E2E321E0E160A0E120E0E0A06060A0E0E0B030303",
      INIT_2F => X"030303070F170F030303070707030303030B13130F171B0F030303020B0A1A26",
      INIT_30 => X"0A07030303030303030303030303030303030707070303030307131B0E130F03",
      INIT_31 => X"0B06030303030B06070307070307030A1A160703070B02070F0B07030303070A",
      INIT_32 => X"121B2F2F0607030303030B0F0B0703030A0703030307030303070E0A07030B12",
      INIT_33 => X"020303030303030303030303030303030303070B0B070B131F271F2B3B270303",
      INIT_34 => X"0307030207030307030703030303030303030303030303020603030303030303",
      INIT_35 => X"03020B13130B020303030303030303030303030B0A06030303030B0303030307",
      INIT_36 => X"030702060A060703030303070B0706060303020B1B1F1B1B0F33331B0A070303",
      INIT_37 => X"070207060F0B0303070703030303030303030303030307070F07030303030303",
      INIT_38 => X"0303030202060B0303030303030303030303020A0A0A03030303030303030303",
      INIT_39 => X"0303020A0A0B07030202060E0E0A060603070703070707070702061306070303",
      INIT_3A => X"1A170A0A130F0E120E0A0B0F0F12160E0E0A0F0B0F06060F0E12120E120E120E",
      INIT_3B => X"0303030B0203030303030307070703030203060E0A070303030A06070707130E",
      INIT_3C => X"030303020307030702020B0F0A060606060B0602020707030B07060B02020303",
      INIT_3D => X"5753473F3F434B53534B4B4B4B53575B5F574F475753534F4753534F4F4F5B2A",
      INIT_3E => X"0F231F1F170B03070713231F0F0303031A170E0A0B0B030202060F13124B574F",
      INIT_3F => X"030303020303030703030303030303030A0A0A07070303030203030702030303",
      INIT_40 => X"322A262E2E2A26262E322A262E2E2A2E322626372E32322E2E322A26262E6732",
      INIT_41 => X"13232713130F17170B070303020307034F3B1B0607030303030303061E672E2A",
      INIT_42 => X"020307030F020F0B03030303030303070F07020B130F0303070B070202070302",
      INIT_43 => X"57535332732E261E5F3A5B222A5F263B4F5B631E575B676B3253535B5B2A5722",
      INIT_44 => X"07021F2B332B271B07030303030303031213130F170B0303030303062667263B",
      INIT_45 => X"020B02020B0227230F0B07070B1B1F1F0303030303030206060F060203030303",
      INIT_46 => X"3A265332675F1E43532A532A265B1A03222A672A16223A6B26472A36571A4322",
      INIT_47 => X"03030B0F13171313130B07030303030307030307271F17131303071736632203",
      INIT_48 => X"020B03020207071317272727432B0E0F0303030707030207071F1F130B070303",
      INIT_49 => X"322E4F2A5B264B1E4B26532E2653120722366B221222325F1643637B5F164732",
      INIT_4A => X"03030303030706060B0A0B0703030303030303020703030B1B231F2F57631603",
      INIT_4B => X"03030303030303072B333B3B331A0E0A030303030303030702070713170F0F17",
      INIT_4C => X"4347532A5B221A1A4F26572A2A53223F4357570E0747675B170E2E7B631A4F36",
      INIT_4D => X"0F0F0F03030303070302020202030302030303070203030B3333373F435B1203",
      INIT_4E => X"03030303030303030B020A160E0A070202020303030303030303030303020F23",
      INIT_4F => X"030B47366F22070B4F3E63221E53264F030F0F03030A2A57121B4B325B22533A",
      INIT_50 => X"1F0F030303030702030303030202131F1702020B0603070A120E0B1222531303",
      INIT_51 => X"020B030303030303020203030303030303030303070707030203030303070706",
      INIT_52 => X"0302573E5F120303473A5F22224F26530307030303122663223B0B0A4322572A",
      INIT_53 => X"0303070F0F0A130F070303030302060A232313020F1302020303030216430B03",
      INIT_54 => X"0A1F02030303030213130B020303030303030303030303060B03030303030307",
      INIT_55 => X"4F5B5B534F07030243265B5B575726574F3F2F024753535B223F1707332B572A",
      INIT_56 => X"0B0B1313131327271F0F03030303070207020203030703030B03030E224F0A03",
      INIT_57 => X"12230703030303070F1B2B1B13060702030303030303070A0602030303030303",
      INIT_58 => X"4A42361A0F0B061312222A3A32222A1E422A1E263236322A261A130B1622531A",
      INIT_59 => X"0A0607070B070F0A0A0A0B0B07030303020303030303030307071F2B2257160A",
      INIT_5A => X"060F070202030303030207060602070303030303030303070703030303070702",
      INIT_5B => X"6763634F43474B4B4F4F5B5B57534F576F63535B636B5F53534B4B4757534F16",
      INIT_5C => X"070303030303070B0B070303030707060F020307030303060703030A16575353",
      INIT_5D => X"03020B0606070303030303030303030717130B0B0707070F0F0707030303020A",
      INIT_5E => X"0E1A1A36322A26262A322A1E1A1E1E2A33373B3F322A2226261E22362E2A1603",
      INIT_5F => X"030303030303030303030303030F1716020B0B030303020B030303030F1A3236",
      INIT_60 => X"06020B03030303030303070B02020B03130F131723262B231F0B030303020303",
      INIT_61 => X"2A2222224646362A222A26222F333B473A2A1A1A263232261A16161A0A02020E",
      INIT_62 => X"060B07020707030307070B0B030F1707030303030303030303070B070B0B0B07",
      INIT_63 => X"0623030303030307071F1302030302031B2317173F473F3F1303030303070303",
      INIT_64 => X"57574F534B575F534B4F535757535B634F575F574F535F5B5357574B0E07130E",
      INIT_65 => X"07021727130303070307171F1F1F17070B0707070703070B071F0303031F070F",
      INIT_66 => X"020303030F131B1B1F130303030303030303030B123743270B03030303030303",
      INIT_67 => X"5B261E0E0E0E1A2626262A261E1E26320E26362E1E262636362A2E530F03030E",
      INIT_68 => X"070707020203030207030713170B070B23271B0B0F1B1B1B1B07030303030707",
      INIT_69 => X"0307020B0B0707030203030303030303030303070A0E0A0E0703030703030303",
      INIT_6A => X"5F1A3F12160A2B0F536F6F570A373F5B133F4B3F3B1A676F6B5B2E430703030B",
      INIT_6B => X"020202030203070303030303030303032723170E0F0A02070703030303030707",
      INIT_6C => X"02070A0E0A0A070307070302020303030203030707130F0A0703020307070303",
      INIT_6D => X"631A0E431E47030B535A56530B07432E0B0B07133B2A73464263434703030302",
      INIT_6E => X"0207030307030207030703030307030207060A0F0B020303030B0F0B02070302",
      INIT_6F => X"030207020B0203030302030B07060A1303030303030202070303030307030303",
      INIT_70 => X"6B22122263260A034F7B7B5F1307473A0B1B1F2353475B676F773A4707030307",
      INIT_71 => X"0B0B171B171F1B03070302030302020702030303030303020302020206020206",
      INIT_72 => X"030B02030303020B030703030B17162203030303030307030307070303030303",
      INIT_73 => X"63160E1E5B2A0E030A266F5F0E124B430B1F435363222B376F7F3E4B0B030206",
      INIT_74 => X"170F0F0B0303030303030303020303020603030303030307030B03030703020B",
      INIT_75 => X"03021B0B020707070703171B0F23373F0303070B170B03030303030303070303",
      INIT_76 => X"5B0F03034B220F030B4F32530A0A4B2A030F263E5F1E0A47366F32430303020F",
      INIT_77 => X"070703030303030303030303030303030A231F07020706070202171F0F030B02",
      INIT_78 => X"03070B33370E0A06070303030303070F0B070303030203030303030303030303",
      INIT_79 => X"5F0F03074F2A0F073B362E430302432E0B0E2E2E571A471E265F223B03030307",
      INIT_7A => X"030303030303030307030303030303030E1323372F13060703020B07030B0B07",
      INIT_7B => X"03070612120E0E06020303030303030307070307070703030303030303030707",
      INIT_7C => X"6F330F175F432F1F575B3A4F0A12532626575353532A5F2A2E5F325313030303",
      INIT_7D => X"03030707030303030303070303070B03060A0E0E0A0A060207030206061B1F1B",
      INIT_7E => X"070707060B0F0A02020202030303020203020202020203030303030703030707",
      INIT_7F => X"7F4B433F36473F32323A321E26362A32322A2E2A262E2E2E2A363A6F3F2B1703",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pause_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end pause_blk_mem_gen_prim_width;

architecture STRUCTURE of pause_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.pause_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pause_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pause_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \pause_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \pause_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\pause_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pause_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pause_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \pause_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \pause_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\pause_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pause_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end pause_blk_mem_gen_generic_cstr;

architecture STRUCTURE of pause_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.pause_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_6\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.pause_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\pause_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\pause_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      \douta[15]\(6) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_6\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pause_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end pause_blk_mem_gen_top;

architecture STRUCTURE of pause_blk_mem_gen_top is
begin
\valid.cstr\: entity work.pause_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pause_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end pause_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of pause_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.pause_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pause_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of pause_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of pause_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of pause_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of pause_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of pause_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of pause_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of pause_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of pause_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of pause_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of pause_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of pause_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of pause_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of pause_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of pause_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of pause_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of pause_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of pause_blk_mem_gen_v8_4_1 : entity is "pause.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of pause_blk_mem_gen_v8_4_1 : entity is "pause.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of pause_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of pause_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of pause_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of pause_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of pause_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of pause_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of pause_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of pause_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of pause_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of pause_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of pause_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of pause_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of pause_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of pause_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of pause_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of pause_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of pause_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of pause_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of pause_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of pause_blk_mem_gen_v8_4_1 : entity is "yes";
end pause_blk_mem_gen_v8_4_1;

architecture STRUCTURE of pause_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.pause_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pause is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of pause : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pause : entity is "pause,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of pause : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of pause : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end pause;

architecture STRUCTURE of pause is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "pause.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "pause.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.pause_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
