# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../execute.srcs/sim_1/new/executeTB.vhd" \
"../../../../../execute.srcs/sim_1/new/multiplierTB.vhd" \
"../../../../../execute.srcs/sim_1/new/aluTB.vhd" \

# Do not sort compile order
nosort
