// Seed: 3371476152
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input  wand  id_0,
    input  wor   id_1,
    output uwire id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  tri1  id_6,
    output wand  id_7,
    output tri   id_8,
    output wand  id_9,
    input  wor   id_10
    , id_13,
    input  wire  id_11
);
  module_0(
      id_13, id_13, id_13
  );
  always #1;
endmodule
