
---------- Begin Simulation Statistics ----------
final_tick                               198912504000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 377639                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722336                       # Number of bytes of host memory used
host_op_rate                                   377652                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   264.80                       # Real time elapsed on the host
host_tick_rate                              751171497                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.198913                       # Number of seconds simulated
sim_ticks                                198912504000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.507240                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596728                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599683                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599899                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             365                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              207                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601977                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     562                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.989125                       # CPI: cycles per instruction
system.cpu.discardedOps                          2554                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411843                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901133                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094350                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        84320072                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.502734                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        198912504                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       114592432                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       711428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1455754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       744286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1488827                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            130                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       711168                       # Transaction distribution
system.membus.trans_dist::CleanEvict              260                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743925                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           401                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2200080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2200080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186303232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186303232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744326                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744326    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744326                       # Request fanout histogram
system.membus.respLayer1.occupancy         6913505000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7145098000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1454988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          386                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           743928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          743927                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2231954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2233368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       115200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190444416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190559616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          711558                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91029504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1456100                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000121                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011056                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1455925     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    174      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1456100                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4465651000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3720136998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2570999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  184                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   28                       # number of demand (read+write) hits
system.l2.demand_hits::total                      212                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 184                       # number of overall hits
system.l2.overall_hits::.cpu.data                  28                       # number of overall hits
system.l2.overall_hits::total                     212                       # number of overall hits
system.l2.demand_misses::.cpu.inst                330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             744000                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744330                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               330                       # number of overall misses
system.l2.overall_misses::.cpu.data            744000                       # number of overall misses
system.l2.overall_misses::total                744330                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33943000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80719993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80753936000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33943000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80719993000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80753936000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           744028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               744542                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          744028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              744542                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.642023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999962                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999715                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.642023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999962                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999715                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 102857.575758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108494.614247                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108492.115056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 102857.575758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108494.614247                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108492.115056                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              711168                       # number of writebacks
system.l2.writebacks::total                    711168                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        743998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       743998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744327                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27271000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65839871000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65867142000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27271000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65839871000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65867142000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.640078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999711                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.640078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999711                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82890.577508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88494.688158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88492.211085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82890.577508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88494.688158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88492.211085                       # average overall mshr miss latency
system.l2.replacements                         711558                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       743820                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           743820                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       743820                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       743820                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          352                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              352                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          352                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          352                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743926                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  80712211000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80712211000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        743928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            743928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108494.945734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108494.945734                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  65833711000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65833711000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88494.972618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88494.972618                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33943000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33943000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.642023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.642023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 102857.575758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102857.575758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27271000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27271000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.640078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.640078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82890.577508                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82890.577508                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            26                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                26                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           74                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              74                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7782000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7782000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.740000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.740000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105162.162162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105162.162162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           72                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           72                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6160000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6160000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.720000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.720000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85555.555556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85555.555556                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32072.286750                       # Cycle average of tags in use
system.l2.tags.total_refs                     1488779                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000171                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        12.702617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32059.584133                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978769                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        29032                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3721892                       # Number of tag accesses
system.l2.tags.data_accesses                  3721892                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95231616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95273728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91029504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91029504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          743997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              744326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       711168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             711168                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            211711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         478761335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478973046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       211711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           211711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      457635906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            457635906                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      457635906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           211711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        478761335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            936608952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005874665500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        79033                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        79033                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2991212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1347168                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     711168                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488652                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88882                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23750035000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7443260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51662260000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15954.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34704.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1323186                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1263137                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488652                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422336                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  78756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  78756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  79034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  79033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  79171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  79033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  79033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  79033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  79033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  79033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  79033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  79033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  79033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  79033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       324643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    573.865766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   385.219883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.150983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5276      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       125876     38.77%     40.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12802      3.94%     44.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11959      3.68%     48.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9461      2.91%     50.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8195      2.52%     53.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10305      3.17%     56.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10901      3.36%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       129868     40.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       324643                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        79033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.835752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.999847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    227.600454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        79031    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         79033                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        79033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.996470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.995867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.145103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              278      0.35%      0.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            78616     99.47%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              138      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         79033                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95273728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91028160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95273728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91029504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       457.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    457.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  198912309000                       # Total gap between requests
system.mem_ctrls.avgGap                     136663.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95231616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91028160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 211711.175281368953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 478761335.184840917587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 457629149.346991300583                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1487994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1422336                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19122000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  51643138000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4499976752500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29060.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34706.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3163793.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1159536000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            616304205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5312588400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3710944980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15701593440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45832616430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37786514400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       110120097855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.610737                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  96502654000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6641960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  95767890000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1158422160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            615715980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5316386880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3713539320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15701593440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45244468770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38281796640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       110031923190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.167453                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  97805629750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6641960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  94464914250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    198912504000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3577679                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3577679                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3577679                       # number of overall hits
system.cpu.icache.overall_hits::total         3577679                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          514                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            514                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          514                       # number of overall misses
system.cpu.icache.overall_misses::total           514                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40602000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40602000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40602000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40602000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3578193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3578193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3578193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3578193                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000144                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000144                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78992.217899                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78992.217899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78992.217899                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78992.217899                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          386                       # number of writebacks
system.cpu.icache.writebacks::total               386                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39574000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39574000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76992.217899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76992.217899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76992.217899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76992.217899                       # average overall mshr miss latency
system.cpu.icache.replacements                    386                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3577679                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3577679                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          514                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           514                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40602000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40602000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3578193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3578193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78992.217899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78992.217899                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39574000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39574000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76992.217899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76992.217899                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.990674                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3578193                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6961.464981                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.990674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7156900                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7156900                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47318486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47318486                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47318521                       # number of overall hits
system.cpu.dcache.overall_hits::total        47318521                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1487936                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1487936                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1487953                       # number of overall misses
system.cpu.dcache.overall_misses::total       1487953                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 162472927000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162472927000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 162472927000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162472927000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806422                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806422                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806474                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 109193.491521                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 109193.491521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 109192.243975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 109192.243975                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       743820                       # number of writebacks
system.cpu.dcache.writebacks::total            743820                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       743919                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       743919                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       743919                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       743919                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       744017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       744017                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       744027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       744027                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  82951480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  82951480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  82952600000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  82952600000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 111491.377213                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 111491.377213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 111491.384049                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 111491.384049                       # average overall mshr miss latency
system.cpu.dcache.replacements                 743899                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 87484.210526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87484.210526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83651.685393                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83651.685393                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11607681                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11607681                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1487841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1487841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 162464616000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 162464616000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109194.877678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109194.877678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       743913                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       743913                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       743928                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       743928                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  82944035000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  82944035000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111494.707821                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111494.707821                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1120000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1120000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.192308                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.192308                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       112000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       112000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        98000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        98000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.974765                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48062575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            744027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.597891                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.974765                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999803                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999803                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98357031                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98357031                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 198912504000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
