-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    C_1_ce0 : OUT STD_LOGIC;
    C_1_we0 : OUT STD_LOGIC;
    C_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    C_1_ce1 : OUT STD_LOGIC;
    C_1_we1 : OUT STD_LOGIC;
    C_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_16_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    C_1_16_ce0 : OUT STD_LOGIC;
    C_1_16_we0 : OUT STD_LOGIC;
    C_1_16_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_1_16_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    C_1_16_ce1 : OUT STD_LOGIC;
    C_1_16_we1 : OUT STD_LOGIC;
    C_1_16_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_103_11 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln102_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln103_fu_860_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln103_reg_2136 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln103_reg_2136_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln1_reg_2142 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln1_reg_2142_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln103_1_fu_874_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln103_1_reg_2147 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln103_1_reg_2147_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_fu_900_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_23_reg_2172 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_31_fu_972_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_31_reg_2177 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_37_fu_1044_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_37_reg_2182 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_45_fu_1116_p35 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_45_reg_2187 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln108_3_fu_1420_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln108_3_reg_2192 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln108_7_fu_1639_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln108_7_reg_2197 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln108_11_fu_1858_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln108_11_reg_2202 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln108_15_fu_2077_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln108_15_reg_2207 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln108_5_fu_892_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln108_4_fu_2091_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln108_6_fu_2105_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_272 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln103_fu_1188_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_276 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln102_fu_852_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten6_fu_280 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal add_ln102_1_fu_810_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten6_load : STD_LOGIC_VECTOR (12 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal C_1_we1_local : STD_LOGIC;
    signal C_1_ce1_local : STD_LOGIC;
    signal C_1_we0_local : STD_LOGIC;
    signal C_1_ce0_local : STD_LOGIC;
    signal C_1_16_we1_local : STD_LOGIC;
    signal C_1_16_ce1_local : STD_LOGIC;
    signal C_1_16_we0_local : STD_LOGIC;
    signal C_1_16_ce0_local : STD_LOGIC;
    signal tmp_fu_832_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln102_fu_822_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln103_fu_840_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln102_fu_826_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_16_fu_884_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_fu_900_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_31_fu_972_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_37_fu_1044_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_45_fu_1116_p33 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln102_fu_848_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln108_fu_770_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_41_fu_1236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_1226_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln108_fu_1252_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln108_fu_1256_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_43_fu_1262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1244_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1290_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_30_fu_1304_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln108_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_1_fu_1312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_2_fu_1318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_1282_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_1_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_1_fu_1338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_fu_1324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_2_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1218_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_3_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_1_fu_1344_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_2_fu_1352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_4_fu_1382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_4_fu_1388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_4_fu_1394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_3_fu_1376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_5_fu_1400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_1_fu_1414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_2_fu_1406_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln108_1_fu_774_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_49_fu_1455_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln108_1_fu_1445_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln108_1_fu_1471_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln108_1_fu_1475_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_51_fu_1481_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_1463_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_5_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1509_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_35_fu_1523_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln108_6_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_4_fu_1531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_5_fu_1537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_3_fu_1517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_6_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_7_fu_1557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_4_fu_1543_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_7_fu_1577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1437_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_2_fu_1583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_8_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_5_fu_1563_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_8_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_10_fu_1601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_9_fu_1607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_9_fu_1613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_9_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_11_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_3_fu_1633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_6_fu_1625_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln108_2_fu_778_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_56_fu_1674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln108_2_fu_1664_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln108_2_fu_1690_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln108_2_fu_1694_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_58_fu_1700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_1682_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_10_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1728_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_39_fu_1742_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln108_12_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_7_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_8_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_1720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_6_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_11_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_13_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_8_fu_1762_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_12_fu_1796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_5_fu_1802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_13_fu_1808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_9_fu_1782_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_14_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_16_fu_1820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_10_fu_1826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_14_fu_1832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_15_fu_1814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_17_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_6_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_10_fu_1844_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln108_3_fu_782_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_61_fu_1893_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln108_3_fu_1883_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln108_3_fu_1909_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln108_3_fu_1913_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_63_fu_1919_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_1901_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_15_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1947_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_47_fu_1961_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln108_18_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_10_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_11_fu_1975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1939_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_9_fu_1955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_16_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_19_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_12_fu_1981_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_17_fu_2015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1875_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_7_fu_2021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_18_fu_2027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_13_fu_2001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_20_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_22_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_11_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_19_fu_2051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_21_fu_2033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln108_23_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_8_fu_2071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln108_14_fu_2063_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_15_fu_2085_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_fu_2097_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_23_fu_900_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_900_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_972_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_1044_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_1116_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_33_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U227 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_23_reg_2172,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        dout => mul_ln108_fu_770_p2);

    mul_24s_24s_48_1_1_U228 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_31_reg_2177,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0,
        dout => mul_ln108_1_fu_774_p2);

    mul_24s_24s_48_1_1_U229 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_37_reg_2182,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        dout => mul_ln108_2_fu_778_p2);

    mul_24s_24s_48_1_1_U230 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => tmp_45_reg_2187,
        din1 => top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0,
        dout => mul_ln108_3_fu_782_p2);

    sparsemux_33_6_24_1_1_U231 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_reload,
        din1 => scale_4_reload,
        din2 => scale_8_reload,
        din3 => scale_12_reload,
        din4 => scale_16_reload,
        din5 => scale_20_reload,
        din6 => scale_24_reload,
        din7 => scale_28_reload,
        din8 => scale_32_reload,
        din9 => scale_36_reload,
        din10 => scale_40_reload,
        din11 => scale_44_reload,
        din12 => scale_48_reload,
        din13 => scale_52_reload,
        din14 => scale_56_reload,
        din15 => scale_60_reload,
        def => tmp_23_fu_900_p33,
        sel => select_ln103_fu_840_p3,
        dout => tmp_23_fu_900_p35);

    sparsemux_33_6_24_1_1_U232 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_1_reload,
        din1 => scale_5_reload,
        din2 => scale_9_reload,
        din3 => scale_13_reload,
        din4 => scale_17_reload,
        din5 => scale_21_reload,
        din6 => scale_25_reload,
        din7 => scale_29_reload,
        din8 => scale_33_reload,
        din9 => scale_37_reload,
        din10 => scale_41_reload,
        din11 => scale_45_reload,
        din12 => scale_49_reload,
        din13 => scale_53_reload,
        din14 => scale_57_reload,
        din15 => scale_61_reload,
        def => tmp_31_fu_972_p33,
        sel => select_ln103_fu_840_p3,
        dout => tmp_31_fu_972_p35);

    sparsemux_33_6_24_1_1_U233 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_2_reload,
        din1 => scale_6_reload,
        din2 => scale_10_reload,
        din3 => scale_14_reload,
        din4 => scale_18_reload,
        din5 => scale_22_reload,
        din6 => scale_26_reload,
        din7 => scale_30_reload,
        din8 => scale_34_reload,
        din9 => scale_38_reload,
        din10 => scale_42_reload,
        din11 => scale_46_reload,
        din12 => scale_50_reload,
        din13 => scale_54_reload,
        din14 => scale_58_reload,
        din15 => scale_62_reload,
        def => tmp_37_fu_1044_p33,
        sel => select_ln103_fu_840_p3,
        dout => tmp_37_fu_1044_p35);

    sparsemux_33_6_24_1_1_U234 : component top_kernel_sparsemux_33_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000100",
        din1_WIDTH => 24,
        CASE2 => "001000",
        din2_WIDTH => 24,
        CASE3 => "001100",
        din3_WIDTH => 24,
        CASE4 => "010000",
        din4_WIDTH => 24,
        CASE5 => "010100",
        din5_WIDTH => 24,
        CASE6 => "011000",
        din6_WIDTH => 24,
        CASE7 => "011100",
        din7_WIDTH => 24,
        CASE8 => "100000",
        din8_WIDTH => 24,
        CASE9 => "100100",
        din9_WIDTH => 24,
        CASE10 => "101000",
        din10_WIDTH => 24,
        CASE11 => "101100",
        din11_WIDTH => 24,
        CASE12 => "110000",
        din12_WIDTH => 24,
        CASE13 => "110100",
        din13_WIDTH => 24,
        CASE14 => "111000",
        din14_WIDTH => 24,
        CASE15 => "111100",
        din15_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_3_reload,
        din1 => scale_7_reload,
        din2 => scale_11_reload,
        din3 => scale_15_reload,
        din4 => scale_19_reload,
        din5 => scale_23_reload,
        din6 => scale_27_reload,
        din7 => scale_31_reload,
        din8 => scale_35_reload,
        din9 => scale_39_reload,
        din10 => scale_43_reload,
        din11 => scale_47_reload,
        din12 => scale_51_reload,
        din13 => scale_55_reload,
        din14 => scale_59_reload,
        din15 => scale_63_reload,
        def => tmp_45_fu_1116_p33,
        sel => select_ln103_fu_840_p3,
        dout => tmp_45_fu_1116_p35);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln102_fu_804_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_276 <= select_ln102_fu_852_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_276 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln102_fu_804_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten6_fu_280 <= add_ln102_1_fu_810_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten6_fu_280 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln102_fu_804_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_272 <= add_ln103_fu_1188_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_272 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                lshr_ln103_1_reg_2147 <= select_ln103_fu_840_p3(5 downto 2);
                lshr_ln103_1_reg_2147_pp0_iter1_reg <= lshr_ln103_1_reg_2147;
                lshr_ln1_reg_2142 <= select_ln103_fu_840_p3(5 downto 1);
                lshr_ln1_reg_2142_pp0_iter1_reg <= lshr_ln1_reg_2142;
                select_ln108_11_reg_2202 <= select_ln108_11_fu_1858_p3;
                select_ln108_15_reg_2207 <= select_ln108_15_fu_2077_p3;
                select_ln108_3_reg_2192 <= select_ln108_3_fu_1420_p3;
                select_ln108_7_reg_2197 <= select_ln108_7_fu_1639_p3;
                tmp_23_reg_2172 <= tmp_23_fu_900_p35;
                tmp_31_reg_2177 <= tmp_31_fu_972_p35;
                tmp_37_reg_2182 <= tmp_37_fu_1044_p35;
                tmp_45_reg_2187 <= tmp_45_fu_1116_p35;
                trunc_ln103_reg_2136 <= trunc_ln103_fu_860_p1;
                trunc_ln103_reg_2136_pp0_iter1_reg <= trunc_ln103_reg_2136;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_1_16_address0 <= zext_ln108_6_fu_2105_p1(13 - 1 downto 0);
    C_1_16_address1 <= zext_ln108_4_fu_2091_p1(13 - 1 downto 0);
    C_1_16_ce0 <= C_1_16_ce0_local;

    C_1_16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_16_ce0_local <= ap_const_logic_1;
        else 
            C_1_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_16_ce1 <= C_1_16_ce1_local;

    C_1_16_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_16_ce1_local <= ap_const_logic_1;
        else 
            C_1_16_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_16_d0 <= select_ln108_15_reg_2207;
    C_1_16_d1 <= select_ln108_7_reg_2197;
    C_1_16_we0 <= C_1_16_we0_local;

    C_1_16_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_16_we0_local <= ap_const_logic_1;
        else 
            C_1_16_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_16_we1 <= C_1_16_we1_local;

    C_1_16_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_16_we1_local <= ap_const_logic_1;
        else 
            C_1_16_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_address0 <= zext_ln108_6_fu_2105_p1(13 - 1 downto 0);
    C_1_address1 <= zext_ln108_4_fu_2091_p1(13 - 1 downto 0);
    C_1_ce0 <= C_1_ce0_local;

    C_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_ce0_local <= ap_const_logic_1;
        else 
            C_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_ce1 <= C_1_ce1_local;

    C_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_ce1_local <= ap_const_logic_1;
        else 
            C_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_d0 <= select_ln108_11_reg_2202;
    C_1_d1 <= select_ln108_3_reg_2192;
    C_1_we0 <= C_1_we0_local;

    C_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_we0_local <= ap_const_logic_1;
        else 
            C_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_1_we1 <= C_1_we1_local;

    C_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            C_1_we1_local <= ap_const_logic_1;
        else 
            C_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln102_1_fu_810_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten6_load) + unsigned(ap_const_lv13_1));
    add_ln102_fu_826_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln103_fu_1188_p2 <= std_logic_vector(unsigned(zext_ln102_fu_848_p1) + unsigned(ap_const_lv7_4));
    add_ln108_1_fu_1475_p2 <= std_logic_vector(unsigned(trunc_ln108_1_fu_1445_p4) + unsigned(zext_ln108_1_fu_1471_p1));
    add_ln108_2_fu_1694_p2 <= std_logic_vector(unsigned(trunc_ln108_2_fu_1664_p4) + unsigned(zext_ln108_2_fu_1690_p1));
    add_ln108_3_fu_1913_p2 <= std_logic_vector(unsigned(trunc_ln108_3_fu_1883_p4) + unsigned(zext_ln108_3_fu_1909_p1));
    add_ln108_fu_1256_p2 <= std_logic_vector(unsigned(trunc_ln6_fu_1226_p4) + unsigned(zext_ln108_fu_1252_p1));
    and_ln108_10_fu_1601_p2 <= (tmp_51_fu_1481_p3 and select_ln108_5_fu_1563_p3);
    and_ln108_11_fu_1619_p2 <= (xor_ln108_9_fu_1613_p2 and tmp_48_fu_1437_p3);
    and_ln108_12_fu_1714_p2 <= (xor_ln108_10_fu_1708_p2 and tmp_57_fu_1682_p3);
    and_ln108_13_fu_1776_p2 <= (xor_ln108_11_fu_1770_p2 and icmp_ln108_6_fu_1736_p2);
    and_ln108_14_fu_1790_p2 <= (icmp_ln108_7_fu_1750_p2 and and_ln108_12_fu_1714_p2);
    and_ln108_15_fu_1814_p2 <= (xor_ln108_13_fu_1808_p2 and or_ln108_5_fu_1802_p2);
    and_ln108_16_fu_1820_p2 <= (tmp_58_fu_1700_p3 and select_ln108_9_fu_1782_p3);
    and_ln108_17_fu_1838_p2 <= (xor_ln108_14_fu_1832_p2 and tmp_55_fu_1656_p3);
    and_ln108_18_fu_1933_p2 <= (xor_ln108_15_fu_1927_p2 and tmp_62_fu_1901_p3);
    and_ln108_19_fu_1995_p2 <= (xor_ln108_16_fu_1989_p2 and icmp_ln108_9_fu_1955_p2);
    and_ln108_1_fu_1338_p2 <= (xor_ln108_1_fu_1332_p2 and icmp_ln108_fu_1298_p2);
    and_ln108_20_fu_2009_p2 <= (icmp_ln108_10_fu_1969_p2 and and_ln108_18_fu_1933_p2);
    and_ln108_21_fu_2033_p2 <= (xor_ln108_18_fu_2027_p2 and or_ln108_7_fu_2021_p2);
    and_ln108_22_fu_2039_p2 <= (tmp_63_fu_1919_p3 and select_ln108_13_fu_2001_p3);
    and_ln108_23_fu_2057_p2 <= (xor_ln108_19_fu_2051_p2 and tmp_60_fu_1875_p3);
    and_ln108_2_fu_1352_p2 <= (icmp_ln108_1_fu_1312_p2 and and_ln108_fu_1276_p2);
    and_ln108_3_fu_1376_p2 <= (xor_ln108_3_fu_1370_p2 and or_ln108_fu_1364_p2);
    and_ln108_4_fu_1382_p2 <= (tmp_43_fu_1262_p3 and select_ln108_1_fu_1344_p3);
    and_ln108_5_fu_1400_p2 <= (xor_ln108_4_fu_1394_p2 and tmp_40_fu_1218_p3);
    and_ln108_6_fu_1495_p2 <= (xor_ln108_5_fu_1489_p2 and tmp_50_fu_1463_p3);
    and_ln108_7_fu_1557_p2 <= (xor_ln108_6_fu_1551_p2 and icmp_ln108_3_fu_1517_p2);
    and_ln108_8_fu_1571_p2 <= (icmp_ln108_4_fu_1531_p2 and and_ln108_6_fu_1495_p2);
    and_ln108_9_fu_1595_p2 <= (xor_ln108_8_fu_1589_p2 and or_ln108_2_fu_1583_p2);
    and_ln108_fu_1276_p2 <= (xor_ln108_fu_1270_p2 and tmp_42_fu_1244_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln102_fu_804_p2)
    begin
        if (((icmp_ln102_fu_804_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_276)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_276;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten6_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten6_fu_280)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten6_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten6_load <= indvar_flatten6_fu_280;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_272, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_272;
        end if; 
    end process;

    icmp_ln102_fu_804_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten6_load = ap_const_lv13_1000) else "0";
    icmp_ln108_10_fu_1969_p2 <= "1" when (tmp_47_fu_1961_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln108_11_fu_1975_p2 <= "1" when (tmp_47_fu_1961_p3 = ap_const_lv10_0) else "0";
    icmp_ln108_1_fu_1312_p2 <= "1" when (tmp_30_fu_1304_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln108_2_fu_1318_p2 <= "1" when (tmp_30_fu_1304_p3 = ap_const_lv10_0) else "0";
    icmp_ln108_3_fu_1517_p2 <= "1" when (tmp_s_fu_1509_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln108_4_fu_1531_p2 <= "1" when (tmp_35_fu_1523_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln108_5_fu_1537_p2 <= "1" when (tmp_35_fu_1523_p3 = ap_const_lv10_0) else "0";
    icmp_ln108_6_fu_1736_p2 <= "1" when (tmp_38_fu_1728_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln108_7_fu_1750_p2 <= "1" when (tmp_39_fu_1742_p3 = ap_const_lv10_3FF) else "0";
    icmp_ln108_8_fu_1756_p2 <= "1" when (tmp_39_fu_1742_p3 = ap_const_lv10_0) else "0";
    icmp_ln108_9_fu_1955_p2 <= "1" when (tmp_46_fu_1947_p3 = ap_const_lv9_1FF) else "0";
    icmp_ln108_fu_1298_p2 <= "1" when (tmp_29_fu_1290_p3 = ap_const_lv9_1FF) else "0";
    lshr_ln103_1_fu_874_p4 <= select_ln103_fu_840_p3(5 downto 2);
    or_ln108_10_fu_1826_p2 <= (and_ln108_16_fu_1820_p2 or and_ln108_14_fu_1790_p2);
    or_ln108_11_fu_2045_p2 <= (and_ln108_22_fu_2039_p2 or and_ln108_20_fu_2009_p2);
    or_ln108_1_fu_1414_p2 <= (and_ln108_5_fu_1400_p2 or and_ln108_3_fu_1376_p2);
    or_ln108_2_fu_1583_p2 <= (xor_ln108_7_fu_1577_p2 or tmp_51_fu_1481_p3);
    or_ln108_3_fu_1633_p2 <= (and_ln108_9_fu_1595_p2 or and_ln108_11_fu_1619_p2);
    or_ln108_4_fu_1388_p2 <= (and_ln108_4_fu_1382_p2 or and_ln108_2_fu_1352_p2);
    or_ln108_5_fu_1802_p2 <= (xor_ln108_12_fu_1796_p2 or tmp_58_fu_1700_p3);
    or_ln108_6_fu_1852_p2 <= (and_ln108_17_fu_1838_p2 or and_ln108_15_fu_1814_p2);
    or_ln108_7_fu_2021_p2 <= (xor_ln108_17_fu_2015_p2 or tmp_63_fu_1919_p3);
    or_ln108_8_fu_2071_p2 <= (and_ln108_23_fu_2057_p2 or and_ln108_21_fu_2033_p2);
    or_ln108_9_fu_1607_p2 <= (and_ln108_8_fu_1571_p2 or and_ln108_10_fu_1601_p2);
    or_ln108_fu_1364_p2 <= (xor_ln108_2_fu_1358_p2 or tmp_43_fu_1262_p3);
    select_ln102_fu_852_p3 <= 
        add_ln102_fu_826_p2 when (tmp_fu_832_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln103_fu_840_p3 <= 
        ap_const_lv6_0 when (tmp_fu_832_p3(0) = '1') else 
        trunc_ln102_fu_822_p1;
    select_ln108_10_fu_1844_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln108_15_fu_1814_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln108_11_fu_1858_p3 <= 
        select_ln108_10_fu_1844_p3 when (or_ln108_6_fu_1852_p2(0) = '1') else 
        add_ln108_2_fu_1694_p2;
    select_ln108_12_fu_1981_p3 <= 
        icmp_ln108_10_fu_1969_p2 when (and_ln108_18_fu_1933_p2(0) = '1') else 
        icmp_ln108_11_fu_1975_p2;
    select_ln108_13_fu_2001_p3 <= 
        and_ln108_19_fu_1995_p2 when (and_ln108_18_fu_1933_p2(0) = '1') else 
        icmp_ln108_10_fu_1969_p2;
    select_ln108_14_fu_2063_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln108_21_fu_2033_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln108_15_fu_2077_p3 <= 
        select_ln108_14_fu_2063_p3 when (or_ln108_8_fu_2071_p2(0) = '1') else 
        add_ln108_3_fu_1913_p2;
    select_ln108_1_fu_1344_p3 <= 
        and_ln108_1_fu_1338_p2 when (and_ln108_fu_1276_p2(0) = '1') else 
        icmp_ln108_1_fu_1312_p2;
    select_ln108_2_fu_1406_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln108_3_fu_1376_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln108_3_fu_1420_p3 <= 
        select_ln108_2_fu_1406_p3 when (or_ln108_1_fu_1414_p2(0) = '1') else 
        add_ln108_fu_1256_p2;
    select_ln108_4_fu_1543_p3 <= 
        icmp_ln108_4_fu_1531_p2 when (and_ln108_6_fu_1495_p2(0) = '1') else 
        icmp_ln108_5_fu_1537_p2;
    select_ln108_5_fu_1563_p3 <= 
        and_ln108_7_fu_1557_p2 when (and_ln108_6_fu_1495_p2(0) = '1') else 
        icmp_ln108_4_fu_1531_p2;
    select_ln108_6_fu_1625_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln108_9_fu_1595_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln108_7_fu_1639_p3 <= 
        select_ln108_6_fu_1625_p3 when (or_ln108_3_fu_1633_p2(0) = '1') else 
        add_ln108_1_fu_1475_p2;
    select_ln108_8_fu_1762_p3 <= 
        icmp_ln108_7_fu_1750_p2 when (and_ln108_12_fu_1714_p2(0) = '1') else 
        icmp_ln108_8_fu_1756_p2;
    select_ln108_9_fu_1782_p3 <= 
        and_ln108_13_fu_1776_p2 when (and_ln108_12_fu_1714_p2(0) = '1') else 
        icmp_ln108_7_fu_1750_p2;
    select_ln108_fu_1324_p3 <= 
        icmp_ln108_1_fu_1312_p2 when (and_ln108_fu_1276_p2(0) = '1') else 
        icmp_ln108_2_fu_1318_p2;
    tmp_15_fu_2085_p3 <= (trunc_ln103_reg_2136_pp0_iter1_reg & lshr_ln1_reg_2142_pp0_iter1_reg);
    tmp_16_fu_884_p3 <= (trunc_ln103_fu_860_p1 & lshr_ln103_1_fu_874_p4);
    tmp_23_fu_900_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_29_fu_1290_p3 <= mul_ln108_fu_770_p2(47 downto 39);
    tmp_30_fu_1304_p3 <= mul_ln108_fu_770_p2(47 downto 38);
    tmp_31_fu_972_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_35_fu_1523_p3 <= mul_ln108_1_fu_774_p2(47 downto 38);
    tmp_36_fu_2097_p4 <= ((trunc_ln103_reg_2136_pp0_iter1_reg & lshr_ln103_1_reg_2147_pp0_iter1_reg) & ap_const_lv1_1);
    tmp_37_fu_1044_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_38_fu_1728_p3 <= mul_ln108_2_fu_778_p2(47 downto 39);
    tmp_39_fu_1742_p3 <= mul_ln108_2_fu_778_p2(47 downto 38);
    tmp_40_fu_1218_p3 <= mul_ln108_fu_770_p2(47 downto 47);
    tmp_41_fu_1236_p3 <= mul_ln108_fu_770_p2(13 downto 13);
    tmp_42_fu_1244_p3 <= mul_ln108_fu_770_p2(37 downto 37);
    tmp_43_fu_1262_p3 <= add_ln108_fu_1256_p2(23 downto 23);
    tmp_44_fu_1282_p3 <= mul_ln108_fu_770_p2(38 downto 38);
    tmp_45_fu_1116_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_46_fu_1947_p3 <= mul_ln108_3_fu_782_p2(47 downto 39);
    tmp_47_fu_1961_p3 <= mul_ln108_3_fu_782_p2(47 downto 38);
    tmp_48_fu_1437_p3 <= mul_ln108_1_fu_774_p2(47 downto 47);
    tmp_49_fu_1455_p3 <= mul_ln108_1_fu_774_p2(13 downto 13);
    tmp_50_fu_1463_p3 <= mul_ln108_1_fu_774_p2(37 downto 37);
    tmp_51_fu_1481_p3 <= add_ln108_1_fu_1475_p2(23 downto 23);
    tmp_52_fu_1501_p3 <= mul_ln108_1_fu_774_p2(38 downto 38);
    tmp_55_fu_1656_p3 <= mul_ln108_2_fu_778_p2(47 downto 47);
    tmp_56_fu_1674_p3 <= mul_ln108_2_fu_778_p2(13 downto 13);
    tmp_57_fu_1682_p3 <= mul_ln108_2_fu_778_p2(37 downto 37);
    tmp_58_fu_1700_p3 <= add_ln108_2_fu_1694_p2(23 downto 23);
    tmp_59_fu_1720_p3 <= mul_ln108_2_fu_778_p2(38 downto 38);
    tmp_60_fu_1875_p3 <= mul_ln108_3_fu_782_p2(47 downto 47);
    tmp_61_fu_1893_p3 <= mul_ln108_3_fu_782_p2(13 downto 13);
    tmp_62_fu_1901_p3 <= mul_ln108_3_fu_782_p2(37 downto 37);
    tmp_63_fu_1919_p3 <= add_ln108_3_fu_1913_p2(23 downto 23);
    tmp_64_fu_1939_p3 <= mul_ln108_3_fu_782_p2(38 downto 38);
    tmp_fu_832_p3 <= ap_sig_allocacmp_j_load(6 downto 6);
    tmp_s_fu_1509_p3 <= mul_ln108_1_fu_774_p2(47 downto 39);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 <= zext_ln108_5_fu_892_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 <= zext_ln108_5_fu_892_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 <= zext_ln108_5_fu_892_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 <= zext_ln108_5_fu_892_p1(12 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln102_fu_822_p1 <= ap_sig_allocacmp_j_load(6 - 1 downto 0);
    trunc_ln103_fu_860_p1 <= select_ln102_fu_852_p3(8 - 1 downto 0);
    trunc_ln108_1_fu_1445_p4 <= mul_ln108_1_fu_774_p2(37 downto 14);
    trunc_ln108_2_fu_1664_p4 <= mul_ln108_2_fu_778_p2(37 downto 14);
    trunc_ln108_3_fu_1883_p4 <= mul_ln108_3_fu_782_p2(37 downto 14);
    trunc_ln6_fu_1226_p4 <= mul_ln108_fu_770_p2(37 downto 14);
    xor_ln108_10_fu_1708_p2 <= (tmp_58_fu_1700_p3 xor ap_const_lv1_1);
    xor_ln108_11_fu_1770_p2 <= (tmp_59_fu_1720_p3 xor ap_const_lv1_1);
    xor_ln108_12_fu_1796_p2 <= (select_ln108_8_fu_1762_p3 xor ap_const_lv1_1);
    xor_ln108_13_fu_1808_p2 <= (tmp_55_fu_1656_p3 xor ap_const_lv1_1);
    xor_ln108_14_fu_1832_p2 <= (or_ln108_10_fu_1826_p2 xor ap_const_lv1_1);
    xor_ln108_15_fu_1927_p2 <= (tmp_63_fu_1919_p3 xor ap_const_lv1_1);
    xor_ln108_16_fu_1989_p2 <= (tmp_64_fu_1939_p3 xor ap_const_lv1_1);
    xor_ln108_17_fu_2015_p2 <= (select_ln108_12_fu_1981_p3 xor ap_const_lv1_1);
    xor_ln108_18_fu_2027_p2 <= (tmp_60_fu_1875_p3 xor ap_const_lv1_1);
    xor_ln108_19_fu_2051_p2 <= (or_ln108_11_fu_2045_p2 xor ap_const_lv1_1);
    xor_ln108_1_fu_1332_p2 <= (tmp_44_fu_1282_p3 xor ap_const_lv1_1);
    xor_ln108_2_fu_1358_p2 <= (select_ln108_fu_1324_p3 xor ap_const_lv1_1);
    xor_ln108_3_fu_1370_p2 <= (tmp_40_fu_1218_p3 xor ap_const_lv1_1);
    xor_ln108_4_fu_1394_p2 <= (or_ln108_4_fu_1388_p2 xor ap_const_lv1_1);
    xor_ln108_5_fu_1489_p2 <= (tmp_51_fu_1481_p3 xor ap_const_lv1_1);
    xor_ln108_6_fu_1551_p2 <= (tmp_52_fu_1501_p3 xor ap_const_lv1_1);
    xor_ln108_7_fu_1577_p2 <= (select_ln108_4_fu_1543_p3 xor ap_const_lv1_1);
    xor_ln108_8_fu_1589_p2 <= (tmp_48_fu_1437_p3 xor ap_const_lv1_1);
    xor_ln108_9_fu_1613_p2 <= (or_ln108_9_fu_1607_p2 xor ap_const_lv1_1);
    xor_ln108_fu_1270_p2 <= (tmp_43_fu_1262_p3 xor ap_const_lv1_1);
    zext_ln102_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln103_fu_840_p3),7));
    zext_ln108_1_fu_1471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_1455_p3),24));
    zext_ln108_2_fu_1690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_fu_1674_p3),24));
    zext_ln108_3_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_1893_p3),24));
    zext_ln108_4_fu_2091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_2085_p3),64));
    zext_ln108_5_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_884_p3),64));
    zext_ln108_6_fu_2105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_2097_p4),64));
    zext_ln108_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_1236_p3),24));
end behav;
