[11/24 14:45:58      0s] 
[11/24 14:45:58      0s] Cadence Innovus(TM) Implementation System.
[11/24 14:45:58      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/24 14:45:58      0s] 
[11/24 14:45:58      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[11/24 14:45:58      0s] Options:	
[11/24 14:45:58      0s] Date:		Mon Nov 24 14:45:58 2025
[11/24 14:45:58      0s] Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
[11/24 14:45:58      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/24 14:45:58      0s] 
[11/24 14:45:58      0s] License:
[11/24 14:45:58      0s] 		[14:45:58.438745] Configured Lic search path (21.01-s002): 5280@192.100.9.133

[11/24 14:45:58      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/24 14:45:58      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/24 14:46:26     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[11/24 14:46:31     15s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[11/24 14:46:31     15s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[11/24 14:46:31     15s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/24 14:46:31     15s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/24 14:46:31     15s] @(#)CDS: CPE v21.15-s076
[11/24 14:46:31     15s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/24 14:46:31     15s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/24 14:46:31     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/24 14:46:31     15s] @(#)CDS: RCDB 11.15.0
[11/24 14:46:31     15s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/24 14:46:31     15s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/24 14:46:31     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2738_ra01_shadab_TR6Mxr.

[11/24 14:46:31     15s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[11/24 14:46:32     15s] Sourcing startup file ./.encrc
[11/24 14:46:32     15s] ##  Process: 180           (User Set)               
[11/24 14:46:32     15s] ##     Node: (not set)                           
[11/24 14:46:32     15s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/24 14:46:32     15s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/24 14:46:32     15s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/24 14:46:32     15s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/24 14:46:32     15s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/24 14:46:32     15s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/24 14:46:38     17s] <CMD> getVersion
[11/24 14:46:38     17s] Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
[11/24 14:46:38     17s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 14:46:38     17s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
[11/24 14:46:38     17s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
[11/24 14:46:38     17s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
[11/24 14:46:38     17s] <CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
[11/24 14:46:38     17s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[11/24 14:46:38     17s] <CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[11/24 14:46:38     17s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 14:46:38     17s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 14:46:38     17s] <CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 14:46:38     17s] <CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
[11/24 14:46:38     17s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
[11/24 14:46:38     17s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[11/24 14:46:38     17s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
[11/24 14:46:38     17s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 14:46:38     17s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
[11/24 14:46:38     17s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
[11/24 14:46:38     17s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
[11/24 14:46:38     17s] <CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 14:46:38     17s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 14:46:38     17s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 14:46:38     17s] <CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/24 14:46:38     17s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
[11/24 14:46:38     17s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
[11/24 14:46:38     17s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/24 14:46:38     17s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
[11/24 14:46:38     17s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
[11/24 14:46:38     17s] <CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/24 14:46:38     17s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/24 14:46:38     17s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
[11/24 14:46:38     17s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
[11/24 14:46:38     17s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
[11/24 14:46:38     17s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
[11/24 14:46:38     17s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
[11/24 14:46:38     17s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/24 14:46:38     17s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[11/24 14:46:38     17s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/24 14:46:38     17s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
[11/24 14:46:38     17s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[11/24 14:46:38     17s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[11/24 14:46:38     17s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[11/24 14:46:38     17s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
[11/24 14:46:38     17s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
[11/24 14:46:38     17s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/24 14:46:38     17s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
[11/24 14:46:38     17s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[11/24 14:46:38     17s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
[11/24 14:46:38     17s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/24 14:46:38     17s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[11/24 14:46:38     17s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
[11/24 14:46:38     17s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
[11/24 14:46:38     17s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/24 14:46:38     17s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/24 14:46:38     17s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/24 14:46:38     17s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
[11/24 14:46:38     17s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
[11/24 14:46:38     17s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
[11/24 14:46:38     17s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
[11/24 14:46:38     17s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
[11/24 14:46:38     17s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
[11/24 14:46:38     17s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
[11/24 14:46:38     17s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
[11/24 14:46:38     17s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
[11/24 14:46:38     17s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
[11/24 14:46:38     17s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
[11/24 14:46:38     17s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
[11/24 14:46:38     17s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
[11/24 14:46:38     17s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
[11/24 14:46:38     17s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
[11/24 14:46:38     17s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
[11/24 14:46:38     17s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
[11/24 14:46:38     17s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
[11/24 14:46:38     17s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
[11/24 14:46:38     17s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
[11/24 14:46:38     17s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
[11/24 14:46:38     17s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
[11/24 14:46:38     17s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
[11/24 14:46:38     17s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
[11/24 14:46:38     17s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/24 14:46:38     17s] <CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/24 14:46:38     17s] <CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
[11/24 14:46:38     17s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[11/24 14:46:38     17s] 
[11/24 14:46:38     17s] **INFO:  MMMC transition support version v31-84 
[11/24 14:46:38     17s] 
[11/24 14:46:38     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/24 14:46:38     17s] <CMD> suppressMessage ENCEXT-2799
[11/24 14:46:39     17s] <CMD> getVersion
[11/24 14:46:41     17s] [INFO] Loading PVS 22.20 fill procedures
[11/24 14:46:41     17s] <CMD> win
[11/24 14:46:49     18s] <CMD> is_common_ui_mode
[11/24 14:46:49     18s] <CMD> restoreDesign /home/shadab/shadab/FPR/work/postCTSopt.inv.dat DTMF_CHIP
[11/24 14:46:49     18s] #% Begin load design ... (date=11/24 14:46:49, mem=751.4M)
[11/24 14:46:49     18s] Set Default Input Pin Transition as 0.1 ps.
[11/24 14:46:50     19s] Loading design 'DTMF_CHIP' saved by 'Innovus' '21.15-s110_1' on 'Fri Nov 21 16:56:21 2025'.
[11/24 14:46:50     19s] % Begin Load MMMC data ... (date=11/24 14:46:50, mem=754.2M)
[11/24 14:46:50     19s] % End Load MMMC data ... (date=11/24 14:46:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=755.2M, current mem=755.2M)
[11/24 14:46:50     19s] 
[11/24 14:46:50     19s] Loading LEF file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/lef/all.lef ...
[11/24 14:46:50     19s] Set DBUPerIGU to M2 pitch 1320.
[11/24 14:46:51     19s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-200' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-201' for more detail.
[11/24 14:46:51     19s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/24 14:46:51     19s] To increase the message display limit, refer to the product command reference manual.
[11/24 14:46:51     19s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-200' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-200' for more detail.
[11/24 14:46:51     19s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/24 14:46:51     19s] Type 'man IMPLF-200' for more detail.
[11/24 14:46:51     19s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/24 14:46:51     19s] Loading view definition file from /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/viewDefinition.tcl
[11/24 14:46:51     19s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/pllclk_slow.lib' ...
[11/24 14:46:51     19s] Read 1 cells in library 'pllclk' 
[11/24 14:46:51     19s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_slow_syn.lib' ...
[11/24 14:46:51     19s] Read 1 cells in library 'ram_128x16A' 
[11/24 14:46:51     19s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_slow_syn.lib' ...
[11/24 14:46:51     19s] Read 1 cells in library 'ram_256x16A' 
[11/24 14:46:51     19s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib' ...
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/24 14:46:51     19s] Read 1 cells in library 'rom_512x16A' 
[11/24 14:46:51     19s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/slow.lib' ...
[11/24 14:46:51     19s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/slow.lib)
[11/24 14:46:51     19s] Read 462 cells in library 'tsmc18' 
[11/24 14:46:51     19s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib' ...
[11/24 14:46:51     19s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 735)
[11/24 14:46:51     19s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 741)
[11/24 14:46:51     19s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/24 14:46:51     19s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/24 14:46:51     19s] Read 4 cells in library 'tpz973g' 
[11/24 14:46:51     19s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/pllclk_fast.lib' ...
[11/24 14:46:51     19s] Read 1 cells in library 'pllclk' 
[11/24 14:46:51     19s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_fast_syn.lib' ...
[11/24 14:46:51     19s] Read 1 cells in library 'ram_128x16A' 
[11/24 14:46:51     19s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib' ...
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 14:46:51     19s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/24 14:46:51     19s] Read 1 cells in library 'rom_512x16A' 
[11/24 14:46:51     19s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_fast_syn.lib' ...
[11/24 14:46:51     19s] Read 1 cells in library 'ram_256x16A' 
[11/24 14:46:51     19s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/fast.lib' ...
[11/24 14:46:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/fast.lib)
[11/24 14:46:52     20s] Read 470 cells in library 'tsmc18' 
[11/24 14:46:52     20s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib' ...
[11/24 14:46:52     20s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 735)
[11/24 14:46:52     20s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 741)
[11/24 14:46:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/24 14:46:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/24 14:46:52     20s] Read 4 cells in library 'tpz973g' 
[11/24 14:46:52     20s] Ending "PreSetAnalysisView" (total cpu=0:00:01.0, real=0:00:01.0, peak res=835.8M, current mem=777.3M)
[11/24 14:46:52     20s] *** End library_loading (cpu=0.02min, real=0.02min, mem=29.4M, fe_cpu=0.34min, fe_real=0.90min, fe_mem=1128.6M) ***
[11/24 14:46:52     20s] % Begin Load netlist data ... (date=11/24 14:46:52, mem=777.3M)
[11/24 14:46:52     20s] *** Begin netlist parsing (mem=1128.6M) ***
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/24 14:46:52     20s] Type 'man IMPVL-159' for more detail.
[11/24 14:46:52     20s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/24 14:46:52     20s] To increase the message display limit, refer to the product command reference manual.
[11/24 14:46:52     20s] Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/24 14:46:52     20s] Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/24 14:46:52     20s] Created 478 new cells from 12 timing libraries.
[11/24 14:46:52     20s] Reading netlist ...
[11/24 14:46:52     20s] Backslashed names will retain backslash and a trailing blank character.
[11/24 14:46:52     20s] Reading verilogBinary netlist '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.v.bin'
[11/24 14:46:52     20s] Keeping previous port order for module ADDFHX1.
[11/24 14:46:52     20s] Keeping previous port order for module ADDFHX2.
[11/24 14:46:52     20s] Keeping previous port order for module ADDFHX4.
[11/24 14:46:52     20s] Keeping previous port order for module ADDFHXL.
[11/24 14:46:52     20s] Keeping previous port order for module ADDFX1.
[11/24 14:46:52     20s] Keeping previous port order for module ADDFX2.
[11/24 14:46:52     20s] Keeping previous port order for module ADDFX4.
[11/24 14:46:52     20s] Keeping previous port order for module ADDFXL.
[11/24 14:46:52     20s] Keeping previous port order for module ADDHX1.
[11/24 14:46:52     20s] Keeping previous port order for module ADDHX2.
[11/24 14:46:52     20s] Keeping previous port order for module ADDHX4.
[11/24 14:46:52     20s] Keeping previous port order for module ADDHXL.
[11/24 14:46:52     20s] Keeping previous port order for module AFCSHCINX2.
[11/24 14:46:52     20s] Keeping previous port order for module AFCSHCINX4.
[11/24 14:46:52     20s] Keeping previous port order for module AFCSHCONX2.
[11/24 14:46:52     20s] Keeping previous port order for module AFCSHCONX4.
[11/24 14:46:52     20s] Keeping previous port order for module AFHCINX2.
[11/24 14:46:52     20s] Keeping previous port order for module AFHCINX4.
[11/24 14:46:52     20s] Keeping previous port order for module AFHCONX2.
[11/24 14:46:52     20s] Keeping previous port order for module AFHCONX4.
[11/24 14:46:52     20s] Keeping previous port order for module AHHCINX2.
[11/24 14:46:52     20s] Keeping previous port order for module AHHCINX4.
[11/24 14:46:52     20s] Keeping previous port order for module AHHCONX2.
[11/24 14:46:52     20s] Keeping previous port order for module AHHCONX4.
[11/24 14:46:52     20s] Keeping previous port order for module AND2X1.
[11/24 14:46:52     20s] Keeping previous port order for module AND2X2.
[11/24 14:46:52     20s] Keeping previous port order for module AND2X4.
[11/24 14:46:52     20s] Keeping previous port order for module AND2XL.
[11/24 14:46:52     20s] Keeping previous port order for module AND3X1.
[11/24 14:46:52     20s] Keeping previous port order for module AND3X2.
[11/24 14:46:52     20s] Keeping previous port order for module AND3X4.
[11/24 14:46:52     20s] Keeping previous port order for module AND3XL.
[11/24 14:46:52     20s] Keeping previous port order for module AND4X1.
[11/24 14:46:52     20s] Keeping previous port order for module AND4X2.
[11/24 14:46:52     20s] Keeping previous port order for module AND4X4.
[11/24 14:46:52     20s] Keeping previous port order for module AND4XL.
[11/24 14:46:52     20s] Keeping previous port order for module AOI211X1.
[11/24 14:46:52     20s] Keeping previous port order for module AOI211X2.
[11/24 14:46:52     20s] Keeping previous port order for module AOI211X4.
[11/24 14:46:52     20s] Keeping previous port order for module AOI211XL.
[11/24 14:46:52     20s] Keeping previous port order for module AOI21X1.
[11/24 14:46:52     20s] Keeping previous port order for module AOI21X2.
[11/24 14:46:52     20s] Keeping previous port order for module AOI21X4.
[11/24 14:46:52     20s] Keeping previous port order for module AOI21XL.
[11/24 14:46:52     20s] Keeping previous port order for module AOI221X1.
[11/24 14:46:52     20s] Keeping previous port order for module AOI221X2.
[11/24 14:46:52     20s] Keeping previous port order for module AOI221X4.
[11/24 14:46:52     20s] Keeping previous port order for module AOI221XL.
[11/24 14:46:52     20s] Keeping previous port order for module AOI222X1.
[11/24 14:46:52     20s] Keeping previous port order for module AOI222X2.
[11/24 14:46:52     20s] Keeping previous port order for module AOI222X4.
[11/24 14:46:52     20s] Keeping previous port order for module AOI222XL.
[11/24 14:46:52     20s] Keeping previous port order for module AOI22X1.
[11/24 14:46:52     20s] Keeping previous port order for module AOI22X2.
[11/24 14:46:52     20s] Keeping previous port order for module AOI22X4.
[11/24 14:46:52     20s] Keeping previous port order for module AOI22XL.
[11/24 14:46:52     20s] Keeping previous port order for module AOI2BB1X1.
[11/24 14:46:52     20s] Keeping previous port order for module AOI2BB1X2.
[11/24 14:46:52     20s] Keeping previous port order for module AOI2BB1X4.
[11/24 14:46:52     20s] Keeping previous port order for module AOI2BB1XL.
[11/24 14:46:52     20s] Keeping previous port order for module AOI2BB2X1.
[11/24 14:46:52     20s] Keeping previous port order for module AOI2BB2X2.
[11/24 14:46:52     20s] Keeping previous port order for module AOI2BB2X4.
[11/24 14:46:52     20s] Keeping previous port order for module AOI2BB2XL.
[11/24 14:46:52     20s] Keeping previous port order for module AOI31X1.
[11/24 14:46:52     20s] Keeping previous port order for module AOI31X2.
[11/24 14:46:52     20s] Keeping previous port order for module AOI31X4.
[11/24 14:46:52     20s] Keeping previous port order for module AOI31XL.
[11/24 14:46:52     20s] Keeping previous port order for module AOI32X1.
[11/24 14:46:52     20s] Keeping previous port order for module AOI32X2.
[11/24 14:46:52     20s] Keeping previous port order for module AOI32X4.
[11/24 14:46:52     20s] Keeping previous port order for module AOI32XL.
[11/24 14:46:52     20s] Keeping previous port order for module AOI33X1.
[11/24 14:46:52     20s] Keeping previous port order for module AOI33X2.
[11/24 14:46:52     20s] Keeping previous port order for module AOI33X4.
[11/24 14:46:52     20s] Keeping previous port order for module AOI33XL.
[11/24 14:46:52     20s] Keeping previous port order for module BENCX1.
[11/24 14:46:52     20s] Keeping previous port order for module BENCX2.
[11/24 14:46:52     20s] Keeping previous port order for module BENCX4.
[11/24 14:46:52     20s] Keeping previous port order for module BMXX1.
[11/24 14:46:52     20s] Keeping previous port order for module BUFX1.
[11/24 14:46:52     20s] Keeping previous port order for module BUFX12.
[11/24 14:46:52     20s] Keeping previous port order for module BUFX16.
[11/24 14:46:52     20s] Keeping previous port order for module BUFX2.
[11/24 14:46:52     20s] Keeping previous port order for module BUFX20.
[11/24 14:46:52     20s] Keeping previous port order for module BUFX3.
[11/24 14:46:52     20s] Keeping previous port order for module BUFX4.
[11/24 14:46:52     20s] Keeping previous port order for module BUFX8.
[11/24 14:46:52     20s] Keeping previous port order for module BUFXL.
[11/24 14:46:52     20s] Keeping previous port order for module CLKBUFX1.
[11/24 14:46:52     20s] Keeping previous port order for module CLKBUFX12.
[11/24 14:46:52     20s] Keeping previous port order for module CLKBUFX16.
[11/24 14:46:52     20s] Keeping previous port order for module CLKBUFX2.
[11/24 14:46:52     20s] Keeping previous port order for module CLKBUFX20.
[11/24 14:46:52     20s] Keeping previous port order for module CLKBUFX3.
[11/24 14:46:52     20s] Keeping previous port order for module CLKBUFX4.
[11/24 14:46:52     20s] Keeping previous port order for module CLKBUFX8.
[11/24 14:46:52     20s] Keeping previous port order for module CLKBUFXL.
[11/24 14:46:52     20s] Keeping previous port order for module CLKINVX1.
[11/24 14:46:52     20s] Keeping previous port order for module CLKINVX12.
[11/24 14:46:52     20s] Keeping previous port order for module CLKINVX16.
[11/24 14:46:52     20s] Keeping previous port order for module CLKINVX2.
[11/24 14:46:52     20s] Keeping previous port order for module CLKINVX20.
[11/24 14:46:52     20s] Keeping previous port order for module CLKINVX3.
[11/24 14:46:52     20s] Keeping previous port order for module CLKINVX4.
[11/24 14:46:52     20s] Keeping previous port order for module CLKINVX8.
[11/24 14:46:52     20s] Keeping previous port order for module CLKINVXL.
[11/24 14:46:52     20s] Keeping previous port order for module CMPR22X1.
[11/24 14:46:52     20s] Keeping previous port order for module CMPR32X1.
[11/24 14:46:52     20s] Keeping previous port order for module CMPR42X1.
[11/24 14:46:52     20s] Keeping previous port order for module CMPR42X2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFHQX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFHQX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFHQX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFHQXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNRX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNRX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNRX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNRXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNSRX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNSRX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNSRX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNSRXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNSX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNSX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNSX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNSXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFNXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFRHQX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFRHQX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFRHQX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFRHQXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFRX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFRX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFRX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFRXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSHQX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSHQX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSHQX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSHQXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSRHQX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSRHQX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSRHQX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSRHQXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSRX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSRX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSRX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSRXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFSXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFTRX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFTRX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFTRX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFTRXL.
[11/24 14:46:52     20s] Keeping previous port order for module DFFX1.
[11/24 14:46:52     20s] Keeping previous port order for module DFFX2.
[11/24 14:46:52     20s] Keeping previous port order for module DFFX4.
[11/24 14:46:52     20s] Keeping previous port order for module DFFXL.
[11/24 14:46:52     20s] Keeping previous port order for module DLY1X1.
[11/24 14:46:52     20s] Keeping previous port order for module DLY2X1.
[11/24 14:46:52     20s] Keeping previous port order for module DLY3X1.
[11/24 14:46:52     20s] Keeping previous port order for module DLY4X1.
[11/24 14:46:52     20s] Keeping previous port order for module EDFFTRX1.
[11/24 14:46:52     20s] Keeping previous port order for module EDFFTRX2.
[11/24 14:46:52     20s] Keeping previous port order for module EDFFTRX4.
[11/24 14:46:52     20s] Keeping previous port order for module EDFFTRXL.
[11/24 14:46:52     20s] Keeping previous port order for module EDFFX1.
[11/24 14:46:52     20s] Keeping previous port order for module EDFFX2.
[11/24 14:46:52     20s] Keeping previous port order for module EDFFX4.
[11/24 14:46:52     20s] Keeping previous port order for module EDFFXL.
[11/24 14:46:52     20s] Keeping previous port order for module HOLDX1.
[11/24 14:46:52     20s] Keeping previous port order for module INVX1.
[11/24 14:46:52     20s] Keeping previous port order for module INVX12.
[11/24 14:46:52     20s] Keeping previous port order for module INVX16.
[11/24 14:46:52     20s] Keeping previous port order for module INVX2.
[11/24 14:46:52     20s] Keeping previous port order for module INVX20.
[11/24 14:46:52     20s] Keeping previous port order for module INVX3.
[11/24 14:46:52     20s] Keeping previous port order for module INVX4.
[11/24 14:46:52     20s] Keeping previous port order for module INVX8.
[11/24 14:46:52     20s] Keeping previous port order for module INVXL.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFRX1.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFRX2.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFRX4.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFRXL.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFSRX1.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFSRX2.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFSRX4.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFSRXL.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFSX1.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFSX2.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFSX4.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFSXL.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFX1.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFX2.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFX4.
[11/24 14:46:52     20s] Keeping previous port order for module JKFFXL.
[11/24 14:46:52     20s] Keeping previous port order for module MX2X1.
[11/24 14:46:52     20s] Keeping previous port order for module MX2X2.
[11/24 14:46:52     20s] Keeping previous port order for module MX2X4.
[11/24 14:46:52     20s] Keeping previous port order for module MX2XL.
[11/24 14:46:52     20s] Keeping previous port order for module MX4X1.
[11/24 14:46:52     20s] Keeping previous port order for module MX4X2.
[11/24 14:46:52     20s] Keeping previous port order for module MX4X4.
[11/24 14:46:52     20s] Keeping previous port order for module MX4XL.
[11/24 14:46:52     20s] Keeping previous port order for module MXI2X1.
[11/24 14:46:52     20s] Keeping previous port order for module MXI2X2.
[11/24 14:46:52     20s] Keeping previous port order for module MXI2X4.
[11/24 14:46:52     20s] Keeping previous port order for module MXI2XL.
[11/24 14:46:52     20s] Keeping previous port order for module MXI4X1.
[11/24 14:46:52     20s] Keeping previous port order for module MXI4X2.
[11/24 14:46:52     20s] Keeping previous port order for module MXI4X4.
[11/24 14:46:52     20s] Keeping previous port order for module MXI4XL.
[11/24 14:46:52     20s] Keeping previous port order for module NAND2BX1.
[11/24 14:46:52     20s] Keeping previous port order for module NAND2BX2.
[11/24 14:46:52     20s] Keeping previous port order for module NAND2BX4.
[11/24 14:46:52     20s] Keeping previous port order for module NAND2BXL.
[11/24 14:46:52     20s] Keeping previous port order for module NAND2X1.
[11/24 14:46:52     20s] Keeping previous port order for module NAND2X2.
[11/24 14:46:52     20s] Keeping previous port order for module NAND2X4.
[11/24 14:46:52     20s] Keeping previous port order for module NAND2XL.
[11/24 14:46:52     20s] Keeping previous port order for module NAND3BX1.
[11/24 14:46:52     20s] Keeping previous port order for module NAND3BX2.
[11/24 14:46:52     20s] Keeping previous port order for module NAND3BX4.
[11/24 14:46:52     20s] Keeping previous port order for module NAND3BXL.
[11/24 14:46:52     20s] Keeping previous port order for module NAND3X1.
[11/24 14:46:52     20s] Keeping previous port order for module NAND3X2.
[11/24 14:46:52     20s] Keeping previous port order for module NAND3X4.
[11/24 14:46:52     20s] Keeping previous port order for module NAND3XL.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4BBX1.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4BBX2.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4BBX4.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4BBXL.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4BX1.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4BX2.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4BX4.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4BXL.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4X1.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4X2.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4X4.
[11/24 14:46:52     20s] Keeping previous port order for module NAND4XL.
[11/24 14:46:52     20s] Keeping previous port order for module NOR2BX1.
[11/24 14:46:52     20s] Keeping previous port order for module NOR2BX2.
[11/24 14:46:52     20s] Keeping previous port order for module NOR2BX4.
[11/24 14:46:52     20s] Keeping previous port order for module NOR2BXL.
[11/24 14:46:52     20s] Keeping previous port order for module NOR2X1.
[11/24 14:46:52     20s] Keeping previous port order for module NOR2X2.
[11/24 14:46:52     20s] Keeping previous port order for module NOR2X4.
[11/24 14:46:52     20s] Keeping previous port order for module NOR2XL.
[11/24 14:46:52     20s] Keeping previous port order for module NOR3BX1.
[11/24 14:46:52     20s] Keeping previous port order for module NOR3BX2.
[11/24 14:46:52     20s] Keeping previous port order for module NOR3BX4.
[11/24 14:46:52     20s] Keeping previous port order for module NOR3BXL.
[11/24 14:46:52     20s] Keeping previous port order for module NOR3X1.
[11/24 14:46:52     20s] Keeping previous port order for module NOR3X2.
[11/24 14:46:52     20s] Keeping previous port order for module NOR3X4.
[11/24 14:46:52     20s] Keeping previous port order for module NOR3XL.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4BBX1.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4BBX2.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4BBX4.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4BBXL.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4BX1.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4BX2.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4BX4.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4BXL.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4X1.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4X2.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4X4.
[11/24 14:46:52     20s] Keeping previous port order for module NOR4XL.
[11/24 14:46:52     20s] Keeping previous port order for module OAI211X1.
[11/24 14:46:52     20s] Keeping previous port order for module OAI211X2.
[11/24 14:46:52     20s] Keeping previous port order for module OAI211X4.
[11/24 14:46:52     20s] Keeping previous port order for module OAI211XL.
[11/24 14:46:52     20s] Keeping previous port order for module OAI21X1.
[11/24 14:46:52     20s] Keeping previous port order for module OAI21X2.
[11/24 14:46:52     20s] Keeping previous port order for module OAI21X4.
[11/24 14:46:52     20s] Keeping previous port order for module OAI21XL.
[11/24 14:46:52     20s] Keeping previous port order for module OAI221X1.
[11/24 14:46:52     20s] Keeping previous port order for module OAI221X2.
[11/24 14:46:52     20s] Keeping previous port order for module OAI221X4.
[11/24 14:46:52     20s] Keeping previous port order for module OAI221XL.
[11/24 14:46:52     20s] Keeping previous port order for module OAI222X1.
[11/24 14:46:52     20s] Keeping previous port order for module OAI222X2.
[11/24 14:46:52     20s] Keeping previous port order for module OAI222X4.
[11/24 14:46:52     20s] Keeping previous port order for module OAI222XL.
[11/24 14:46:52     20s] Keeping previous port order for module OAI22X1.
[11/24 14:46:52     20s] Keeping previous port order for module OAI22X2.
[11/24 14:46:52     20s] Keeping previous port order for module OAI22X4.
[11/24 14:46:52     20s] Keeping previous port order for module OAI22XL.
[11/24 14:46:52     20s] Keeping previous port order for module OAI2BB1X1.
[11/24 14:46:52     20s] Keeping previous port order for module OAI2BB1X2.
[11/24 14:46:52     20s] Keeping previous port order for module OAI2BB1X4.
[11/24 14:46:52     20s] Keeping previous port order for module OAI2BB1XL.
[11/24 14:46:52     20s] Keeping previous port order for module OAI2BB2X1.
[11/24 14:46:52     20s] Keeping previous port order for module OAI2BB2X2.
[11/24 14:46:52     20s] Keeping previous port order for module OAI2BB2X4.
[11/24 14:46:52     20s] Keeping previous port order for module OAI2BB2XL.
[11/24 14:46:52     20s] Keeping previous port order for module OAI31X1.
[11/24 14:46:52     20s] Keeping previous port order for module OAI31X2.
[11/24 14:46:52     20s] Keeping previous port order for module OAI31X4.
[11/24 14:46:52     20s] Keeping previous port order for module OAI31XL.
[11/24 14:46:52     20s] Keeping previous port order for module OAI32X1.
[11/24 14:46:52     20s] Keeping previous port order for module OAI32X2.
[11/24 14:46:52     20s] Keeping previous port order for module OAI32X4.
[11/24 14:46:52     20s] Keeping previous port order for module OAI32XL.
[11/24 14:46:52     20s] Keeping previous port order for module OAI33X1.
[11/24 14:46:52     20s] Keeping previous port order for module OAI33X2.
[11/24 14:46:52     20s] Keeping previous port order for module OAI33X4.
[11/24 14:46:52     20s] Keeping previous port order for module OAI33XL.
[11/24 14:46:52     20s] Keeping previous port order for module OR2X1.
[11/24 14:46:52     20s] Keeping previous port order for module OR2X2.
[11/24 14:46:52     20s] Keeping previous port order for module OR2X4.
[11/24 14:46:52     20s] Keeping previous port order for module OR2XL.
[11/24 14:46:52     20s] Keeping previous port order for module OR3X1.
[11/24 14:46:52     20s] Keeping previous port order for module OR3X2.
[11/24 14:46:52     20s] Keeping previous port order for module OR3X4.
[11/24 14:46:52     20s] Keeping previous port order for module OR3XL.
[11/24 14:46:52     20s] Keeping previous port order for module OR4X1.
[11/24 14:46:52     20s] Keeping previous port order for module OR4X2.
[11/24 14:46:52     20s] Keeping previous port order for module OR4X4.
[11/24 14:46:52     20s] Keeping previous port order for module OR4XL.
[11/24 14:46:52     20s] Keeping previous port order for module RF1R1WX2.
[11/24 14:46:52     20s] Keeping previous port order for module RF2R1WX2.
[11/24 14:46:52     20s] Keeping previous port order for module RFRDX1.
[11/24 14:46:52     20s] Keeping previous port order for module RFRDX2.
[11/24 14:46:52     20s] Keeping previous port order for module RFRDX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFHQX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFHQX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFHQX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFHQXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNRX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNRX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNRX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNRXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNSRX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNSRX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNSRX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNSRXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNSX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNSX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNSX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNSXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFNXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFRHQX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFRHQX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFRHQX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFRHQXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFRX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFRX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFRX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFRXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSHQX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSHQX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSHQX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSHQXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSRHQX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSRHQX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSRHQX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSRHQXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSRX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSRX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSRX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSRXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFSXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFTRX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFTRX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFTRX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFTRXL.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFX1.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFX2.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFX4.
[11/24 14:46:52     20s] Keeping previous port order for module SDFFXL.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFHQX1.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFHQX2.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFHQX4.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFHQXL.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFTRX1.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFTRX2.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFTRX4.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFTRXL.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFX1.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFX2.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFX4.
[11/24 14:46:52     20s] Keeping previous port order for module SEDFFXL.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFIX1.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFIX12.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFIX16.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFIX2.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFIX20.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFIX3.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFIX4.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFIX8.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFIXL.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFX1.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFX12.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFX16.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFX2.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFX20.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFX3.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFX4.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFX8.
[11/24 14:46:52     20s] Keeping previous port order for module TBUFXL.
[11/24 14:46:52     20s] Keeping previous port order for module TIEHI.
[11/24 14:46:52     20s] Keeping previous port order for module TIELO.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNRX1.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNRX2.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNRX4.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNRXL.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNSRX1.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNSRX2.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNSRX4.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNSRXL.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNSX1.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNSX2.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNSX4.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNSXL.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNX1.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNX2.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNX4.
[11/24 14:46:52     20s] Keeping previous port order for module TLATNXL.
[11/24 14:46:52     20s] Keeping previous port order for module TLATRX1.
[11/24 14:46:52     20s] Keeping previous port order for module TLATRX2.
[11/24 14:46:52     20s] Keeping previous port order for module TLATRX4.
[11/24 14:46:52     20s] Keeping previous port order for module TLATRXL.
[11/24 14:46:52     20s] Keeping previous port order for module TLATSRX1.
[11/24 14:46:52     20s] Keeping previous port order for module TLATSRX2.
[11/24 14:46:52     20s] Keeping previous port order for module TLATSRX4.
[11/24 14:46:52     20s] Keeping previous port order for module TLATSRXL.
[11/24 14:46:52     20s] Keeping previous port order for module TLATSX1.
[11/24 14:46:52     20s] Keeping previous port order for module TLATSX2.
[11/24 14:46:52     20s] Keeping previous port order for module TLATSX4.
[11/24 14:46:52     20s] Keeping previous port order for module TLATSXL.
[11/24 14:46:52     20s] Keeping previous port order for module TLATX1.
[11/24 14:46:52     20s] Keeping previous port order for module TLATX2.
[11/24 14:46:52     20s] Keeping previous port order for module TLATX4.
[11/24 14:46:52     20s] Keeping previous port order for module TLATXL.
[11/24 14:46:52     20s] Keeping previous port order for module TTLATX1.
[11/24 14:46:52     20s] Keeping previous port order for module TTLATX2.
[11/24 14:46:52     20s] Keeping previous port order for module TTLATX4.
[11/24 14:46:52     20s] Keeping previous port order for module TTLATXL.
[11/24 14:46:52     20s] Keeping previous port order for module XNOR2X1.
[11/24 14:46:52     20s] Keeping previous port order for module XNOR2X2.
[11/24 14:46:52     20s] Keeping previous port order for module XNOR2X4.
[11/24 14:46:52     20s] Keeping previous port order for module XNOR2XL.
[11/24 14:46:52     20s] Keeping previous port order for module XNOR3X2.
[11/24 14:46:52     20s] Keeping previous port order for module XNOR3X4.
[11/24 14:46:52     20s] Keeping previous port order for module XOR2X1.
[11/24 14:46:52     20s] Keeping previous port order for module XOR2X2.
[11/24 14:46:52     20s] Keeping previous port order for module XOR2X4.
[11/24 14:46:52     20s] Keeping previous port order for module XOR2XL.
[11/24 14:46:52     20s] Keeping previous port order for module XOR3X2.
[11/24 14:46:52     20s] Keeping previous port order for module XOR3X4.
[11/24 14:46:52     20s] Keeping previous port order for module PDIDGZ.
[11/24 14:46:52     20s] Keeping previous port order for module PDO04CDG.
[11/24 14:46:52     20s] Keeping previous port order for module PVDD1DGZ.
[11/24 14:46:52     20s] Keeping previous port order for module PVSS1DGZ.
[11/24 14:46:52     20s] Keeping previous port order for module pllclk.
[11/24 14:46:52     20s] Keeping previous port order for module ram_128x16A.
[11/24 14:46:52     20s] Keeping previous port order for module ram_256x16A.
[11/24 14:46:52     20s] Keeping previous port order for module rom_512x16A.
[11/24 14:46:52     20s] 
[11/24 14:46:52     20s] *** Memory Usage v#1 (Current mem = 1135.633M, initial mem = 476.027M) ***
[11/24 14:46:52     20s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1135.6M) ***
[11/24 14:46:52     20s] % End Load netlist data ... (date=11/24 14:46:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=787.9M, current mem=787.9M)
[11/24 14:46:52     20s] Set top cell to DTMF_CHIP.
[11/24 14:46:56     20s] Hooked 948 DB cells to tlib cells.
[11/24 14:46:56     20s] ** Removed 8 unused lib cells.
[11/24 14:46:56     20s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=801.6M, current mem=801.6M)
[11/24 14:46:56     20s] Starting recursive module instantiation check.
[11/24 14:46:56     20s] No recursion found.
[11/24 14:46:56     20s] Building hierarchical netlist for Cell DTMF_CHIP ...
[11/24 14:46:56     20s] *** Netlist is unique.
[11/24 14:46:56     20s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[11/24 14:46:56     20s] ** info: there are 985 modules.
[11/24 14:46:56     20s] ** info: there are 6101 stdCell insts.
[11/24 14:46:56     20s] ** info: there are 71 Pad insts.
[11/24 14:46:56     20s] ** info: there are 4 macros.
[11/24 14:46:56     20s] 
[11/24 14:46:56     20s] *** Memory Usage v#1 (Current mem = 1188.059M, initial mem = 476.027M) ***
[11/24 14:46:56     20s] *info: set bottom ioPad orient R0
[11/24 14:46:56     20s] Reading IO assignment file "/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/iofile/dtmf.io" ...
[11/24 14:46:56     20s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/24 14:46:56     20s] Type 'man IMPFP-3961' for more detail.
[11/24 14:46:56     20s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/24 14:46:56     20s] Type 'man IMPFP-3961' for more detail.
[11/24 14:46:56     20s] Horizontal Layer M1 offset = 560 (derived)
[11/24 14:46:56     20s] Vertical Layer M2 offset = 660 (derived)
[11/24 14:46:56     20s] Start create_tracks
[11/24 14:46:56     20s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/24 14:46:56     20s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/24 14:46:57     20s] Loading preference file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/gui.pref.tcl ...
[11/24 14:46:57     21s] ##  Process: 180           (User Set)               
[11/24 14:46:57     21s] ##     Node: (not set)                           
[11/24 14:46:57     21s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/24 14:46:57     21s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/24 14:46:57     21s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/24 14:46:57     21s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/24 14:46:57     21s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/24 14:46:57     21s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/24 14:46:57     21s] **WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
[11/24 14:46:57     21s] Type 'man IMPOPT-3602' for more detail.
[11/24 14:46:57     21s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/24 14:46:57     21s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[11/24 14:46:57     21s] Type 'man IMPOPT-3602' for more detail.
[11/24 14:46:57     21s] Effort level <high> specified for reg2reg path_group
[11/24 14:46:57     21s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/24 14:46:57     21s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/24 14:46:57     21s] Change floorplan default-technical-site to 'tsm3site'.
[11/24 14:46:58     21s] Extraction setup Delayed 
[11/24 14:46:58     21s] *Info: initialize multi-corner CTS.
[11/24 14:46:58     21s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1170.0M, current mem=890.7M)
[11/24 14:46:58     21s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/24 14:46:58     21s] 
[11/24 14:46:58     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/24 14:46:58     21s] Summary for sequential cells identification: 
[11/24 14:46:58     21s]   Identified SBFF number: 116
[11/24 14:46:58     21s]   Identified MBFF number: 0
[11/24 14:46:58     21s]   Identified SB Latch number: 0
[11/24 14:46:58     21s]   Identified MB Latch number: 0
[11/24 14:46:58     21s]   Not identified SBFF number: 24
[11/24 14:46:58     21s]   Not identified MBFF number: 0
[11/24 14:46:58     21s]   Not identified SB Latch number: 0
[11/24 14:46:58     21s]   Not identified MB Latch number: 0
[11/24 14:46:58     21s]   Number of sequential cells which are not FFs: 38
[11/24 14:46:58     21s] Total number of combinational cells: 266
[11/24 14:46:58     21s] Total number of sequential cells: 178
[11/24 14:46:58     21s] Total number of tristate cells: 18
[11/24 14:46:58     21s] Total number of level shifter cells: 0
[11/24 14:46:58     21s] Total number of power gating cells: 0
[11/24 14:46:58     21s] Total number of isolation cells: 0
[11/24 14:46:58     21s] Total number of power switch cells: 0
[11/24 14:46:58     21s] Total number of pulse generator cells: 0
[11/24 14:46:58     21s] Total number of always on buffers: 0
[11/24 14:46:58     21s] Total number of retention cells: 0
[11/24 14:46:58     21s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/24 14:46:58     21s] Total number of usable buffers: 18
[11/24 14:46:58     21s] List of unusable buffers:
[11/24 14:46:58     21s] Total number of unusable buffers: 0
[11/24 14:46:58     21s] List of usable inverters: RFRDX2 RFRDX1 RFRDX4 CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/24 14:46:58     21s] Total number of usable inverters: 21
[11/24 14:46:58     21s] List of unusable inverters:
[11/24 14:46:58     21s] Total number of unusable inverters: 0
[11/24 14:46:58     21s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/24 14:46:58     21s] Total number of identified usable delay cells: 4
[11/24 14:46:58     21s] List of identified unusable delay cells:
[11/24 14:46:58     21s] Total number of identified unusable delay cells: 0
[11/24 14:46:58     21s] 
[11/24 14:46:58     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/24 14:46:58     21s] 
[11/24 14:46:58     21s] TimeStamp Deleting Cell Server Begin ...
[11/24 14:46:58     21s] 
[11/24 14:46:58     21s] TimeStamp Deleting Cell Server End ...
[11/24 14:46:58     21s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1140.1M, current mem=1140.1M)
[11/24 14:46:58     21s] 
[11/24 14:46:58     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/24 14:46:58     21s] Summary for sequential cells identification: 
[11/24 14:46:58     21s]   Identified SBFF number: 116
[11/24 14:46:58     21s]   Identified MBFF number: 0
[11/24 14:46:58     21s]   Identified SB Latch number: 0
[11/24 14:46:58     21s]   Identified MB Latch number: 0
[11/24 14:46:58     21s]   Not identified SBFF number: 24
[11/24 14:46:58     21s]   Not identified MBFF number: 0
[11/24 14:46:58     21s]   Not identified SB Latch number: 0
[11/24 14:46:58     21s]   Not identified MB Latch number: 0
[11/24 14:46:58     21s]   Number of sequential cells which are not FFs: 38
[11/24 14:46:58     21s] 
[11/24 14:46:58     21s] Trim Metal Layers:
[11/24 14:46:58     21s]  Visiting view : dtmf_view_setup
[11/24 14:46:58     21s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[11/24 14:46:58     21s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 14:46:58     21s]  Visiting view : dtmf_view_hold
[11/24 14:46:58     21s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[11/24 14:46:58     21s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 14:46:58     21s] 
[11/24 14:46:58     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/24 14:46:58     21s] 
[11/24 14:46:58     21s] TimeStamp Deleting Cell Server Begin ...
[11/24 14:46:58     21s] 
[11/24 14:46:58     21s] TimeStamp Deleting Cell Server End ...
[11/24 14:46:58     21s] % Begin Load MMMC data post ... (date=11/24 14:46:58, mem=1140.9M)
[11/24 14:46:58     21s] % End Load MMMC data post ... (date=11/24 14:46:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1140.9M, current mem=1140.9M)
[11/24 14:46:58     21s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PDB04DGZ; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/24 14:46:58     21s] Type 'man IMPSYC-2' for more detail.
[11/24 14:46:58     21s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PCORNERDG; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/24 14:46:58     21s] Type 'man IMPSYC-2' for more detail.
[11/24 14:46:58     21s] Reading floorplan file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.fp.gz (mem = 1511.6M).
[11/24 14:46:58     21s] % Begin Load floorplan data ... (date=11/24 14:46:58, mem=1141.0M)
[11/24 14:46:59     21s] *info: reset 6846 existing net BottomPreferredLayer and AvoidDetour
[11/24 14:46:59     21s] Deleting old partition specification.
[11/24 14:46:59     21s] Set FPlanBox to (0 0 3023920 3024240)
[11/24 14:46:59     21s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/24 14:46:59     21s] Type 'man IMPFP-3961' for more detail.
[11/24 14:46:59     21s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/24 14:46:59     21s] Type 'man IMPFP-3961' for more detail.
[11/24 14:46:59     21s] Horizontal Layer M1 offset = 560 (derived)
[11/24 14:46:59     21s] Vertical Layer M2 offset = 660 (derived)
[11/24 14:46:59     21s] Start create_tracks
[11/24 14:46:59     21s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/24 14:46:59     21s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/24 14:46:59     21s]  ... processed partition successfully.
[11/24 14:46:59     21s] Reading binary special route file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.fp.spr.gz (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:16 2025, version: 1)
[11/24 14:46:59     21s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1141.5M, current mem=1141.5M)
[11/24 14:46:59     21s] There are 71 io inst loaded
[11/24 14:46:59     21s] There are 19 nets with weight being set
[11/24 14:46:59     21s] There are 19 nets with bottomPreferredRoutingLayer being set
[11/24 14:46:59     21s] There are 19 nets with avoidDetour being set
[11/24 14:46:59     21s] Extracting standard cell pins and blockage ...... 
[11/24 14:46:59     21s] Pin and blockage extraction finished
[11/24 14:46:59     21s] % End Load floorplan data ... (date=11/24 14:46:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=1142.5M, current mem=1142.5M)
[11/24 14:46:59     21s] % Begin Load SymbolTable ... (date=11/24 14:46:59, mem=1142.9M)
[11/24 14:46:59     21s] Reading congestion map file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.route.congmap.gz ...
[11/24 14:46:59     21s] Suppress "**WARN ..." messages.
[11/24 14:46:59     21s] % End Load SymbolTable ... (date=11/24 14:46:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1144.9M, current mem=1144.9M)
[11/24 14:46:59     21s] Loading place ...
[11/24 14:46:59     21s] % Begin Load placement data ... (date=11/24 14:46:59, mem=1144.9M)
[11/24 14:47:00     21s] routingBox: (660 560) (3023460 3023440)
[11/24 14:47:00     21s] coreBox:    (670560 670880) (2353920 2354240)
[11/24 14:47:00     21s] Reading placement file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.place.gz.
[11/24 14:47:00     21s] ** Reading stdCellPlacement_binary (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:17 2025, version# 2) ...
[11/24 14:47:00     21s] Read Views for adaptive view pruning ...
[11/24 14:47:00     21s] Read 0 views from Binary DB for adaptive view pruning
[11/24 14:47:00     21s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1520.0M) ***
[11/24 14:47:00     21s] Total net length = 2.646e+05 (1.272e+05 1.373e+05) (ext = 0.000e+00)
[11/24 14:47:00     21s] % End Load placement data ... (date=11/24 14:47:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=1147.2M, current mem=1147.2M)
[11/24 14:47:00     21s] Reading PG file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on       Fri Nov 21 16:56:17 2025)
[11/24 14:47:00     21s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1516.0M) ***
[11/24 14:47:00     21s] % Begin Load routing data ... (date=11/24 14:47:00, mem=1147.4M)
[11/24 14:47:00     21s] Reading routing file - /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.route.gz.
[11/24 14:47:00     21s] Reading Innovus routing data (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:17 2025 Format: 20.1) ...
[11/24 14:47:00     21s] *** Total 6471 nets are successfully restored.
[11/24 14:47:00     21s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1523.0M) ***
[11/24 14:47:00     21s] % End Load routing data ... (date=11/24 14:47:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1154.2M, current mem=1154.2M)
[11/24 14:47:00     21s] Loading Drc markers ...
[11/24 14:47:00     21s] ... 2 markers are loaded ...
[11/24 14:47:00     21s] ... 0 geometry drc markers are loaded ...
[11/24 14:47:00     21s] ... 0 antenna drc markers are loaded ...
[11/24 14:47:00     21s] % Begin Load DEF data ... (date=11/24 14:47:00, mem=1154.2M)
[11/24 14:47:00     21s] Reading DEF file '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.scandef.gz', current time is Mon Nov 24 14:47:00 2025 ...
[11/24 14:47:00     21s] --- DIVIDERCHAR '/'
[11/24 14:47:00     21s] --- UnitsPerDBU = 1.0000
[11/24 14:47:01     21s] 
[11/24 14:47:01     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/24 14:47:01     21s] Summary for sequential cells identification: 
[11/24 14:47:01     21s]   Identified SBFF number: 116
[11/24 14:47:01     21s]   Identified MBFF number: 0
[11/24 14:47:01     21s]   Identified SB Latch number: 0
[11/24 14:47:01     21s]   Identified MB Latch number: 0
[11/24 14:47:01     21s]   Not identified SBFF number: 24
[11/24 14:47:01     21s]   Not identified MBFF number: 0
[11/24 14:47:01     21s]   Not identified SB Latch number: 0
[11/24 14:47:01     21s]   Not identified MB Latch number: 0
[11/24 14:47:01     21s]   Number of sequential cells which are not FFs: 38
[11/24 14:47:01     21s]  Visiting view : dtmf_view_setup
[11/24 14:47:01     21s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[11/24 14:47:01     21s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/24 14:47:01     21s]  Visiting view : dtmf_view_hold
[11/24 14:47:01     21s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[11/24 14:47:01     21s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/24 14:47:01     21s] 
[11/24 14:47:01     21s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/24 14:47:01     21s] DEF file '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.scandef.gz' is parsed, current time is Mon Nov 24 14:47:01 2025.
[11/24 14:47:01     21s] % End Load DEF data ... (date=11/24 14:47:01, total cpu=0:00:00.1, real=0:00:01.0, peak res=1155.2M, current mem=1155.2M)
[11/24 14:47:01     21s] TAT_INFO: restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
[11/24 14:47:01     21s] Reading property file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.prop
[11/24 14:47:01     21s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1527.0M) ***
[11/24 14:47:01     21s] Reading dirtyarea snapshot file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.db.da.gz (Create by Innovus v21.15-s110_1 on Fri Nov 21 16:56:18 2025, version: 4).
[11/24 14:47:02     22s] Set Default Input Pin Transition as 0.1 ps.
[11/24 14:47:02     22s] eee: readRCCornerMetaData, file read unsuccessful: /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/extraction/extractionMetaData.gz
[11/24 14:47:02     22s] Extraction setup Started 
[11/24 14:47:02     22s] 
[11/24 14:47:02     22s] Trim Metal Layers:
[11/24 14:47:02     22s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/24 14:47:02     22s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/24 14:47:02     22s] Type 'man IMPEXT-6202' for more detail.
[11/24 14:47:02     22s] Reading Capacitance Table File /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl ...
[11/24 14:47:02     22s] Cap table was created using Encounter 10.10-s002_1.
[11/24 14:47:02     22s] Process name: t018s6mm.
[11/24 14:47:02     22s] Importing multi-corner RC tables ... 
[11/24 14:47:02     22s] Summary of Active RC-Corners : 
[11/24 14:47:02     22s]  
[11/24 14:47:02     22s]  Analysis View: dtmf_view_setup
[11/24 14:47:02     22s]     RC-Corner Name        : dtmf_rc_corner
[11/24 14:47:02     22s]     RC-Corner Index       : 0
[11/24 14:47:02     22s]     RC-Corner Temperature : 25 Celsius
[11/24 14:47:02     22s]     RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl'
[11/24 14:47:02     22s]     RC-Corner PreRoute Res Factor         : 1
[11/24 14:47:02     22s]     RC-Corner PreRoute Cap Factor         : 1
[11/24 14:47:02     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/24 14:47:02     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/24 14:47:02     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/24 14:47:02     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/24 14:47:02     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/24 14:47:02     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/24 14:47:02     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/24 14:47:02     22s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/24 14:47:02     22s]     RC-Corner Technology file: '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
[11/24 14:47:02     22s]  
[11/24 14:47:02     22s]  Analysis View: dtmf_view_hold
[11/24 14:47:02     22s]     RC-Corner Name        : dtmf_rc_corner
[11/24 14:47:02     22s]     RC-Corner Index       : 0
[11/24 14:47:02     22s]     RC-Corner Temperature : 25 Celsius
[11/24 14:47:02     22s]     RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/t018s6mlv.capTbl'
[11/24 14:47:02     22s]     RC-Corner PreRoute Res Factor         : 1
[11/24 14:47:02     22s]     RC-Corner PreRoute Cap Factor         : 1
[11/24 14:47:02     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/24 14:47:02     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/24 14:47:02     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/24 14:47:02     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/24 14:47:02     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/24 14:47:02     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/24 14:47:02     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/24 14:47:02     22s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/24 14:47:02     22s]     RC-Corner Technology file: '/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
[11/24 14:47:02     22s] 
[11/24 14:47:02     22s] Trim Metal Layers:
[11/24 14:47:02     22s] LayerId::1 widthSet size::4
[11/24 14:47:02     22s] LayerId::2 widthSet size::4
[11/24 14:47:02     22s] LayerId::3 widthSet size::4
[11/24 14:47:02     22s] LayerId::4 widthSet size::4
[11/24 14:47:02     22s] LayerId::5 widthSet size::4
[11/24 14:47:02     22s] LayerId::6 widthSet size::3
[11/24 14:47:02     22s] eee: readRCGridDensityData file read unsuccessful:extractionRCGridDensityData.gz
[11/24 14:47:02     22s] Restore PreRoute RC Grid data failed.LayerId::1 widthSet size::4
[11/24 14:47:02     22s] LayerId::2 widthSet size::4
[11/24 14:47:02     22s] LayerId::3 widthSet size::4
[11/24 14:47:02     22s] LayerId::4 widthSet size::4
[11/24 14:47:02     22s] LayerId::5 widthSet size::4
[11/24 14:47:02     22s] LayerId::6 widthSet size::3
[11/24 14:47:02     22s] Updating RC grid for preRoute extraction ...
[11/24 14:47:02     22s] eee: pegSigSF::1.070000
[11/24 14:47:02     22s] Initializing multi-corner capacitance tables ... 
[11/24 14:47:02     22s] Initializing multi-corner resistance tables ...
[11/24 14:47:02     22s] Loading rc congestion map /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.congmap.gz ...
[11/24 14:47:03     22s] eee: l::1 avDens::0.081079 usedTrk::1067.007134 availTrk::13160.125660 sigTrk::1067.007134
[11/24 14:47:03     22s] eee: l::2 avDens::0.160760 usedTrk::1984.825936 availTrk::12346.540939 sigTrk::1984.825936
[11/24 14:47:03     22s] eee: l::3 avDens::0.159622 usedTrk::3128.182019 availTrk::19597.421781 sigTrk::3128.182019
[11/24 14:47:03     22s] eee: l::4 avDens::0.070398 usedTrk::1206.193029 availTrk::17133.874083 sigTrk::1206.193029
[11/24 14:47:03     22s] eee: l::5 avDens::0.030680 usedTrk::131.752470 availTrk::4294.390550 sigTrk::131.752470
[11/24 14:47:03     22s] eee: l::6 avDens::0.043173 usedTrk::250.600794 availTrk::5804.528439 sigTrk::250.600794
[11/24 14:47:03     22s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 14:47:03     22s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257723 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.853800 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/24 14:47:03     22s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 14:47:03     22s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257723 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.853800 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/24 14:47:03     22s] Start generating vias ..
[11/24 14:47:03     22s] #create default rule from bind_ndr_rule rule=0x7ff70391e110 0x7ff6eb279538
[11/24 14:47:03     22s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/24 14:47:03     22s] #Skip building auto via since it is not turned on.
[11/24 14:47:04     22s] Extracting standard cell pins and blockage ...... 
[11/24 14:47:04     22s] Pin and blockage extraction finished
[11/24 14:47:04     22s] Via generation completed.
[11/24 14:47:04     22s] % Begin Load power constraints ... (date=11/24 14:47:04, mem=1167.5M)
[11/24 14:47:04     23s] % End Load power constraints ... (date=11/24 14:47:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1173.9M, current mem=1173.9M)
[11/24 14:47:05     23s] % Begin load AAE data ... (date=11/24 14:47:05, mem=1217.9M)
[11/24 14:47:07     23s] AAE DB initialization (MEM=1619.54 CPU=0:00:00.1 REAL=0:00:01.0) 
[11/24 14:47:07     23s] % End load AAE data ... (date=11/24 14:47:07, total cpu=0:00:00.5, real=0:00:02.0, peak res=1224.4M, current mem=1224.4M)
[11/24 14:47:07     23s] Restoring CCOpt config...
[11/24 14:47:10     23s]   Extracting original clock gating for vclk2...
[11/24 14:47:10     23s]     clock_tree vclk2 contains 1 sinks and 0 clock gates.
[11/24 14:47:10     23s]   Extracting original clock gating for vclk2 done.
[11/24 14:47:10     23s]   Extracting original clock gating for vclk2<1>...
[11/24 14:47:10     23s]     clock_tree vclk2<1> contains 12 sinks and 0 clock gates.
[11/24 14:47:10     23s]   Extracting original clock gating for vclk2<1> done.
[11/24 14:47:10     23s]   Extracting original clock gating for vclk2<2>...
[11/24 14:47:10     23s]     clock_tree vclk2<2> contains 9 sinks and 0 clock gates.
[11/24 14:47:10     23s]   Extracting original clock gating for vclk2<2> done.
[11/24 14:47:10     23s]   Extracting original clock gating for vclk2<3>...
[11/24 14:47:10     23s]     clock_tree vclk2<3> contains 129 sinks and 0 clock gates.
[11/24 14:47:10     23s]   Extracting original clock gating for vclk2<3> done.
[11/24 14:47:10     23s]   Extracting original clock gating for vclk2<4>...
[11/24 14:47:10     23s]     clock_tree vclk2<4> contains 1 sinks and 0 clock gates.
[11/24 14:47:10     23s]   Extracting original clock gating for vclk2<4> done.
[11/24 14:47:10     23s]   Extracting original clock gating for vclk1...
[11/24 14:47:10     23s]     clock_tree vclk1 contains 394 sinks and 0 clock gates.
[11/24 14:47:10     23s]   Extracting original clock gating for vclk1 done.
[11/24 14:47:11     23s]   The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
[11/24 14:47:11     23s]   The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
[11/24 14:47:11     23s]   The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
[11/24 14:47:11     23s]   The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
[11/24 14:47:11     23s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/24 14:47:11     23s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/24 14:47:11     23s] **WARN: (IMPCCOPT-2332):	The property locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/24 14:47:11     23s] Restoring CCOpt config done.
[11/24 14:47:11     23s] 
[11/24 14:47:11     23s] TimeStamp Deleting Cell Server Begin ...
[11/24 14:47:11     23s] 
[11/24 14:47:11     23s] TimeStamp Deleting Cell Server End ...
[11/24 14:47:11     23s] 
[11/24 14:47:11     23s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/24 14:47:11     23s] Summary for sequential cells identification: 
[11/24 14:47:11     23s]   Identified SBFF number: 116
[11/24 14:47:11     23s]   Identified MBFF number: 0
[11/24 14:47:11     23s]   Identified SB Latch number: 0
[11/24 14:47:11     23s]   Identified MB Latch number: 0
[11/24 14:47:11     23s]   Not identified SBFF number: 24
[11/24 14:47:11     23s]   Not identified MBFF number: 0
[11/24 14:47:11     23s]   Not identified SB Latch number: 0
[11/24 14:47:11     23s]   Not identified MB Latch number: 0
[11/24 14:47:11     23s]   Number of sequential cells which are not FFs: 38
[11/24 14:47:11     23s] Total number of combinational cells: 266
[11/24 14:47:11     23s] Total number of sequential cells: 178
[11/24 14:47:11     23s] Total number of tristate cells: 18
[11/24 14:47:11     23s] Total number of level shifter cells: 0
[11/24 14:47:11     23s] Total number of power gating cells: 0
[11/24 14:47:11     23s] Total number of isolation cells: 0
[11/24 14:47:11     23s] Total number of power switch cells: 0
[11/24 14:47:11     23s] Total number of pulse generator cells: 0
[11/24 14:47:11     23s] Total number of always on buffers: 0
[11/24 14:47:11     23s] Total number of retention cells: 0
[11/24 14:47:11     23s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/24 14:47:11     23s] Total number of usable buffers: 18
[11/24 14:47:11     23s] List of unusable buffers:
[11/24 14:47:11     23s] Total number of unusable buffers: 0
[11/24 14:47:11     23s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/24 14:47:11     23s] Total number of usable inverters: 18
[11/24 14:47:11     23s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[11/24 14:47:11     23s] Total number of unusable inverters: 3
[11/24 14:47:11     23s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/24 14:47:11     23s] Total number of identified usable delay cells: 4
[11/24 14:47:11     23s] List of identified unusable delay cells:
[11/24 14:47:11     23s] Total number of identified unusable delay cells: 0
[11/24 14:47:11     23s] 
[11/24 14:47:11     23s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/24 14:47:11     23s] 
[11/24 14:47:11     23s] TimeStamp Deleting Cell Server Begin ...
[11/24 14:47:11     23s] 
[11/24 14:47:11     23s] TimeStamp Deleting Cell Server End ...
[11/24 14:47:11     23s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[11/24 14:47:11     23s] timing_aocv_enable_gba_combine_launch_capture
[11/24 14:47:11     23s] timing_enable_backward_compatible_latch_thru_mt_mode
[11/24 14:47:11     23s] timing_enable_separate_device_slew_effect_sensitivities
[11/24 14:47:11     23s] #% End load design ... (date=11/24 14:47:11, total cpu=0:00:05.5, real=0:00:22.0, peak res=1248.5M, current mem=1230.1M)
[11/24 14:47:11     23s] 
[11/24 14:47:11     23s] *** Summary of all messages that are not suppressed in this session:
[11/24 14:47:11     23s] Severity  ID               Count  Summary                                  
[11/24 14:47:11     23s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/24 14:47:11     23s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/24 14:47:11     23s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/24 14:47:11     23s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/24 14:47:11     23s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/24 14:47:11     23s] WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
[11/24 14:47:11     23s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[11/24 14:47:11     23s] WARNING   IMPCCOPT-2332        3  The property %s is deprecated. It still ...
[11/24 14:47:11     23s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[11/24 14:47:11     23s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/24 14:47:11     23s] WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
[11/24 14:47:11     23s] WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
[11/24 14:47:11     23s] WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
[11/24 14:47:11     23s] *** Message Summary: 1027 warning(s), 0 error(s)
[11/24 14:47:11     23s] 
[11/24 14:47:56     28s] <CMD> report_timing
[11/24 14:47:56     28s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/24 14:47:56     28s] #################################################################################
[11/24 14:47:56     28s] # Design Stage: PreRoute
[11/24 14:47:56     28s] # Design Name: DTMF_CHIP
[11/24 14:47:56     28s] # Design Mode: 180nm
[11/24 14:47:56     28s] # Analysis Mode: MMMC Non-OCV 
[11/24 14:47:56     28s] # Parasitics Mode: No SPEF/RCDB 
[11/24 14:47:56     28s] # Signoff Settings: SI Off 
[11/24 14:47:56     28s] #################################################################################
[11/24 14:47:56     28s] Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'preRoute' .
[11/24 14:47:56     28s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/24 14:47:56     28s] RC Extraction called in multi-corner(1) mode.
[11/24 14:47:56     28s] RCMode: PreRoute
[11/24 14:47:56     28s]       RC Corner Indexes            0   
[11/24 14:47:56     28s] Capacitance Scaling Factor   : 1.00000 
[11/24 14:47:56     28s] Resistance Scaling Factor    : 1.00000 
[11/24 14:47:56     28s] Clock Cap. Scaling Factor    : 1.00000 
[11/24 14:47:56     28s] Clock Res. Scaling Factor    : 1.00000 
[11/24 14:47:56     28s] Shrink Factor                : 1.00000
[11/24 14:47:56     28s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/24 14:47:56     28s] Using capacitance table file ...
[11/24 14:47:56     28s] RC Grid backup saved.
[11/24 14:47:56     28s] 
[11/24 14:47:56     28s] Trim Metal Layers:
[11/24 14:47:56     28s] LayerId::1 widthSet size::4
[11/24 14:47:56     28s] LayerId::2 widthSet size::4
[11/24 14:47:56     28s] LayerId::3 widthSet size::4
[11/24 14:47:56     28s] LayerId::4 widthSet size::4
[11/24 14:47:56     28s] LayerId::5 widthSet size::4
[11/24 14:47:56     28s] LayerId::6 widthSet size::3
[11/24 14:47:56     28s] Skipped RC grid update for preRoute extraction.
[11/24 14:47:56     28s] eee: pegSigSF::1.070000
[11/24 14:47:56     28s] Initializing multi-corner capacitance tables ... 
[11/24 14:47:56     28s] Initializing multi-corner resistance tables ...
[11/24 14:47:56     28s] eee: l::1 avDens::0.081079 usedTrk::1067.007134 availTrk::13160.125660 sigTrk::1067.007134
[11/24 14:47:56     28s] eee: l::2 avDens::0.160760 usedTrk::1984.825936 availTrk::12346.540939 sigTrk::1984.825936
[11/24 14:47:56     28s] eee: l::3 avDens::0.159622 usedTrk::3128.182019 availTrk::19597.421781 sigTrk::3128.182019
[11/24 14:47:56     28s] eee: l::4 avDens::0.070398 usedTrk::1206.193029 availTrk::17133.874083 sigTrk::1206.193029
[11/24 14:47:56     28s] eee: l::5 avDens::0.030680 usedTrk::131.752470 availTrk::4294.390550 sigTrk::131.752470
[11/24 14:47:56     28s] eee: l::6 avDens::0.043173 usedTrk::250.600794 availTrk::5804.528439 sigTrk::250.600794
[11/24 14:47:56     28s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 14:47:56     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257723 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.853800 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/24 14:47:56     28s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1739.145M)
[11/24 14:47:57     28s] Calculate delays in BcWc mode...
[11/24 14:47:57     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 1853.5M, InitMEM = 1853.5M)
[11/24 14:47:57     28s] Start delay calculation (fullDC) (1 T). (MEM=1853.5)
[11/24 14:47:58     29s] AAE_INFO: Cdb files are: 
[11/24 14:47:58     29s]  	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/slow.cdb
[11/24 14:47:58     29s] 	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/fast.cdb
[11/24 14:47:58     29s]  
[11/24 14:47:58     29s] Start AAE Lib Loading. (MEM=1865.01)
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:47:58     29s] Type 'man IMPESI-3311' for more detail.
[11/24 14:47:58     29s] **WARN: (EMS-27):	Message (IMPESI-3311) has exceeded the current message display limit of 20.
[11/24 14:47:58     29s] To increase the message display limit, refer to the product command reference manual.
[11/24 14:47:58     29s] End AAE Lib Loading. (MEM=1948.71 CPU=0:00:00.8 Real=0:00:00.0)
[11/24 14:47:59     29s] End AAE Lib Interpolated Model. (MEM=1948.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:48:00     29s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:48:00     29s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 14:48:00     29s] To increase the message display limit, refer to the product command reference manual.
[11/24 14:48:00     29s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:00     29s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:00     29s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:00     29s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:00     29s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:00     29s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     29s] **WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     29s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'BUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'CLKBUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'BUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:01     30s] **WARN: (IMPESI-3086):	The cell 'CLKBUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:48:01     30s] Type 'man IMPESI-3086' for more detail.
[11/24 14:48:02     30s] Total number of fetched objects 6714
[11/24 14:48:02     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 14:48:02     30s] End delay calculation. (MEM=2022.02 CPU=0:00:00.8 REAL=0:00:02.0)
[11/24 14:48:02     30s] End delay calculation (fullDC). (MEM=1985.4 CPU=0:00:01.9 REAL=0:00:05.0)
[11/24 14:48:02     30s] *** CDM Built up (cpu=0:00:02.3  real=0:00:06.0  mem= 1985.4M) ***
[11/24 14:48:21     32s] <CMD> getAnalysisMode -checkType -quiet
[11/24 14:48:53     35s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/24 14:48:53     35s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix DTMF_CHIP_postCTS -outDir timingReports
[11/24 14:48:53     35s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:35.1/0:02:44.5 (0.2), mem = 1985.4M
[11/24 14:48:54     35s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1950.4M, EPOCH TIME: 1763975934.919793
[11/24 14:48:54     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:48:55     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:48:55     35s] All LLGs are deleted
[11/24 14:48:55     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:48:55     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:48:55     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1950.4M, EPOCH TIME: 1763975935.086040
[11/24 14:48:55     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.217, MEM:1950.4M, EPOCH TIME: 1763975935.303328
[11/24 14:48:55     35s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.414, MEM:1950.4M, EPOCH TIME: 1763975935.333912
[11/24 14:48:55     35s] Start to check current routing status for nets...
[11/24 14:48:55     35s] All nets are already routed correctly.
[11/24 14:48:55     35s] End to check current routing status for nets (mem=1950.4M)
[11/24 14:48:56     35s] Effort level <high> specified for reg2reg path_group
[11/24 14:48:57     35s] All LLGs are deleted
[11/24 14:48:57     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:48:57     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:48:57     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1960.4M, EPOCH TIME: 1763975937.411761
[11/24 14:48:57     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1960.4M, EPOCH TIME: 1763975937.412957
[11/24 14:48:57     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1960.4M, EPOCH TIME: 1763975937.444757
[11/24 14:48:57     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:48:57     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:48:57     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1960.4M, EPOCH TIME: 1763975937.475513
[11/24 14:48:57     35s] Max number of tech site patterns supported in site array is 256.
[11/24 14:48:57     35s] Core basic site is tsm3site
[11/24 14:48:57     35s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1960.4M, EPOCH TIME: 1763975937.686703
[11/24 14:48:57     35s] After signature check, allow fast init is false, keep pre-filter is false.
[11/24 14:48:57     35s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/24 14:48:57     35s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1960.4M, EPOCH TIME: 1763975937.687287
[11/24 14:48:57     35s] Use non-trimmed site array because memory saving is not enough.
[11/24 14:48:57     35s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/24 14:48:57     35s] SiteArray: use 1,069,056 bytes
[11/24 14:48:57     35s] SiteArray: current memory after site array memory allocation 1961.4M
[11/24 14:48:57     35s] SiteArray: FP blocked sites are writable
[11/24 14:48:57     35s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1961.4M, EPOCH TIME: 1763975937.756418
[11/24 14:48:57     35s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.029, MEM:1961.4M, EPOCH TIME: 1763975937.785399
[11/24 14:48:57     35s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/24 14:48:57     35s] Atter site array init, number of instance map data is 0.
[11/24 14:48:57     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.313, MEM:1961.4M, EPOCH TIME: 1763975937.788408
[11/24 14:48:57     35s] 
[11/24 14:48:57     35s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 14:48:57     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.472, MEM:1961.4M, EPOCH TIME: 1763975937.916841
[11/24 14:48:57     35s] All LLGs are deleted
[11/24 14:48:57     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 14:48:57     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:48:57     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1961.4M, EPOCH TIME: 1763975937.984850
[11/24 14:48:57     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1961.4M, EPOCH TIME: 1763975937.985075
[11/24 14:49:01     35s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.047  |  0.047  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/24 14:49:01     35s] All LLGs are deleted
[11/24 14:49:01     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:49:01     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:49:01     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1975.9M, EPOCH TIME: 1763975941.527651
[11/24 14:49:01     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1975.9M, EPOCH TIME: 1763975941.528726
[11/24 14:49:01     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1975.9M, EPOCH TIME: 1763975941.534036
[11/24 14:49:01     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:49:01     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:49:01     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1975.9M, EPOCH TIME: 1763975941.534611
[11/24 14:49:01     35s] Max number of tech site patterns supported in site array is 256.
[11/24 14:49:01     35s] Core basic site is tsm3site
[11/24 14:49:01     35s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1975.9M, EPOCH TIME: 1763975941.553988
[11/24 14:49:01     35s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 14:49:01     35s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 14:49:01     35s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1975.9M, EPOCH TIME: 1763975941.554737
[11/24 14:49:01     35s] Fast DP-INIT is on for default
[11/24 14:49:01     35s] Atter site array init, number of instance map data is 0.
[11/24 14:49:01     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1975.9M, EPOCH TIME: 1763975941.559170
[11/24 14:49:01     35s] 
[11/24 14:49:01     35s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 14:49:01     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:1975.9M, EPOCH TIME: 1763975941.561132
[11/24 14:49:01     35s] All LLGs are deleted
[11/24 14:49:01     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 14:49:01     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:49:01     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1975.9M, EPOCH TIME: 1763975941.564360
[11/24 14:49:01     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1975.9M, EPOCH TIME: 1763975941.564558
[11/24 14:49:01     35s] Density: 52.584%
Routing Overflow: 0.16% H and 0.14% V
------------------------------------------------------------------
All LLGs are deleted
[11/24 14:49:01     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:49:01     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:49:01     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1975.9M, EPOCH TIME: 1763975941.568942
[11/24 14:49:01     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1975.9M, EPOCH TIME: 1763975941.569141
[11/24 14:49:01     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1975.9M, EPOCH TIME: 1763975941.570213
[11/24 14:49:01     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:49:01     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:49:01     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1975.9M, EPOCH TIME: 1763975941.570326
[11/24 14:49:01     35s] Max number of tech site patterns supported in site array is 256.
[11/24 14:49:01     35s] Core basic site is tsm3site
[11/24 14:49:01     35s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1975.9M, EPOCH TIME: 1763975941.577163
[11/24 14:49:01     35s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 14:49:01     35s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 14:49:01     35s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1975.9M, EPOCH TIME: 1763975941.577636
[11/24 14:49:01     35s] Fast DP-INIT is on for default
[11/24 14:49:01     35s] Atter site array init, number of instance map data is 0.
[11/24 14:49:01     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1975.9M, EPOCH TIME: 1763975941.580315
[11/24 14:49:01     35s] 
[11/24 14:49:01     35s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 14:49:01     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1975.9M, EPOCH TIME: 1763975941.582085
[11/24 14:49:01     35s] All LLGs are deleted
[11/24 14:49:01     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 14:49:01     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:49:01     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1975.9M, EPOCH TIME: 1763975941.585309
[11/24 14:49:01     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1975.9M, EPOCH TIME: 1763975941.585510
[11/24 14:49:01     35s] Reported timing to dir timingReports
[11/24 14:49:01     35s] Total CPU time: 0.86 sec
[11/24 14:49:01     35s] Total Real time: 8.0 sec
[11/24 14:49:01     35s] Total Memory Usage: 1975.847656 Mbytes
[11/24 14:49:01     35s] Info: pop threads available for lower-level modules during optimization.
[11/24 14:49:01     35s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:07.9 (0.1), totSession cpu/real = 0:00:35.9/0:02:52.4 (0.2), mem = 1975.8M
[11/24 14:49:01     35s] 
[11/24 14:49:01     35s] =============================================================================================
[11/24 14:49:01     35s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[11/24 14:49:01     35s] =============================================================================================
[11/24 14:49:01     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 14:49:01     35s] ---------------------------------------------------------------------------------------------
[11/24 14:49:01     35s] [ ViewPruning            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 14:49:01     35s] [ OptSummaryReport       ]      1   0:00:01.8  (  22.9 % )     0:00:05.1 /  0:00:00.6    0.1
[11/24 14:49:01     35s] [ DrvReport              ]      1   0:00:02.4  (  30.2 % )     0:00:02.4 /  0:00:00.2    0.1
[11/24 14:49:01     35s] [ TimingUpdate           ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.1    0.5
[11/24 14:49:01     35s] [ TimingReport           ]      1   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.0    0.1
[11/24 14:49:01     35s] [ GenerateReports        ]      1   0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.1    0.3
[11/24 14:49:01     35s] [ MISC                   ]          0:00:02.8  (  34.9 % )     0:00:02.8 /  0:00:00.2    0.1
[11/24 14:49:01     35s] ---------------------------------------------------------------------------------------------
[11/24 14:49:01     35s]  timeDesign #1 TOTAL                0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:00.8    0.1
[11/24 14:49:01     35s] ---------------------------------------------------------------------------------------------
[11/24 14:49:01     35s] 
[11/24 14:51:24     53s] <CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
[11/24 14:51:28     54s] <CMD> deselectAll
[11/24 14:51:31     54s] <CMD> zoomBox 357.81100 234.61100 1182.22850 972.64050
[11/24 14:51:32     54s] <CMD> zoomBox 615.89450 402.51300 981.69400 729.98150
[11/24 14:51:33     54s] <CMD> zoomBox 744.85050 487.66550 882.81200 611.17050
[11/24 14:51:34     54s] <CMD> zoomBox 817.84700 553.16600 828.55550 547.09800
[11/24 14:51:35     54s] <CMD> zoomBox 818.31650 545.82900 827.41900 553.97750
[11/24 14:51:36     54s] <CMD> zoomBox 818.71550 546.24550 826.45300 553.17200
[11/24 14:51:37     54s] <CMD> zoomBox 818.99800 546.62850 825.57450 552.51600
[11/24 14:51:40     55s] <CMD> selectWire 820.5700 543.3400 820.8500 681.3800 4 DTMF_INST/TDSP_CORE_INST/read_data
[11/24 14:52:43     63s] <CMD> selectNet DTMF_INST/clk
[11/24 14:52:50     63s] <CMD> deselectAll
[11/24 14:52:51     64s] <CMD> zoomBox 671.98950 501.56050 679.13400 497.25600
[11/24 14:52:53     64s] <CMD> zoomBox 673.15850 497.24350 678.32100 501.86500
[11/24 14:52:53     64s] <CMD> zoomBox 674.00100 497.99200 677.73150 501.33150
[11/24 14:52:56     64s] <CMD> selectWire 654.9100 499.6600 678.2900 499.9400 3 DTMF_INST/clk
[11/24 14:53:49     69s] <CMD> setAttribute -net DTMF_INST/clk -preferred_extra_space 2
[11/24 14:53:55     70s] <CMD> zoomBox 675.23500 499.11600 676.64250 500.37600
[11/24 14:53:56     70s] <CMD> zoomBox 675.52350 499.37800 676.38800 500.15200
[11/24 14:53:56     70s] <CMD> zoomBox 675.70100 499.53900 676.23200 500.01450
[11/24 14:53:57     70s] <CMD> zoomBox 675.87550 499.69850 676.07700 499.87900
[11/24 14:53:57     70s] <CMD> zoomBox 675.89150 499.71300 676.06300 499.86650
[11/24 14:53:58     70s] <CMD> zoomBox 675.95650 499.77300 676.00400 499.81550
[11/24 14:53:59     70s] <CMD> zoomBox 675.97050 499.78550 675.99150 499.80450
[11/24 14:54:02     71s] <CMD> zoomBox 675.86050 499.73950 676.07050 499.92750
[11/24 14:54:03     71s] <CMD> zoomBox 675.61300 499.62150 676.27000 500.20950
[11/24 14:54:04     71s] <CMD> zoomBox 671.93800 497.41400 679.47150 504.15800
[11/24 14:54:05     71s] <CMD> fit
[11/24 14:54:21     72s] <CMD> getAttribute -net DTMF_INST/clk
[11/24 14:54:21     72s] #NET DTMF_INST/clk attributes:
[11/24 14:54:21     72s] #    weight = 2 (default)
[11/24 14:54:21     72s] #    non_default_rule = default (default)
[11/24 14:54:21     72s] #    non_default_rule_effort = auto (default)
[11/24 14:54:21     72s] #    multi_cut_via_effort = low (default)
[11/24 14:54:21     72s] #    shield_net = none (default)
[11/24 14:54:21     72s] #    shield_side = two_sides (default)
[11/24 14:54:21     72s] #    pattern = steiner (default)
[11/24 14:54:21     72s] #    top_preferred_routing_layer = 31 (default)
[11/24 14:54:21     72s] #    bottom_preferred_routing_layer = 0 (default)
[11/24 14:54:21     72s] #    top_preferred_shielding_layer = 31 (default)
[11/24 14:54:21     72s] #    bottom_preferred_shielding_layer = 0 (default)
[11/24 14:54:21     72s] #    preferred_routing_layer_effort = low (default)
[11/24 14:54:21     72s] #    preferred_extra_space = 2
[11/24 14:54:21     72s] #    is_selected = false (default)
[11/24 14:54:21     72s] #    avoid_detour = false (default)
[11/24 14:54:21     72s] #    skip_routing = false (default)
[11/24 14:54:21     72s] #    skip_antenna_fix = false (default)
[11/24 14:54:21     72s] #    si_post_route_fix = false (default)
[11/24 14:54:21     72s] #    max_fanout = 0 (default)
[11/24 14:54:21     72s] #    mask = 0 (default)
[11/24 14:54:21     72s] #    layer_mask = 0:0 (default)
[11/24 14:54:21     72s] #    stripe_layer_range = 0:0 (default)
[11/24 14:54:21     72s] #    one_side_spacing = 0:0 (default)
[11/24 14:54:21     72s] #    avoid_chaining = false (default)
[11/24 14:54:21     72s] #    voltage  = 1.980000
[11/24 14:54:48     75s] <CMD> setAttribute -net DTMF_INST/TDSP_CORE_INST/read_data -shield_net VDD
[11/24 14:55:02     76s] <CMD> deselectAll
[11/24 14:55:02     77s] <CMD> fit
[11/24 14:55:08     77s] <CMD> zoomBox 651.42050 534.92350 788.42900 472.42800
[11/24 14:55:09     77s] <CMD> zoomBox 660.58450 461.43150 744.72550 536.75550
[11/24 14:55:10     77s] <CMD> zoomBox 666.12850 474.13700 717.80200 520.39600
[11/24 14:55:11     77s] <CMD> zoomBox 667.47200 477.94750 711.39450 517.26750
[11/24 14:55:11     77s] <CMD> zoomBox 669.58450 483.93950 701.31850 512.34800
[11/24 14:55:11     77s] <CMD> zoomBox 670.40950 486.27900 697.38350 510.42650
[11/24 14:55:17     78s] <CMD> zoomBox 669.44850 483.93900 701.18300 512.34800
[11/24 14:55:17     78s] <CMD> zoomBox 668.26750 481.37400 705.60250 514.79700
[11/24 14:55:17     78s] <CMD> zoomBox 666.87750 478.35650 710.80150 517.67800
[11/24 14:55:18     78s] <CMD> zoomBox 665.24250 474.80650 716.91850 521.06750
[11/24 14:55:18     78s] <CMD> zoomBox 658.39550 459.93600 742.54200 535.26500
[11/24 14:55:19     78s] <CMD> zoomBox 647.24550 435.72250 784.26500 558.38400
[11/24 14:55:19     78s] <CMD> zoomBox 642.14650 424.64900 803.34600 568.95700
[11/24 14:55:19     78s] <CMD> zoomBox 629.09100 396.29500 852.20450 596.02900
[11/24 14:55:34     79s] <CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
[11/24 14:55:45     80s] <CMD> zoomBox 796.18050 670.89200 880.67950 544.78350
[11/24 14:55:47     80s] <CMD> zoomBox 803.06850 582.12600 856.19750 629.68800
[11/24 14:55:48     80s] <CMD> zoomBox 813.65950 595.96700 837.23300 617.07050
[11/24 14:55:49     80s] <CMD> zoomBox 817.29350 601.03900 829.60000 612.05600
[11/24 14:55:50     80s] <CMD> zoomBox 817.82850 601.85800 828.28900 611.22250
[11/24 14:55:51     80s] <CMD> zoomBox 818.66950 603.14600 826.22750 609.91200
[11/24 14:55:51     81s] <CMD> zoomBox 818.99800 603.64850 825.42250 609.40000
[11/24 14:55:53     81s] <CMD> zoomBox 819.26950 604.07350 824.73100 608.96250
[11/24 14:55:55     81s] <CMD> panPage 0 -1
[11/24 14:56:00     81s] <CMD> deselectAll
[11/24 14:56:00     81s] <CMD> selectWire 821.2300 553.4200 821.5100 680.2600 4 DTMF_INST/TDSP_CORE_INST/go_data
[11/24 14:57:05     87s] <CMD> zoomBox 818.27850 601.26050 825.83800 608.02800
[11/24 14:57:05     87s] <CMD> zoomBox 817.64800 600.40450 826.54200 608.36650
[11/24 14:57:06     87s] <CMD> zoomBox 816.90700 599.39750 827.37050 608.76450
[11/24 14:57:06     87s] <CMD> zoomBox 815.00900 596.81850 829.49150 609.78350
[11/24 14:57:15     87s] <CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
[11/24 14:57:17     88s] <CMD> deselectAll
[11/24 14:57:19     88s] <CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
[11/24 14:57:46     90s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/24 14:57:46     90s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/24 14:57:46     90s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
[11/24 14:57:46     90s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[11/24 14:57:46     90s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/24 14:57:46     90s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 3
[11/24 14:57:46     90s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/24 14:57:46     90s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[11/24 14:57:46     90s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/24 14:57:46     90s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/24 14:57:46     90s] <CMD> routeDesign -globalDetail
[11/24 14:57:46     90s] ### Time Record (routeDesign) is installed.
[11/24 14:57:46     90s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1266.74 (MB), peak = 1445.52 (MB)
[11/24 14:57:47     90s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/24 14:57:47     90s] #**INFO: setDesignMode -flowEffort standard
[11/24 14:57:47     90s] #**INFO: setDesignMode -powerEffort none
[11/24 14:57:47     90s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/24 14:57:47     90s] **INFO: User settings:
[11/24 14:57:47     90s] setNanoRouteMode -drouteEndIteration                1
[11/24 14:57:47     90s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[11/24 14:57:47     90s] setNanoRouteMode -extractThirdPartyCompatible       false
[11/24 14:57:47     90s] setNanoRouteMode -grouteExpTdStdDelay               52.5
[11/24 14:57:47     90s] setNanoRouteMode -routeBottomRoutingLayer           3
[11/24 14:57:47     90s] setNanoRouteMode -routeSelectedNetOnly              true
[11/24 14:57:47     90s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[11/24 14:57:47     90s] setNanoRouteMode -routeTopRoutingLayer              6
[11/24 14:57:47     90s] setNanoRouteMode -routeWithSiDriven                 true
[11/24 14:57:47     90s] setNanoRouteMode -routeWithTimingDriven             true
[11/24 14:57:47     90s] setDesignMode -process                              180
[11/24 14:57:47     90s] setExtractRCMode -coupling_c_th                     3
[11/24 14:57:47     90s] setExtractRCMode -engine                            preRoute
[11/24 14:57:47     90s] setExtractRCMode -lefTechFileMap                    /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
[11/24 14:57:47     90s] setExtractRCMode -relative_c_th                     0.03
[11/24 14:57:47     90s] setExtractRCMode -total_c_th                        5
[11/24 14:57:47     90s] setDelayCalMode -enable_high_fanout                 true
[11/24 14:57:47     90s] setDelayCalMode -engine                             aae
[11/24 14:57:47     90s] setDelayCalMode -ignoreNetLoad                      false
[11/24 14:57:47     90s] setDelayCalMode -socv_accuracy_mode                 low
[11/24 14:57:47     90s] setSIMode -separate_delta_delay_on_data             true
[11/24 14:57:47     90s] 
[11/24 14:57:47     90s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/24 14:57:47     90s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/24 14:57:47     90s] OPERPROF: Starting checkPlace at level 1, MEM:1980.4M, EPOCH TIME: 1763976467.540987
[11/24 14:57:47     90s] Processing tracks to init pin-track alignment.
[11/24 14:57:47     90s] z: 2, totalTracks: 1
[11/24 14:57:47     90s] z: 4, totalTracks: 1
[11/24 14:57:47     90s] z: 6, totalTracks: 1
[11/24 14:57:47     90s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 14:57:47     90s] All LLGs are deleted
[11/24 14:57:47     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:57:47     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:57:47     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1980.4M, EPOCH TIME: 1763976467.795215
[11/24 14:57:47     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.025, MEM:1980.4M, EPOCH TIME: 1763976467.819799
[11/24 14:57:47     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1980.4M, EPOCH TIME: 1763976467.832611
[11/24 14:57:47     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:57:47     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:57:47     90s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1980.4M, EPOCH TIME: 1763976467.855440
[11/24 14:57:47     90s] Max number of tech site patterns supported in site array is 256.
[11/24 14:57:47     90s] Core basic site is tsm3site
[11/24 14:57:47     90s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1980.4M, EPOCH TIME: 1763976467.974432
[11/24 14:57:47     90s] After signature check, allow fast init is false, keep pre-filter is true.
[11/24 14:57:47     90s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/24 14:57:47     90s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1980.4M, EPOCH TIME: 1763976467.976550
[11/24 14:57:47     90s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/24 14:57:47     90s] SiteArray: use 1,069,056 bytes
[11/24 14:57:47     90s] SiteArray: current memory after site array memory allocation 1980.4M
[11/24 14:57:47     90s] SiteArray: FP blocked sites are writable
[11/24 14:57:48     90s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/24 14:57:48     90s] Atter site array init, number of instance map data is 0.
[11/24 14:57:48     90s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.173, MEM:1980.4M, EPOCH TIME: 1763976468.028005
[11/24 14:57:48     90s] 
[11/24 14:57:48     90s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 14:57:48     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.279, MEM:1980.4M, EPOCH TIME: 1763976468.111977
[11/24 14:57:48     90s] Begin checking placement ... (start mem=1980.4M, init mem=1980.4M)
[11/24 14:57:48     90s] Begin checking exclusive groups violation ...
[11/24 14:57:48     90s] There are 0 groups to check, max #box is 0, total #box is 0
[11/24 14:57:48     90s] Finished checking exclusive groups violations. Found 0 Vio.
[11/24 14:57:48     90s] 
[11/24 14:57:48     90s] Running CheckPlace using 1 thread in normal mode...
[11/24 14:57:48     90s] 
[11/24 14:57:48     90s] ...checkPlace normal is done!
[11/24 14:57:48     90s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1980.4M, EPOCH TIME: 1763976468.292163
[11/24 14:57:48     90s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:1980.4M, EPOCH TIME: 1763976468.295139
[11/24 14:57:48     90s] *info: Placed = 6105           (Fixed = 23)
[11/24 14:57:48     90s] *info: Unplaced = 0           
[11/24 14:57:48     90s] Placement Density:52.58%(140826/267812)
[11/24 14:57:48     90s] Placement Density (including fixed std cells):52.58%(140826/267812)
[11/24 14:57:48     90s] All LLGs are deleted
[11/24 14:57:48     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6269).
[11/24 14:57:48     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:57:48     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1980.4M, EPOCH TIME: 1763976468.353682
[11/24 14:57:48     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1980.4M, EPOCH TIME: 1763976468.354073
[11/24 14:57:48     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:57:48     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:57:48     90s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1980.4M)
[11/24 14:57:48     90s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.837, MEM:1980.4M, EPOCH TIME: 1763976468.377778
[11/24 14:57:48     90s] 
[11/24 14:57:48     90s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/24 14:57:48     90s] *** Changed status on (19) nets in Clock.
[11/24 14:57:48     90s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1980.4M) ***
[11/24 14:57:48     90s] 
[11/24 14:57:48     90s] globalDetailRoute
[11/24 14:57:48     90s] 
[11/24 14:57:48     90s] #Start globalDetailRoute on Mon Nov 24 14:57:48 2025
[11/24 14:57:48     90s] #
[11/24 14:57:48     90s] ### Time Record (globalDetailRoute) is installed.
[11/24 14:57:48     90s] ### Time Record (Pre Callback) is installed.
[11/24 14:57:49     90s] ### Time Record (Pre Callback) is uninstalled.
[11/24 14:57:49     90s] ### Time Record (DB Import) is installed.
[11/24 14:57:49     90s] ### Time Record (Timing Data Generation) is installed.
[11/24 14:57:49     90s] #Generating timing data, please wait...
[11/24 14:57:49     90s] #6487 total nets, 6412 already routed, 6412 will ignore in trialRoute
[11/24 14:57:49     90s] ### run_trial_route starts on Mon Nov 24 14:57:49 2025 with memory = 1259.96 (MB), peak = 1445.52 (MB)
[11/24 14:57:50     91s] ### run_trial_route cpu:00:00:00, real:00:00:01, mem:1.2 GB, peak:1.4 GB
[11/24 14:57:50     91s] ### dump_timing_file starts on Mon Nov 24 14:57:50 2025 with memory = 1248.18 (MB), peak = 1445.52 (MB)
[11/24 14:57:50     91s] ### extractRC starts on Mon Nov 24 14:57:50 2025 with memory = 1249.01 (MB), peak = 1445.52 (MB)
[11/24 14:57:50     91s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 14:57:50     91s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[11/24 14:57:50     91s] #Dump tif for version 2.1
[11/24 14:57:52     91s] End AAE Lib Interpolated Model. (MEM=1980.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:57:52     91s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:57:52     91s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 14:57:52     91s] To increase the message display limit, refer to the product command reference manual.
[11/24 14:57:55     92s] Total number of fetched objects 6714
[11/24 14:57:55     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 14:57:55     92s] End delay calculation. (MEM=2014.12 CPU=0:00:00.8 REAL=0:00:03.0)
[11/24 14:57:56     93s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:06, memory = 1272.68 (MB), peak = 1445.52 (MB)
[11/24 14:57:56     93s] ### dump_timing_file cpu:00:00:02, real:00:00:06, mem:1.2 GB, peak:1.4 GB
[11/24 14:57:56     93s] #Done generating timing data.
[11/24 14:57:56     93s] ### Time Record (Timing Data Generation) is uninstalled.
[11/24 14:57:56     93s] #create default rule from bind_ndr_rule rule=0x7ff70391e110 0x7ff6eb1d7538
[11/24 14:57:56     93s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/24 14:57:57     93s] ### Net info: total nets: 6846
[11/24 14:57:57     93s] ### Net info: dirty nets: 692
[11/24 14:57:57     93s] ### Net info: marked as disconnected nets: 0
[11/24 14:57:57     93s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=1 (nr_selected_net=1)
[11/24 14:57:57     93s] #num needed restored net=0
[11/24 14:57:57     93s] #need_extraction net=0 (total=6846)
[11/24 14:57:57     93s] ### Net info: fully routed nets: 19
[11/24 14:57:57     93s] ### Net info: trivial (< 2 pins) nets: 376
[11/24 14:57:57     93s] ### Net info: unrouted nets: 6451
[11/24 14:57:57     93s] ### Net info: re-extraction nets: 0
[11/24 14:57:57     93s] ### Net info: selected nets: 1
[11/24 14:57:57     93s] ### Net info: ignored nets: 0
[11/24 14:57:57     93s] ### Net info: skip routing nets: 0
[11/24 14:57:57     93s] #Start reading timing information from file .timing_file_2738.tif.gz ...
[11/24 14:57:57     93s] #Read in timing information for 57 ports, 6176 instances from timing file .timing_file_2738.tif.gz.
[11/24 14:57:57     93s] ### import design signature (2): route=428011342 fixed_route=428011342 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=16808 net_attr=122873398 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=2001322362 pin_access=1 inst_pattern=1
[11/24 14:57:57     93s] ### Time Record (DB Import) is uninstalled.
[11/24 14:57:57     93s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/24 14:57:57     93s] #RTESIG:78da95d2c14ec3300c0660ce3c8595ed50a46dc44e93265724ae8026e03a6534dd2a75a9
[11/24 14:57:57     93s] #       94a487bd3d0171192a2dcbd59f1cfb9717cbf7c72d30c20dca7544e43b84a72d1137486b
[11/24 14:57:57     93s] #       e2bcbc27dce5d2db03bb5d2c9f5f5e496840285a9fdcc185150cd105882ea5d61fee7e88
[11/24 14:57:57     93s] #       d1d0d82e3a28f67ddfada03e7b7b6a3fa0768d1dbaf48b97d2009fee58890a981d52cfa0
[11/24 14:57:57     93s] #       482e781bcea30e39a7cbafc710928614867f8e87588aabb8e4d770a90c48da48fef5a068
[11/24 14:57:57     93s] #       badea6f1b1a551f3bba94acea34a2b10d389636510d8b13d1c73e431855c19775a13b098
[11/24 14:57:57     93s] #       acaf6da8b3757e38fd250530df7b37a5289fe0457ce346cc1bc1817d2731bd00a152a066
[11/24 14:57:57     93s] #       0e1ab50436d727873a3b943613e6e613a21d163f
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] ### Time Record (Data Preparation) is installed.
[11/24 14:57:57     93s] #RTESIG:78da95d23d4fc330100660667ec5c9ed10a4b6f8ceb163af48ac802a60ad0c71da48a923
[11/24 14:57:57     93s] #       39ced07f8f412c45216ebddea3fb78e5c5f2fd710b8c7083723d20f21dc2d396881ba435
[11/24 14:57:57     93s] #       715ede13ee52e9ed81dd2e96cf2faf24342014ad8f6eefc20ac6c105185c8caddfdffd12
[11/24 14:57:57     93s] #       a3a1b1dde0a0f8e8fb6e05f5c9db63fb09b56becd8c53fbc9406f87cc74a54c0ec187b06
[11/24 14:57:57     93s] #       4574c1db709a74c8399d8f9e42481a62182f5c0fb1145771c9afe1521990b491fcfb41d1
[11/24 14:57:57     93s] #       74bd8dd36b4ba3f2b7a94ae651a51588f9c4b13208ecd0ee0f29f221865499765a13b021
[11/24 14:57:57     93s] #       5a5fdb5027ebfc78fc4f0a60bef76e561992c07e2e981f4ce9af9ee53c6d44de087ee140
[11/24 14:57:57     93s] #       a540657e3eeab47dae4f4a3fbb943633e6e60b4ce122f4
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] ### Time Record (Data Preparation) is uninstalled.
[11/24 14:57:57     93s] ### Time Record (Global Routing) is installed.
[11/24 14:57:57     93s] ### Time Record (Global Routing) is uninstalled.
[11/24 14:57:57     93s] #Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
[11/24 14:57:57     93s] #Total number of selected nets for routing = 1.
[11/24 14:57:57     93s] #Total number of unselected nets (but routable) for routing = 6412 (skipped).
[11/24 14:57:57     93s] #Total number of nets in the design = 6846.
[11/24 14:57:57     93s] #1 routable net do not has any wires.
[11/24 14:57:57     93s] #6393 skipped nets do not have any wires.
[11/24 14:57:57     93s] #19 skipped nets have only detail routed wires.
[11/24 14:57:57     93s] #1 net will be global routed.
[11/24 14:57:57     93s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 14:57:57     93s] ### Time Record (Data Preparation) is installed.
[11/24 14:57:57     93s] #Start routing data preparation on Mon Nov 24 14:57:57 2025
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] #Minimum voltage of a net in the design = 0.000.
[11/24 14:57:57     93s] #Maximum voltage of a net in the design = 1.980.
[11/24 14:57:57     93s] #Voltage range [0.000 - 1.980] has 6844 nets.
[11/24 14:57:57     93s] #Voltage range [0.000 - 0.000] has 1 net.
[11/24 14:57:57     93s] #Voltage range [1.620 - 1.980] has 1 net.
[11/24 14:57:57     93s] #Build and mark too close pins for the same net.
[11/24 14:57:57     93s] ### Time Record (Cell Pin Access) is installed.
[11/24 14:57:57     93s] #Restoring pin access data from file /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/DTMF_CHIP.apa ...
[11/24 14:57:57     93s] #Done restoring pin access data
[11/24 14:57:57     93s] #Initial pin access analysis.
[11/24 14:57:57     93s] #Detail pin access analysis.
[11/24 14:57:57     93s] ### Time Record (Cell Pin Access) is uninstalled.
[11/24 14:57:57     93s] # Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/24 14:57:57     93s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 14:57:57     93s] # Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/24 14:57:57     93s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 14:57:57     93s] # Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
[11/24 14:57:57     93s] # Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
[11/24 14:57:57     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1332.90 (MB), peak = 1445.52 (MB)
[11/24 14:57:57     93s] #Regenerating Ggrids automatically.
[11/24 14:57:57     93s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[11/24 14:57:57     93s] #Using automatically generated G-grids.
[11/24 14:57:57     93s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/24 14:57:57     93s] #Done routing data preparation.
[11/24 14:57:57     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.21 (MB), peak = 1445.52 (MB)
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] #Connectivity extraction summary:
[11/24 14:57:57     93s] #19 routed net(s) are imported.
[11/24 14:57:57     93s] #1 (0.22%) nets are without wires.
[11/24 14:57:57     93s] #433 nets are fixed|skipped|trivial (not extracted).
[11/24 14:57:57     93s] #Total number of nets = 453.
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] #Finished routing data preparation on Mon Nov 24 14:57:57 2025
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] #Cpu time = 00:00:00
[11/24 14:57:57     93s] #Elapsed time = 00:00:00
[11/24 14:57:57     93s] #Increased memory = 28.74 (MB)
[11/24 14:57:57     93s] #Total memory = 1338.39 (MB)
[11/24 14:57:57     93s] #Peak memory = 1445.52 (MB)
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] ### Time Record (Data Preparation) is uninstalled.
[11/24 14:57:57     93s] ### Time Record (Global Routing) is installed.
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] #Start global routing on Mon Nov 24 14:57:57 2025
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] #Start global routing initialization on Mon Nov 24 14:57:57 2025
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] #Number of eco nets is 0
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] #Start global routing data preparation on Mon Nov 24 14:57:57 2025
[11/24 14:57:57     93s] #
[11/24 14:57:57     93s] ### build_merged_routing_blockage_rect_list starts on Mon Nov 24 14:57:57 2025 with memory = 1338.55 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] #Start routing resource analysis on Mon Nov 24 14:57:58 2025
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] ### init_is_bin_blocked starts on Mon Nov 24 14:57:58 2025 with memory = 1339.12 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Nov 24 14:57:58 2025 with memory = 1342.14 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### adjust_flow_cap starts on Mon Nov 24 14:57:58 2025 with memory = 1342.36 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 24 14:57:58 2025 with memory = 1342.36 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### set_via_blocked starts on Mon Nov 24 14:57:58 2025 with memory = 1342.36 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### copy_flow starts on Mon Nov 24 14:57:58 2025 with memory = 1342.36 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] #Routing resource analysis is done on Mon Nov 24 14:57:58 2025
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] ### report_flow_cap starts on Mon Nov 24 14:57:58 2025 with memory = 1342.05 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] #  Resource Analysis:
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/24 14:57:58     93s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/24 14:57:58     93s] #  --------------------------------------------------------------
[11/24 14:57:58     93s] #  Metal3         H        1186        1514       32580    52.56%
[11/24 14:57:58     93s] #  Metal4         V         970        1321       32580    52.12%
[11/24 14:57:58     93s] #  Metal5         H         691         659       32580    44.56%
[11/24 14:57:58     93s] #  Metal6         V         579         567       32580    44.96%
[11/24 14:57:58     93s] #  --------------------------------------------------------------
[11/24 14:57:58     93s] #  Total                   3427      52.98%      130320    48.55%
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #  20 nets (0.29%) with 1 preferred extra spacing.
[11/24 14:57:58     93s] #  1 nets (0.01%) with 2 preferred extra spacing.
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### analyze_m2_tracks starts on Mon Nov 24 14:57:58 2025 with memory = 1342.05 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### report_initial_resource starts on Mon Nov 24 14:57:58 2025 with memory = 1342.06 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### mark_pg_pins_accessibility starts on Mon Nov 24 14:57:58 2025 with memory = 1342.06 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### set_net_region starts on Mon Nov 24 14:57:58 2025 with memory = 1342.07 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #Global routing data preparation is done on Mon Nov 24 14:57:58 2025
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.07 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] ### prepare_level starts on Mon Nov 24 14:57:58 2025 with memory = 1342.09 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### init level 1 starts on Mon Nov 24 14:57:58 2025 with memory = 1342.11 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### Level 1 hgrid = 181 X 180
[11/24 14:57:58     93s] ### prepare_level_flow starts on Mon Nov 24 14:57:58 2025 with memory = 1342.15 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #Global routing initialization is done on Mon Nov 24 14:57:58 2025
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.16 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #start global routing iteration 1...
[11/24 14:57:58     93s] ### init_flow_edge starts on Mon Nov 24 14:57:58 2025 with memory = 1342.20 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### routing at level 1 (topmost level) iter 0
[11/24 14:57:58     93s] ### measure_qor starts on Mon Nov 24 14:57:58 2025 with memory = 1346.41 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### measure_congestion starts on Mon Nov 24 14:57:58 2025 with memory = 1346.42 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1345.97 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #start global routing iteration 2...
[11/24 14:57:58     93s] ### routing at level 1 (topmost level) iter 1
[11/24 14:57:58     93s] ### measure_qor starts on Mon Nov 24 14:57:58 2025 with memory = 1346.15 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### measure_congestion starts on Mon Nov 24 14:57:58 2025 with memory = 1346.15 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.15 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #start global routing iteration 3...
[11/24 14:57:58     93s] ### routing at level 1 (topmost level) iter 2
[11/24 14:57:58     93s] ### measure_qor starts on Mon Nov 24 14:57:58 2025 with memory = 1346.15 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### measure_congestion starts on Mon Nov 24 14:57:58 2025 with memory = 1346.15 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.15 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] ### route_end starts on Mon Nov 24 14:57:58 2025 with memory = 1346.15 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
[11/24 14:57:58     93s] #Total number of selected nets for routing = 1.
[11/24 14:57:58     93s] #Total number of unselected nets (but routable) for routing = 6412 (skipped).
[11/24 14:57:58     93s] #Total number of nets in the design = 6846.
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #6393 skipped nets do not have any wires.
[11/24 14:57:58     93s] #1 routable net has routed wires.
[11/24 14:57:58     93s] #19 skipped nets have only detail routed wires.
[11/24 14:57:58     93s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #Routed net constraints summary:
[11/24 14:57:58     93s] #-----------------------------------------
[11/24 14:57:58     93s] #        Rules   Shielding   Unconstrained  
[11/24 14:57:58     93s] #-----------------------------------------
[11/24 14:57:58     93s] #      Default           1               0  
[11/24 14:57:58     93s] #-----------------------------------------
[11/24 14:57:58     93s] #        Total           1               0  
[11/24 14:57:58     93s] #-----------------------------------------
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #Routing constraints summary of the whole design:
[11/24 14:57:58     93s] #------------------------------------------------------------
[11/24 14:57:58     93s] #        Rules   Pref Extra Space   Shielding   Unconstrained  
[11/24 14:57:58     93s] #------------------------------------------------------------
[11/24 14:57:58     93s] #      Default                 20           1            6392  
[11/24 14:57:58     93s] #------------------------------------------------------------
[11/24 14:57:58     93s] #        Total                 20           1            6392  
[11/24 14:57:58     93s] #------------------------------------------------------------
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 24 14:57:58 2025 with memory = 1346.18 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### cal_base_flow starts on Mon Nov 24 14:57:58 2025 with memory = 1346.18 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### init_flow_edge starts on Mon Nov 24 14:57:58 2025 with memory = 1346.18 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### cal_flow starts on Mon Nov 24 14:57:58 2025 with memory = 1346.22 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### report_overcon starts on Mon Nov 24 14:57:58 2025 with memory = 1346.24 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #                 OverCon          
[11/24 14:57:58     93s] #                  #Gcell    %Gcell
[11/24 14:57:58     93s] #     Layer           (1)   OverCon  Flow/Cap
[11/24 14:57:58     93s] #  ----------------------------------------------
[11/24 14:57:58     93s] #  Metal3        0(0.00%)   (0.00%)     0.02  
[11/24 14:57:58     93s] #  Metal4        0(0.00%)   (0.00%)     0.06  
[11/24 14:57:58     93s] #  Metal5        0(0.00%)   (0.00%)     0.01  
[11/24 14:57:58     93s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[11/24 14:57:58     93s] #  ----------------------------------------------
[11/24 14:57:58     93s] #     Total      0(0.00%)   (0.00%)
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/24 14:57:58     93s] #  Overflow after GR: 0.00% H + 0.00% V
[11/24 14:57:58     93s] #
[11/24 14:57:58     93s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### cal_base_flow starts on Mon Nov 24 14:57:58 2025 with memory = 1346.28 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### init_flow_edge starts on Mon Nov 24 14:57:58 2025 with memory = 1346.28 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### cal_flow starts on Mon Nov 24 14:57:58 2025 with memory = 1346.29 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     93s] ### generate_cong_map_content starts on Mon Nov 24 14:57:58 2025 with memory = 1346.29 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] ### Sync with Inovus CongMap starts on Mon Nov 24 14:57:58 2025 with memory = 1346.73 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     93s] #Hotspot report including placement blocked areas
[11/24 14:57:58     93s] OPERPROF: Starting HotSpotCal at level 1, MEM:2024.0M, EPOCH TIME: 1763976478.300773
[11/24 14:57:58     93s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 14:57:58     93s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/24 14:57:58     93s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 14:57:58     93s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/24 14:57:58     93s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/24 14:57:58     93s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/24 14:57:58     94s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/24 14:57:58     94s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 14:57:58     94s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[11/24 14:57:58     94s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 14:57:58     94s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[11/24 14:57:58     94s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 14:57:58     94s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/24 14:57:58     94s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[11/24 14:57:58     94s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/24 14:57:58     94s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.089, MEM:2024.0M, EPOCH TIME: 1763976478.389760
[11/24 14:57:58     94s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     94s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     94s] ### update starts on Mon Nov 24 14:57:58 2025 with memory = 1347.29 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] #Complete Global Routing.
[11/24 14:57:58     94s] #Total number of nets with non-default rule or having extra spacing = 21
[11/24 14:57:58     94s] #Total wire length = 9191 um.
[11/24 14:57:58     94s] #Total half perimeter of net bounding box = 4153 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal2 = 701 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal3 = 3976 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal4 = 3636 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal5 = 569 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal6 = 309 um.
[11/24 14:57:58     94s] #Total number of vias = 1611
[11/24 14:57:58     94s] #Up-Via Summary (total 1611):
[11/24 14:57:58     94s] #           
[11/24 14:57:58     94s] #-----------------------
[11/24 14:57:58     94s] # Metal1            578
[11/24 14:57:58     94s] # Metal2            538
[11/24 14:57:58     94s] # Metal3            445
[11/24 14:57:58     94s] # Metal4             46
[11/24 14:57:58     94s] # Metal5              4
[11/24 14:57:58     94s] #-----------------------
[11/24 14:57:58     94s] #                  1611 
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     94s] ### report_overcon starts on Mon Nov 24 14:57:58 2025 with memory = 1347.73 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     94s] ### report_overcon starts on Mon Nov 24 14:57:58 2025 with memory = 1347.73 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] #Max overcon = 0 track.
[11/24 14:57:58     94s] #Total overcon = 0.00%.
[11/24 14:57:58     94s] #Worst layer Gcell overcon rate = 0.00%.
[11/24 14:57:58     94s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     94s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     94s] ### global_route design signature (5): route=403223975 net_attr=2106930909
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] #Global routing statistics:
[11/24 14:57:58     94s] #Cpu time = 00:00:00
[11/24 14:57:58     94s] #Elapsed time = 00:00:00
[11/24 14:57:58     94s] #Increased memory = 7.91 (MB)
[11/24 14:57:58     94s] #Total memory = 1346.30 (MB)
[11/24 14:57:58     94s] #Peak memory = 1445.52 (MB)
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] #Finished global routing on Mon Nov 24 14:57:58 2025
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] ### Time Record (Global Routing) is uninstalled.
[11/24 14:57:58     94s] ### Time Record (Data Preparation) is installed.
[11/24 14:57:58     94s] ### Time Record (Data Preparation) is uninstalled.
[11/24 14:57:58     94s] ### track-assign external-init starts on Mon Nov 24 14:57:58 2025 with memory = 1343.57 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] ### Time Record (Track Assignment) is installed.
[11/24 14:57:58     94s] ### Time Record (Track Assignment) is uninstalled.
[11/24 14:57:58     94s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.57 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] ### track-assign engine-init starts on Mon Nov 24 14:57:58 2025 with memory = 1343.58 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] ### Time Record (Track Assignment) is installed.
[11/24 14:57:58     94s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     94s] ### track-assign core-engine starts on Mon Nov 24 14:57:58 2025 with memory = 1343.64 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] #Start Track Assignment.
[11/24 14:57:58     94s] #Done with 1 horizontal wires in 6 hboxes and 2 vertical wires in 6 hboxes.
[11/24 14:57:58     94s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[11/24 14:57:58     94s] #Complete Track Assignment.
[11/24 14:57:58     94s] #Total number of nets with non-default rule or having extra spacing = 21
[11/24 14:57:58     94s] #Total wire length = 9189 um.
[11/24 14:57:58     94s] #Total half perimeter of net bounding box = 4153 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal2 = 701 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal3 = 3977 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal4 = 3633 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal5 = 569 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal6 = 309 um.
[11/24 14:57:58     94s] #Total number of vias = 1611
[11/24 14:57:58     94s] #Up-Via Summary (total 1611):
[11/24 14:57:58     94s] #           
[11/24 14:57:58     94s] #-----------------------
[11/24 14:57:58     94s] # Metal1            578
[11/24 14:57:58     94s] # Metal2            538
[11/24 14:57:58     94s] # Metal3            445
[11/24 14:57:58     94s] # Metal4             46
[11/24 14:57:58     94s] # Metal5              4
[11/24 14:57:58     94s] #-----------------------
[11/24 14:57:58     94s] #                  1611 
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] ### track_assign design signature (8): route=1834627628
[11/24 14:57:58     94s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[11/24 14:57:58     94s] ### Time Record (Track Assignment) is uninstalled.
[11/24 14:57:58     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.91 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/24 14:57:58     94s] #Cpu time = 00:00:01
[11/24 14:57:58     94s] #Elapsed time = 00:00:01
[11/24 14:57:58     94s] #Increased memory = 33.74 (MB)
[11/24 14:57:58     94s] #Total memory = 1343.17 (MB)
[11/24 14:57:58     94s] #Peak memory = 1445.52 (MB)
[11/24 14:57:58     94s] ### Time Record (Detail Routing) is installed.
[11/24 14:57:58     94s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] #Start Detail Routing..
[11/24 14:57:58     94s] #start initial detail routing ...
[11/24 14:57:58     94s] ### Design has 0 dirty nets, 1542 dirty-areas)
[11/24 14:57:58     94s] #   number of violations = 0
[11/24 14:57:58     94s] #1539 out of 6176 instances (24.9%) need to be verified(marked ipoed), dirty area = 1.4%.
[11/24 14:57:58     94s] #11.1% of the total area is being checked for drcs
[11/24 14:57:58     94s] #11.1% of the total area was checked
[11/24 14:57:58     94s] ### Routing stats: routing = 0.43% drc-check-only = 0.24% dirty-area = 5.59%
[11/24 14:57:58     94s] #   number of violations = 0
[11/24 14:57:58     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.40 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] #Complete Detail Routing.
[11/24 14:57:58     94s] #Total number of nets with non-default rule or having extra spacing = 21
[11/24 14:57:58     94s] #Total wire length = 9185 um.
[11/24 14:57:58     94s] #Total half perimeter of net bounding box = 4153 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal2 = 701 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal3 = 3975 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal4 = 3631 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal5 = 569 um.
[11/24 14:57:58     94s] #Total wire length on LAYER Metal6 = 309 um.
[11/24 14:57:58     94s] #Total number of vias = 1611
[11/24 14:57:58     94s] #Up-Via Summary (total 1611):
[11/24 14:57:58     94s] #           
[11/24 14:57:58     94s] #-----------------------
[11/24 14:57:58     94s] # Metal1            578
[11/24 14:57:58     94s] # Metal2            538
[11/24 14:57:58     94s] # Metal3            445
[11/24 14:57:58     94s] # Metal4             46
[11/24 14:57:58     94s] # Metal5              4
[11/24 14:57:58     94s] #-----------------------
[11/24 14:57:58     94s] #                  1611 
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] #Total number of DRC violations = 0
[11/24 14:57:58     94s] ### Time Record (Detail Routing) is uninstalled.
[11/24 14:57:58     94s] #Cpu time = 00:00:00
[11/24 14:57:58     94s] #Elapsed time = 00:00:00
[11/24 14:57:58     94s] #Increased memory = 6.25 (MB)
[11/24 14:57:58     94s] #Total memory = 1349.42 (MB)
[11/24 14:57:58     94s] #Peak memory = 1445.52 (MB)
[11/24 14:57:58     94s] ### Time Record (Shielding) is installed.
[11/24 14:57:58     94s] #Analyzing shielding information. 
[11/24 14:57:58     94s] #  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
[11/24 14:57:58     94s] #  Bottom shield layer is layer 3.
[11/24 14:57:58     94s] #  Bottom routing layer for shield is layer 3.
[11/24 14:57:58     94s] #  Start shielding step 1
[11/24 14:57:58     94s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.50 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] #  Start shielding step 2 
[11/24 14:57:58     94s] #    Inner loop #1
[11/24 14:57:58     94s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.58 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] #  Start shielding step 3
[11/24 14:57:58     94s] #    Start loop 1
[11/24 14:57:58     94s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.25 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.25 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] #  Start shielding step 4
[11/24 14:57:58     94s] #    Inner loop #1
[11/24 14:57:58     94s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.91 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.91 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] #-------------------------------------------------------------------------------
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] #	Shielding Summary
[11/24 14:57:58     94s] #-------------------------------------------------------------------------------
[11/24 14:57:58     94s] #Primary shielding net(s): VDD 
[11/24 14:57:58     94s] #Opportunistic shielding net(s): VSS
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] #Number of nets with shield attribute: 1
[11/24 14:57:58     94s] #Number of nets reported: 1
[11/24 14:57:58     94s] #Number of nets without shielding: 0
[11/24 14:57:58     94s] #Average ratio                   : 0.998
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] #Name   Average Length     Shield    Ratio
[11/24 14:57:58     94s] #Metal3:          58.0      115.1     0.993
[11/24 14:57:58     94s] #Metal4:         146.2      292.3     1.000
[11/24 14:57:58     94s] #-------------------------------------------------------------------------------
[11/24 14:57:58     94s] #Bottom shield layer (Metal3) and above: 
[11/24 14:57:58     94s] #Average (BotShieldLayer) ratio  : 0.998
[11/24 14:57:58     94s] #
[11/24 14:57:58     94s] #Name    Actual Length     Shield    Ratio
[11/24 14:57:58     94s] #Metal3:          58.0      115.1     0.993
[11/24 14:57:58     94s] #Metal4:         146.2      292.3     1.000
[11/24 14:57:58     94s] #-------------------------------------------------------------------------------
[11/24 14:57:58     94s] #No preferred routing layer range specified
[11/24 14:57:58     94s] #Done Shielding:    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.97 (MB), peak = 1445.52 (MB)
[11/24 14:57:58     94s] ### Time Record (Shielding) is uninstalled.
[11/24 14:57:58     94s] #detailRoute Statistics:
[11/24 14:57:58     94s] #Cpu time = 00:00:00
[11/24 14:57:58     94s] #Elapsed time = 00:00:00
[11/24 14:57:58     94s] #Increased memory = 5.80 (MB)
[11/24 14:57:58     94s] #Total memory = 1348.98 (MB)
[11/24 14:57:58     94s] #Peak memory = 1445.52 (MB)
[11/24 14:57:58     94s] ### global_detail_route design signature (29): route=887373740 flt_obj=0 vio=1905142130 shield_wire=1791109136
[11/24 14:57:58     94s] ### Time Record (DB Export) is installed.
[11/24 14:57:58     94s] ### export design design signature (30): route=887373740 fixed_route=1106413639 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1791109136 net_attr=1655398172 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=2001322362 pin_access=996735084 inst_pattern=1
[11/24 14:57:59     94s] #	no debugging net set
[11/24 14:57:59     94s] ### Time Record (DB Export) is uninstalled.
[11/24 14:57:59     94s] ### Time Record (Post Callback) is installed.
[11/24 14:57:59     94s] ### Time Record (Post Callback) is uninstalled.
[11/24 14:57:59     94s] #
[11/24 14:57:59     94s] #globalDetailRoute statistics:
[11/24 14:57:59     94s] #Cpu time = 00:00:04
[11/24 14:57:59     94s] #Elapsed time = 00:00:10
[11/24 14:57:59     94s] #Increased memory = 83.75 (MB)
[11/24 14:57:59     94s] #Total memory = 1354.79 (MB)
[11/24 14:57:59     94s] #Peak memory = 1445.52 (MB)
[11/24 14:57:59     94s] #Number of warnings = 1
[11/24 14:57:59     94s] #Total number of warnings = 4
[11/24 14:57:59     94s] #Number of fails = 0
[11/24 14:57:59     94s] #Total number of fails = 0
[11/24 14:57:59     94s] #Complete globalDetailRoute on Mon Nov 24 14:57:59 2025
[11/24 14:57:59     94s] #
[11/24 14:57:59     94s] ### Time Record (globalDetailRoute) is uninstalled.
[11/24 14:57:59     94s] #Default setup view is reset to dtmf_view_setup.
[11/24 14:57:59     94s] #Default setup view is reset to dtmf_view_setup.
[11/24 14:57:59     94s] AAE_INFO: Post Route call back at the end of routeDesign
[11/24 14:57:59     94s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:12, memory = 1339.48 (MB), peak = 1445.52 (MB)
[11/24 14:57:59     94s] 
[11/24 14:57:59     94s] *** Summary of all messages that are not suppressed in this session:
[11/24 14:57:59     94s] Severity  ID               Count  Summary                                  
[11/24 14:57:59     94s] WARNING   IMPMSMV-1810       132  Net %s, driver %s (cell %s) voltage %g d...
[11/24 14:57:59     94s] *** Message Summary: 132 warning(s), 0 error(s)
[11/24 14:57:59     94s] 
[11/24 14:57:59     94s] ### Time Record (routeDesign) is uninstalled.
[11/24 14:57:59     94s] ### 
[11/24 14:57:59     94s] ###   Scalability Statistics
[11/24 14:57:59     94s] ### 
[11/24 14:57:59     94s] ### --------------------------------+----------------+----------------+----------------+
[11/24 14:57:59     94s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/24 14:57:59     94s] ### --------------------------------+----------------+----------------+----------------+
[11/24 14:57:59     94s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/24 14:57:59     94s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/24 14:57:59     94s] ###   Timing Data Generation        |        00:00:02|        00:00:07|             0.3|
[11/24 14:57:59     94s] ###   DB Import                     |        00:00:00|        00:00:01|             1.0|
[11/24 14:57:59     94s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/24 14:57:59     94s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/24 14:57:59     94s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/24 14:57:59     94s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/24 14:57:59     94s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/24 14:57:59     94s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/24 14:57:59     94s] ###   Shielding                     |        00:00:00|        00:00:00|             1.0|
[11/24 14:57:59     94s] ###   Entire Command                |        00:00:04|        00:00:12|             0.3|
[11/24 14:57:59     94s] ### --------------------------------+----------------+----------------+----------------+
[11/24 14:57:59     94s] ### 
[11/24 14:58:10     95s] <CMD> zoomBox 817.06900 598.97650 824.62900 605.74450
[11/24 14:58:12     95s] <CMD> deselectAll
[11/24 14:58:12     95s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg
[11/24 14:58:16     95s] <CMD> zoomBox 818.07900 599.73400 823.54100 604.62350
[11/24 14:58:19     95s] <CMD> zoomBox 817.61500 599.38600 824.04100 605.13850
[11/24 14:58:30     96s] <CMD> zoomBox 816.43300 598.49800 825.32750 606.46050
[11/24 14:58:30     96s] <CMD> zoomBox 815.67950 597.93700 826.14400 607.30500
[11/24 14:58:31     96s] <CMD> zoomBox 814.79550 597.28500 827.10650 608.30600
[11/24 14:58:40     97s] <CMD> report_timing
[11/24 14:58:40     97s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/24 14:58:40     97s] AAE DB initialization (MEM=2035.16 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/24 14:58:40     97s] #################################################################################
[11/24 14:58:40     97s] # Design Stage: PreRoute
[11/24 14:58:40     97s] # Design Name: DTMF_CHIP
[11/24 14:58:40     97s] # Design Mode: 180nm
[11/24 14:58:40     97s] # Analysis Mode: MMMC Non-OCV 
[11/24 14:58:40     97s] # Parasitics Mode: No SPEF/RCDB 
[11/24 14:58:40     97s] # Signoff Settings: SI Off 
[11/24 14:58:40     97s] #################################################################################
[11/24 14:58:40     97s] Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'preRoute' .
[11/24 14:58:40     97s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/24 14:58:40     97s] RC Extraction called in multi-corner(1) mode.
[11/24 14:58:40     97s] RCMode: PreRoute
[11/24 14:58:40     97s]       RC Corner Indexes            0   
[11/24 14:58:40     97s] Capacitance Scaling Factor   : 1.00000 
[11/24 14:58:40     97s] Resistance Scaling Factor    : 1.00000 
[11/24 14:58:40     97s] Clock Cap. Scaling Factor    : 1.00000 
[11/24 14:58:40     97s] Clock Res. Scaling Factor    : 1.00000 
[11/24 14:58:40     97s] Shrink Factor                : 1.00000
[11/24 14:58:40     97s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/24 14:58:40     97s] Using capacitance table file ...
[11/24 14:58:40     97s] 
[11/24 14:58:40     97s] Trim Metal Layers:
[11/24 14:58:40     97s] LayerId::1 widthSet size::4
[11/24 14:58:40     97s] LayerId::2 widthSet size::4
[11/24 14:58:40     97s] LayerId::3 widthSet size::4
[11/24 14:58:40     97s] LayerId::4 widthSet size::4
[11/24 14:58:40     97s] LayerId::5 widthSet size::4
[11/24 14:58:40     97s] LayerId::6 widthSet size::3
[11/24 14:58:40     97s] Updating RC grid for preRoute extraction ...
[11/24 14:58:40     97s] eee: pegSigSF::1.070000
[11/24 14:58:40     97s] Initializing multi-corner capacitance tables ... 
[11/24 14:58:40     97s] Initializing multi-corner resistance tables ...
[11/24 14:58:40     97s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/24 14:58:40     97s] eee: l::2 avDens::0.004663 usedTrk::25.480952 availTrk::5464.762363 sigTrk::25.480952
[11/24 14:58:40     97s] eee: l::3 avDens::0.011250 usedTrk::84.090476 availTrk::7474.723606 sigTrk::84.090476
[11/24 14:58:40     97s] eee: l::4 avDens::0.015302 usedTrk::80.277778 availTrk::5246.191125 sigTrk::80.277778
[11/24 14:58:40     97s] eee: l::5 avDens::0.030697 usedTrk::131.823512 availTrk::4294.390550 sigTrk::131.823512
[11/24 14:58:40     97s] eee: l::6 avDens::0.043173 usedTrk::250.600794 availTrk::5804.528439 sigTrk::250.600794
[11/24 14:58:40     97s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 14:58:40     97s] eee: LAM: n=40 LLS=3-3 HLS=5-5 rDens=0.375993 uaWl=1.000000 uaWlH=0.715979 aWlH=0.000000 lMod=0 pMax=0.931000 pMod=77 wcR=0.639300 newSi=0.001600 wHLS=1.598250 siPrev=0 viaL=0.000000
[11/24 14:58:40     97s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2029.156M)
[11/24 14:58:40     98s] Calculate delays in BcWc mode...
[11/24 14:58:40     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 2046.5M, InitMEM = 2046.5M)
[11/24 14:58:40     98s] Start delay calculation (fullDC) (1 T). (MEM=2046.5)
[11/24 14:58:40     98s] AAE_INFO: Cdb files are: 
[11/24 14:58:40     98s]  	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/slow.cdb
[11/24 14:58:40     98s] 	/home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/mmmc/fast.cdb
[11/24 14:58:40     98s]  
[11/24 14:58:40     98s] Start AAE Lib Loading. (MEM=2058.02)
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/24 14:58:41     98s] Type 'man IMPESI-3311' for more detail.
[11/24 14:58:41     98s] End AAE Lib Loading. (MEM=2158.39 CPU=0:00:00.7 Real=0:00:01.0)
[11/24 14:58:41     98s] End AAE Lib Interpolated Model. (MEM=2158.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:58:41     98s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:58:41     98s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 14:58:41     98s] To increase the message display limit, refer to the product command reference manual.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     98s] **WARN: (IMPESI-3086):	The cell 'BUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     98s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     99s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     99s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     99s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     99s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     99s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     99s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:41     99s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:41     99s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:42     99s] **WARN: (IMPESI-3086):	The cell 'CLKBUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:42     99s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:42     99s] **WARN: (IMPESI-3086):	The cell 'BUFXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:42     99s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:42     99s] **WARN: (IMPESI-3086):	The cell 'CLKBUFX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/24 14:58:42     99s] Type 'man IMPESI-3086' for more detail.
[11/24 14:58:42     99s] Total number of fetched objects 6714
[11/24 14:58:42     99s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 14:58:42     99s] End delay calculation. (MEM=2198.08 CPU=0:00:00.7 REAL=0:00:01.0)
[11/24 14:58:42     99s] End delay calculation (fullDC). (MEM=2161.46 CPU=0:00:01.5 REAL=0:00:02.0)
[11/24 14:58:42     99s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 2161.5M) ***
[11/24 14:59:13    102s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/24 14:59:13    102s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix DTMF_CHIP_postCTS_M4 -outDir timingReports
[11/24 14:59:13    102s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:42.5/0:13:04.4 (0.1), mem = 2161.5M
[11/24 14:59:14    102s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2107.5M, EPOCH TIME: 1763976554.312266
[11/24 14:59:14    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:14    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:14    102s] All LLGs are deleted
[11/24 14:59:14    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:14    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:14    102s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2107.5M, EPOCH TIME: 1763976554.312356
[11/24 14:59:14    102s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2107.5M, EPOCH TIME: 1763976554.312399
[11/24 14:59:14    102s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2107.5M, EPOCH TIME: 1763976554.312476
[11/24 14:59:14    102s] Start to check current routing status for nets...
[11/24 14:59:14    102s] Net DTMF_INST/ARB_INST/FE_OFN68_n_7864 is not routed.
[11/24 14:59:14    102s] Early Global Route is going to be called for routing.
[11/24 14:59:14    102s] End to check current routing status for nets (mem=2107.5M)
[11/24 14:59:14    102s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=2107.5M
[11/24 14:59:14    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=2107.5M
[11/24 14:59:14    102s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2107.46 MB )
[11/24 14:59:14    102s] (I)      ==================== Layers =====================
[11/24 14:59:14    102s] (I)      +-----+----+---------+---------+--------+-------+
[11/24 14:59:14    102s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/24 14:59:14    102s] (I)      +-----+----+---------+---------+--------+-------+
[11/24 14:59:14    102s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/24 14:59:14    102s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/24 14:59:14    102s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/24 14:59:14    102s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/24 14:59:14    102s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/24 14:59:14    102s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/24 14:59:14    102s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/24 14:59:14    102s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/24 14:59:14    102s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/24 14:59:14    102s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/24 14:59:14    102s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/24 14:59:14    102s] (I)      +-----+----+---------+---------+--------+-------+
[11/24 14:59:14    102s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/24 14:59:14    102s] (I)      +-----+----+---------+---------+--------+-------+
[11/24 14:59:14    102s] (I)      Started Import and model ( Curr Mem: 2107.46 MB )
[11/24 14:59:14    102s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/24 14:59:14    102s] (I)      == Non-default Options ==
[11/24 14:59:14    102s] (I)      Route open nets only                               : true
[11/24 14:59:14    102s] (I)      Maximum routing layer                              : 4
[11/24 14:59:14    102s] (I)      Number of threads                                  : 1
[11/24 14:59:14    102s] (I)      Method to set GCell size                           : row
[11/24 14:59:14    102s] (I)      Counted 2885 PG shapes. We will not process PG shapes layer by layer.
[11/24 14:59:14    102s] (I)      Use row-based GCell size
[11/24 14:59:14    102s] (I)      Use row-based GCell align
[11/24 14:59:14    102s] (I)      layer 0 area = 0
[11/24 14:59:14    102s] (I)      layer 1 area = 0
[11/24 14:59:14    102s] (I)      layer 2 area = 0
[11/24 14:59:14    102s] (I)      layer 3 area = 0
[11/24 14:59:14    102s] (I)      GCell unit size   : 10080
[11/24 14:59:14    102s] (I)      GCell multiplier  : 1
[11/24 14:59:14    102s] (I)      GCell row height  : 10080
[11/24 14:59:14    102s] (I)      Actual row height : 10080
[11/24 14:59:14    102s] (I)      GCell align ref   : 670560 670880
[11/24 14:59:14    102s] [NR-eGR] Track table information for default rule: 
[11/24 14:59:14    102s] [NR-eGR] Metal1 has single uniform track structure
[11/24 14:59:14    102s] [NR-eGR] Metal2 has single uniform track structure
[11/24 14:59:14    102s] [NR-eGR] Metal3 has single uniform track structure
[11/24 14:59:14    102s] [NR-eGR] Metal4 has single uniform track structure
[11/24 14:59:14    102s] [NR-eGR] Metal5 has single uniform track structure
[11/24 14:59:14    102s] [NR-eGR] Metal6 has single uniform track structure
[11/24 14:59:14    102s] (I)      ================ Default via ================
[11/24 14:59:14    102s] (I)      +---+------------------+--------------------+
[11/24 14:59:14    102s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/24 14:59:14    102s] (I)      +---+------------------+--------------------+
[11/24 14:59:14    102s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/24 14:59:14    102s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/24 14:59:14    102s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/24 14:59:14    102s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/24 14:59:14    102s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/24 14:59:14    102s] (I)      +---+------------------+--------------------+
[11/24 14:59:14    102s] [NR-eGR] Read 3079 PG shapes
[11/24 14:59:14    102s] [NR-eGR] Read 0 clock shapes
[11/24 14:59:14    102s] [NR-eGR] Read 0 other shapes
[11/24 14:59:14    102s] [NR-eGR] #Routing Blockages  : 0
[11/24 14:59:14    102s] [NR-eGR] #Instance Blockages : 2667
[11/24 14:59:14    102s] [NR-eGR] #PG Blockages       : 3079
[11/24 14:59:14    102s] [NR-eGR] #Halo Blockages     : 0
[11/24 14:59:14    102s] [NR-eGR] #Boundary Blockages : 0
[11/24 14:59:14    102s] [NR-eGR] #Clock Blockages    : 0
[11/24 14:59:14    102s] [NR-eGR] #Other Blockages    : 0
[11/24 14:59:14    102s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/24 14:59:14    102s] (I)      Number of open nets threshold = 64
[11/24 14:59:14    102s] (I)      Number of open nets exceeds the threshold. All nets will be routed
[11/24 14:59:14    102s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/24 14:59:14    102s] [NR-eGR] Read 6469 nets ( ignored 0 )
[11/24 14:59:14    102s] (I)      early_global_route_priority property id does not exist.
[11/24 14:59:14    102s] (I)      Read Num Blocks=5746  Num Prerouted Wires=0  Num CS=0
[11/24 14:59:14    102s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/24 14:59:14    102s] (I)      Layer 2 (H) : #blockages 1630 : #preroutes 0
[11/24 14:59:14    102s] (I)      Layer 3 (V) : #blockages 2561 : #preroutes 0
[11/24 14:59:14    102s] (I)      Number of ignored nets                =      0
[11/24 14:59:14    102s] (I)      Number of connected nets              =      0
[11/24 14:59:14    102s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/24 14:59:14    102s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/24 14:59:14    102s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/24 14:59:14    102s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/24 14:59:14    102s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/24 14:59:14    102s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/24 14:59:14    102s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/24 14:59:14    102s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/24 14:59:14    102s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/24 14:59:14    102s] [NR-eGR] There are 19 clock nets ( 19 with NDR ).
[11/24 14:59:14    102s] (I)      Ndr track 0 does not exist
[11/24 14:59:14    102s] (I)      Ndr track 0 does not exist
[11/24 14:59:14    102s] (I)      Ndr track 0 does not exist
[11/24 14:59:14    102s] (I)      Ndr track 0 does not exist
[11/24 14:59:14    102s] (I)      ---------------------Grid Graph Info--------------------
[11/24 14:59:14    102s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/24 14:59:14    102s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/24 14:59:14    102s] (I)      Site width          :  1320  (dbu)
[11/24 14:59:14    102s] (I)      Row height          : 10080  (dbu)
[11/24 14:59:14    102s] (I)      GCell row height    : 10080  (dbu)
[11/24 14:59:14    102s] (I)      GCell width         : 10080  (dbu)
[11/24 14:59:14    102s] (I)      GCell height        : 10080  (dbu)
[11/24 14:59:14    102s] (I)      Grid                :   300   300     4
[11/24 14:59:14    102s] (I)      Layer numbers       :     1     2     3     4
[11/24 14:59:14    102s] (I)      Vertical capacity   :     0 10080     0 10080
[11/24 14:59:14    102s] (I)      Horizontal capacity :     0     0 10080     0
[11/24 14:59:14    102s] (I)      Default wire width  :   460   560   560   560
[11/24 14:59:14    102s] (I)      Default wire space  :   460   560   560   560
[11/24 14:59:14    102s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/24 14:59:14    102s] (I)      Default pitch size  :   920  1320  1120  1320
[11/24 14:59:14    102s] (I)      First track coord   :   560   660   560   660
[11/24 14:59:14    102s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64
[11/24 14:59:14    102s] (I)      Total num of tracks :  2700  2291  2700  2291
[11/24 14:59:14    102s] (I)      Num of masks        :     1     1     1     1
[11/24 14:59:14    102s] (I)      Num of trim masks   :     0     0     0     0
[11/24 14:59:14    102s] (I)      --------------------------------------------------------
[11/24 14:59:14    102s] 
[11/24 14:59:14    102s] [NR-eGR] ============ Routing rule table ============
[11/24 14:59:14    102s] [NR-eGR] Rule id: 0  Nets: 6391
[11/24 14:59:14    102s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/24 14:59:14    102s] (I)                    Layer     2     3     4 
[11/24 14:59:14    102s] (I)                    Pitch  1320  1120  1320 
[11/24 14:59:14    102s] (I)             #Used tracks     1     1     1 
[11/24 14:59:14    102s] (I)       #Fully used tracks     1     1     1 
[11/24 14:59:14    102s] [NR-eGR] Rule id: 1  Nets: 19
[11/24 14:59:14    102s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/24 14:59:14    102s] (I)                    Layer     2     3     4 
[11/24 14:59:14    102s] (I)                    Pitch  2640  2240  2640 
[11/24 14:59:14    102s] (I)             #Used tracks     2     2     2 
[11/24 14:59:14    102s] (I)       #Fully used tracks     1     1     1 
[11/24 14:59:14    102s] [NR-eGR] Rule id: 2  Nets: 1
[11/24 14:59:14    102s] (I)      ID:2 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:2 #Shields:0 Max Demand(H/V):3/3
[11/24 14:59:14    102s] (I)                    Layer     2     3     4 
[11/24 14:59:14    102s] (I)                    Pitch  3960  3360  3960 
[11/24 14:59:14    102s] (I)             #Used tracks     3     3     3 
[11/24 14:59:14    102s] (I)       #Fully used tracks     1     1     1 
[11/24 14:59:14    102s] [NR-eGR] Rule id: 3  Nets: 1
[11/24 14:59:14    102s] (I)      ID:3 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:2 Max Demand(H/V):3/3
[11/24 14:59:14    102s] (I)                    Layer     2     3     4 
[11/24 14:59:14    102s] (I)                    Pitch  3960  3360  3960 
[11/24 14:59:14    102s] (I)             #Used tracks     3     3     3 
[11/24 14:59:14    102s] (I)       #Fully used tracks     1     1     1 
[11/24 14:59:14    102s] [NR-eGR] ========================================
[11/24 14:59:14    102s] [NR-eGR] 
[11/24 14:59:14    102s] (I)      =============== Blocked Tracks ===============
[11/24 14:59:14    102s] (I)      +-------+---------+----------+---------------+
[11/24 14:59:14    102s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/24 14:59:14    102s] (I)      +-------+---------+----------+---------------+
[11/24 14:59:14    102s] (I)      |     1 |       0 |        0 |         0.00% |
[11/24 14:59:14    102s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/24 14:59:14    102s] (I)      |     3 |  810000 |   468260 |        57.81% |
[11/24 14:59:14    102s] (I)      |     4 |  687300 |   406233 |        59.11% |
[11/24 14:59:14    102s] (I)      +-------+---------+----------+---------------+
[11/24 14:59:14    102s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2121.72 MB )
[11/24 14:59:14    102s] (I)      Reset routing kernel
[11/24 14:59:14    102s] (I)      Started Global Routing ( Curr Mem: 2121.72 MB )
[11/24 14:59:14    102s] (I)      totalPins=23301  totalGlobalPin=21987 (94.36%)
[11/24 14:59:14    102s] (I)      total 2D Cap : 652920 = (354280 H, 298640 V)
[11/24 14:59:14    102s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1a Route ============
[11/24 14:59:14    102s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[11/24 14:59:14    102s] (I)      Usage: 1580 = (675 H, 905 V) = (0.19% H, 0.30% V) = (3.402e+03um H, 4.561e+03um V)
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1b Route ============
[11/24 14:59:14    102s] (I)      Usage: 1580 = (675 H, 905 V) = (0.19% H, 0.30% V) = (3.402e+03um H, 4.561e+03um V)
[11/24 14:59:14    102s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 7.963200e+03um
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1c Route ============
[11/24 14:59:14    102s] (I)      Level2 Grid: 60 x 60
[11/24 14:59:14    102s] (I)      Usage: 1686 = (781 H, 905 V) = (0.22% H, 0.30% V) = (3.936e+03um H, 4.561e+03um V)
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1d Route ============
[11/24 14:59:14    102s] (I)      Usage: 1686 = (781 H, 905 V) = (0.22% H, 0.30% V) = (3.936e+03um H, 4.561e+03um V)
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1e Route ============
[11/24 14:59:14    102s] (I)      Usage: 1686 = (781 H, 905 V) = (0.22% H, 0.30% V) = (3.936e+03um H, 4.561e+03um V)
[11/24 14:59:14    102s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.497440e+03um
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1l Route ============
[11/24 14:59:14    102s] (I)      total 2D Cap : 970918 = (354282 H, 616636 V)
[11/24 14:59:14    102s] [NR-eGR] Layer group 2: route 6393 net(s) in layer range [2, 4]
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1a Route ============
[11/24 14:59:14    102s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 54
[11/24 14:59:14    102s] (I)      Usage: 60687 = (29787 H, 30900 V) = (8.41% H, 5.01% V) = (1.501e+05um H, 1.557e+05um V)
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1b Route ============
[11/24 14:59:14    102s] (I)      Usage: 60701 = (29790 H, 30911 V) = (8.41% H, 5.01% V) = (1.501e+05um H, 1.558e+05um V)
[11/24 14:59:14    102s] (I)      Overflow of layer group 2: 0.20% H + 0.46% V. EstWL: 3.059330e+05um
[11/24 14:59:14    102s] (I)      Congestion metric : 0.20%H 0.46%V, 0.66%HV
[11/24 14:59:14    102s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1c Route ============
[11/24 14:59:14    102s] (I)      Level2 Grid: 60 x 60
[11/24 14:59:14    102s] (I)      Usage: 62586 = (31603 H, 30983 V) = (8.92% H, 5.02% V) = (1.593e+05um H, 1.562e+05um V)
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1d Route ============
[11/24 14:59:14    102s] (I)      Usage: 62582 = (31589 H, 30993 V) = (8.92% H, 5.03% V) = (1.592e+05um H, 1.562e+05um V)
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1e Route ============
[11/24 14:59:14    102s] (I)      Usage: 62582 = (31589 H, 30993 V) = (8.92% H, 5.03% V) = (1.592e+05um H, 1.562e+05um V)
[11/24 14:59:14    102s] [NR-eGR] Early Global Route overflow of layer group 2: 0.23% H + 0.11% V. EstWL: 3.154133e+05um
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] (I)      ============  Phase 1l Route ============
[11/24 14:59:14    102s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/24 14:59:14    102s] (I)      Layer  2:     316851     28851       158      335633      349348    (49.00%) 
[11/24 14:59:14    102s] (I)      Layer  3:     355591     33910       199      414666      392634    (51.36%) 
[11/24 14:59:14    102s] (I)      Layer  4:     300670     13606        29      346324      338657    (50.56%) 
[11/24 14:59:14    102s] (I)      Total:        973112     76367       386     1096623     1080639    (50.37%) 
[11/24 14:59:14    102s] (I)      
[11/24 14:59:14    102s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/24 14:59:14    102s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/24 14:59:14    102s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/24 14:59:14    102s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[11/24 14:59:14    102s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/24 14:59:14    102s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/24 14:59:14    102s] [NR-eGR]  Metal2 ( 2)       112( 0.24%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[11/24 14:59:14    102s] [NR-eGR]  Metal3 ( 3)        58( 0.13%)         5( 0.01%)         5( 0.01%)         2( 0.00%)   ( 0.16%) 
[11/24 14:59:14    102s] [NR-eGR]  Metal4 ( 4)        25( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/24 14:59:14    102s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/24 14:59:14    102s] [NR-eGR]        Total       195( 0.15%)         5( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.15%) 
[11/24 14:59:14    102s] [NR-eGR] 
[11/24 14:59:14    102s] (I)      Finished Global Routing ( CPU: 0.13 sec, Real: 0.28 sec, Curr Mem: 2134.22 MB )
[11/24 14:59:14    102s] (I)      total 2D Cap : 978079 = (357556 H, 620523 V)
[11/24 14:59:14    102s] [NR-eGR] Overflow after Early Global Route 0.16% H + 0.08% V
[11/24 14:59:14    102s] (I)      ============= Track Assignment ============
[11/24 14:59:14    102s] (I)      Started Track Assignment (1T) ( Curr Mem: 2134.22 MB )
[11/24 14:59:14    102s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/24 14:59:14    102s] (I)      Run Multi-thread track assignment
[11/24 14:59:14    102s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.13 sec, Curr Mem: 2136.22 MB )
[11/24 14:59:14    102s] (I)      Started Export ( Curr Mem: 2136.22 MB )
[11/24 14:59:14    102s] [NR-eGR]                 Length (um)   Vias 
[11/24 14:59:14    102s] [NR-eGR] -----------------------------------
[11/24 14:59:14    102s] [NR-eGR]  Metal1  (1H)             0  23134 
[11/24 14:59:14    102s] [NR-eGR]  Metal2  (2V)        101765  31757 
[11/24 14:59:14    102s] [NR-eGR]  Metal3  (3H)        163501   4994 
[11/24 14:59:14    102s] [NR-eGR]  Metal4  (4V)         64371     57 
[11/24 14:59:14    102s] [NR-eGR]  Metal5  (5H)             0     57 
[11/24 14:59:14    102s] [NR-eGR]  Metal6  (6V)             0      0 
[11/24 14:59:14    102s] [NR-eGR] -----------------------------------
[11/24 14:59:14    102s] [NR-eGR]          Total       329637  59999 
[11/24 14:59:14    102s] [NR-eGR] --------------------------------------------------------------------------
[11/24 14:59:14    102s] [NR-eGR] Total half perimeter of net bounding box: 264425um
[11/24 14:59:14    102s] [NR-eGR] Total length: 329637um, number of vias: 59999
[11/24 14:59:14    102s] [NR-eGR] --------------------------------------------------------------------------
[11/24 14:59:14    102s] [NR-eGR] Total eGR-routed clock nets wire length: 8921um, number of vias: 1984
[11/24 14:59:14    102s] [NR-eGR] --------------------------------------------------------------------------
[11/24 14:59:14    102s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2126.71 MB )
[11/24 14:59:14    102s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.54 sec, Curr Mem: 2108.71 MB )
[11/24 14:59:14    102s] (I)      ======================================= Runtime Summary =======================================
[11/24 14:59:14    102s] (I)       Step                                              %      Start     Finish      Real       CPU 
[11/24 14:59:14    102s] (I)      -----------------------------------------------------------------------------------------------
[11/24 14:59:14    102s] (I)       Early Global Route kernel                   100.00%  84.67 sec  85.22 sec  0.54 sec  0.34 sec 
[11/24 14:59:14    102s] (I)       +-Import and model                            7.19%  84.68 sec  84.72 sec  0.04 sec  0.04 sec 
[11/24 14:59:14    102s] (I)       | +-Create place DB                           2.71%  84.68 sec  84.69 sec  0.01 sec  0.02 sec 
[11/24 14:59:14    102s] (I)       | | +-Import place data                       2.70%  84.68 sec  84.69 sec  0.01 sec  0.02 sec 
[11/24 14:59:14    102s] (I)       | | | +-Read instances and placement          0.79%  84.68 sec  84.68 sec  0.00 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | | | +-Read nets                             1.87%  84.68 sec  84.69 sec  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | +-Create route DB                           3.43%  84.69 sec  84.71 sec  0.02 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | | +-Import route data (1T)                  3.39%  84.69 sec  84.71 sec  0.02 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.34%  84.69 sec  84.69 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Read routing blockages              0.00%  84.69 sec  84.69 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Read instance blockages             0.21%  84.69 sec  84.69 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Read PG blockages                   0.01%  84.69 sec  84.69 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Read clock blockages                0.00%  84.69 sec  84.69 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Read other blockages                0.00%  84.69 sec  84.69 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Read halo blockages                 0.01%  84.69 sec  84.69 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Read boundary cut boxes             0.00%  84.69 sec  84.69 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Read blackboxes                       0.00%  84.69 sec  84.69 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Read prerouted                        0.05%  84.69 sec  84.69 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Read unlegalized nets                 0.06%  84.69 sec  84.70 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Read nets                             0.28%  84.70 sec  84.70 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Set up via pillars                    0.01%  84.70 sec  84.70 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Initialize 3D grid graph              0.10%  84.70 sec  84.70 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Model blockage capacity               2.01%  84.70 sec  84.71 sec  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Initialize 3D capacity              1.83%  84.70 sec  84.71 sec  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | +-Read aux data                             0.00%  84.71 sec  84.71 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | +-Others data preparation                   0.10%  84.71 sec  84.71 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | +-Create route kernel                       0.78%  84.71 sec  84.71 sec  0.00 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       +-Global Routing                             52.10%  84.72 sec  85.00 sec  0.28 sec  0.13 sec 
[11/24 14:59:14    102s] (I)       | +-Initialization                            4.67%  84.72 sec  84.74 sec  0.03 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | +-Net group 1                              31.75%  84.74 sec  84.91 sec  0.17 sec  0.04 sec 
[11/24 14:59:14    102s] (I)       | | +-Generate topology                       3.88%  84.74 sec  84.76 sec  0.02 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1a                                1.80%  84.77 sec  84.78 sec  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | | | +-Pattern routing (1T)                  1.01%  84.77 sec  84.77 sec  0.01 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.76%  84.77 sec  84.78 sec  0.00 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1b                                1.44%  84.78 sec  84.78 sec  0.01 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Monotonic routing (1T)                1.39%  84.78 sec  84.78 sec  0.01 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1c                                4.48%  84.78 sec  84.81 sec  0.02 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Two level Routing                     4.47%  84.78 sec  84.81 sec  0.02 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Two Level Routing (Regular)         4.26%  84.78 sec  84.81 sec  0.02 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  84.81 sec  84.81 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1d                               13.80%  84.81 sec  84.88 sec  0.08 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Detoured routing (1T)                13.73%  84.81 sec  84.88 sec  0.07 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1e                                0.39%  84.88 sec  84.89 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Route legalization                    0.09%  84.88 sec  84.88 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Legalize Blockage Violations        0.02%  84.88 sec  84.88 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1l                                5.02%  84.89 sec  84.91 sec  0.03 sec  0.03 sec 
[11/24 14:59:14    102s] (I)       | | | +-Layer assignment (1T)                 4.94%  84.89 sec  84.91 sec  0.03 sec  0.03 sec 
[11/24 14:59:14    102s] (I)       | +-Net group 2                              14.61%  84.91 sec  84.99 sec  0.08 sec  0.08 sec 
[11/24 14:59:14    102s] (I)       | | +-Generate topology                       1.19%  84.91 sec  84.92 sec  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1a                                2.83%  84.93 sec  84.94 sec  0.02 sec  0.02 sec 
[11/24 14:59:14    102s] (I)       | | | +-Pattern routing (1T)                  1.85%  84.93 sec  84.94 sec  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.55%  84.94 sec  84.94 sec  0.00 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | | | +-Add via demand to 2D                  0.35%  84.94 sec  84.94 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1b                                0.90%  84.94 sec  84.95 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Monotonic routing (1T)                0.84%  84.94 sec  84.95 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1c                                2.85%  84.95 sec  84.96 sec  0.02 sec  0.02 sec 
[11/24 14:59:14    102s] (I)       | | | +-Two level Routing                     2.84%  84.95 sec  84.96 sec  0.02 sec  0.02 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Two Level Routing (Regular)         1.57%  84.95 sec  84.96 sec  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Two Level Routing (Strong)          1.13%  84.96 sec  84.96 sec  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1d                                0.60%  84.96 sec  84.97 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Detoured routing (1T)                 0.58%  84.96 sec  84.97 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1e                                0.20%  84.97 sec  84.97 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | +-Route legalization                    0.14%  84.97 sec  84.97 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | | | +-Legalize Blockage Violations        0.13%  84.97 sec  84.97 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | | +-Phase 1l                                4.60%  84.97 sec  84.99 sec  0.03 sec  0.03 sec 
[11/24 14:59:14    102s] (I)       | | | +-Layer assignment (1T)                 3.95%  84.97 sec  84.99 sec  0.02 sec  0.02 sec 
[11/24 14:59:14    102s] (I)       | +-Clean cong LA                             0.00%  84.99 sec  84.99 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       +-Export 3D cong map                          1.37%  85.00 sec  85.01 sec  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | +-Export 2D cong map                        0.26%  85.01 sec  85.01 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       +-Extract Global 3D Wires                     0.22%  85.01 sec  85.01 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       +-Track Assignment (1T)                      24.51%  85.01 sec  85.14 sec  0.13 sec  0.09 sec 
[11/24 14:59:14    102s] (I)       | +-Initialization                            2.35%  85.01 sec  85.02 sec  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | +-Track Assignment Kernel                  21.92%  85.02 sec  85.14 sec  0.12 sec  0.08 sec 
[11/24 14:59:14    102s] (I)       | +-Free Memory                               0.00%  85.14 sec  85.14 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       +-Export                                     13.61%  85.14 sec  85.22 sec  0.07 sec  0.07 sec 
[11/24 14:59:14    102s] (I)       | +-Export DB wires                           3.78%  85.14 sec  85.16 sec  0.02 sec  0.02 sec 
[11/24 14:59:14    102s] (I)       | | +-Export all nets                         3.02%  85.14 sec  85.16 sec  0.02 sec  0.02 sec 
[11/24 14:59:14    102s] (I)       | | +-Set wire vias                           0.55%  85.16 sec  85.16 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | +-Report wirelength                         1.25%  85.16 sec  85.17 sec  0.01 sec  0.00 sec 
[11/24 14:59:14    102s] (I)       | +-Update net boxes                          1.23%  85.17 sec  85.18 sec  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)       | +-Update timing                             7.29%  85.18 sec  85.22 sec  0.04 sec  0.04 sec 
[11/24 14:59:14    102s] (I)       +-Postprocess design                          0.41%  85.22 sec  85.22 sec  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)      ======================= Summary by functions ========================
[11/24 14:59:14    102s] (I)       Lv  Step                                      %      Real       CPU 
[11/24 14:59:14    102s] (I)      ---------------------------------------------------------------------
[11/24 14:59:14    102s] (I)        0  Early Global Route kernel           100.00%  0.54 sec  0.34 sec 
[11/24 14:59:14    102s] (I)        1  Global Routing                       52.10%  0.28 sec  0.13 sec 
[11/24 14:59:14    102s] (I)        1  Track Assignment (1T)                24.51%  0.13 sec  0.09 sec 
[11/24 14:59:14    102s] (I)        1  Export                               13.61%  0.07 sec  0.07 sec 
[11/24 14:59:14    102s] (I)        1  Import and model                      7.19%  0.04 sec  0.04 sec 
[11/24 14:59:14    102s] (I)        1  Export 3D cong map                    1.37%  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        1  Postprocess design                    0.41%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        1  Extract Global 3D Wires               0.22%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        2  Net group 1                          31.75%  0.17 sec  0.04 sec 
[11/24 14:59:14    102s] (I)        2  Track Assignment Kernel              21.92%  0.12 sec  0.08 sec 
[11/24 14:59:14    102s] (I)        2  Net group 2                          14.61%  0.08 sec  0.08 sec 
[11/24 14:59:14    102s] (I)        2  Update timing                         7.29%  0.04 sec  0.04 sec 
[11/24 14:59:14    102s] (I)        2  Initialization                        7.02%  0.04 sec  0.02 sec 
[11/24 14:59:14    102s] (I)        2  Export DB wires                       3.78%  0.02 sec  0.02 sec 
[11/24 14:59:14    102s] (I)        2  Create route DB                       3.43%  0.02 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        2  Create place DB                       2.71%  0.01 sec  0.02 sec 
[11/24 14:59:14    102s] (I)        2  Report wirelength                     1.25%  0.01 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        2  Update net boxes                      1.23%  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        2  Create route kernel                   0.78%  0.00 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        2  Export 2D cong map                    0.26%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        3  Phase 1d                             14.40%  0.08 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        3  Phase 1l                              9.61%  0.05 sec  0.06 sec 
[11/24 14:59:14    102s] (I)        3  Phase 1c                              7.33%  0.04 sec  0.02 sec 
[11/24 14:59:14    102s] (I)        3  Generate topology                     5.07%  0.03 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        3  Phase 1a                              4.63%  0.03 sec  0.03 sec 
[11/24 14:59:14    102s] (I)        3  Import route data (1T)                3.39%  0.02 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        3  Export all nets                       3.02%  0.02 sec  0.02 sec 
[11/24 14:59:14    102s] (I)        3  Import place data                     2.70%  0.01 sec  0.02 sec 
[11/24 14:59:14    102s] (I)        3  Phase 1b                              2.34%  0.01 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        3  Phase 1e                              0.58%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        3  Set wire vias                         0.55%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        4  Detoured routing (1T)                14.31%  0.08 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        4  Layer assignment (1T)                 8.89%  0.05 sec  0.05 sec 
[11/24 14:59:14    102s] (I)        4  Two level Routing                     7.30%  0.04 sec  0.02 sec 
[11/24 14:59:14    102s] (I)        4  Pattern routing (1T)                  2.86%  0.02 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        4  Monotonic routing (1T)                2.23%  0.01 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        4  Read nets                             2.15%  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        4  Model blockage capacity               2.01%  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        4  Pattern Routing Avoiding Blockages    1.31%  0.01 sec  0.02 sec 
[11/24 14:59:14    102s] (I)        4  Read instances and placement          0.79%  0.00 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        4  Add via demand to 2D                  0.35%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        4  Read blockages ( Layer 2-4 )          0.34%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        4  Route legalization                    0.24%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        4  Initialize 3D grid graph              0.10%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        4  Read unlegalized nets                 0.06%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        4  Read prerouted                        0.05%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        5  Two Level Routing (Regular)           5.83%  0.03 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        5  Initialize 3D capacity                1.83%  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        5  Two Level Routing (Strong)            1.20%  0.01 sec  0.01 sec 
[11/24 14:59:14    102s] (I)        5  Read instance blockages               0.21%  0.00 sec  0.00 sec 
[11/24 14:59:14    102s] (I)        5  Legalize Blockage Violations          0.15%  0.00 sec  0.00 sec 
[11/24 14:59:15    102s] (I)        5  Read PG blockages                     0.01%  0.00 sec  0.00 sec 
[11/24 14:59:15    102s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/24 14:59:15    102s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[11/24 14:59:15    102s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/24 14:59:15    102s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/24 14:59:15    102s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/24 14:59:15    102s] Extraction called for design 'DTMF_CHIP' of instances=6176 and nets=6846 using extraction engine 'preRoute' .
[11/24 14:59:15    102s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/24 14:59:15    102s] RC Extraction called in multi-corner(1) mode.
[11/24 14:59:15    102s] RCMode: PreRoute
[11/24 14:59:15    102s]       RC Corner Indexes            0   
[11/24 14:59:15    102s] Capacitance Scaling Factor   : 1.00000 
[11/24 14:59:15    102s] Resistance Scaling Factor    : 1.00000 
[11/24 14:59:15    102s] Clock Cap. Scaling Factor    : 1.00000 
[11/24 14:59:15    102s] Clock Res. Scaling Factor    : 1.00000 
[11/24 14:59:15    102s] Shrink Factor                : 1.00000
[11/24 14:59:15    102s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/24 14:59:15    102s] Using capacitance table file ...
[11/24 14:59:15    102s] 
[11/24 14:59:15    102s] Trim Metal Layers:
[11/24 14:59:15    102s] LayerId::1 widthSet size::4
[11/24 14:59:15    102s] LayerId::2 widthSet size::4
[11/24 14:59:15    102s] LayerId::3 widthSet size::4
[11/24 14:59:15    102s] LayerId::4 widthSet size::4
[11/24 14:59:15    102s] LayerId::5 widthSet size::4
[11/24 14:59:15    102s] LayerId::6 widthSet size::3
[11/24 14:59:15    102s] Updating RC grid for preRoute extraction ...
[11/24 14:59:15    102s] eee: pegSigSF::1.070000
[11/24 14:59:15    102s] Initializing multi-corner capacitance tables ... 
[11/24 14:59:15    102s] Initializing multi-corner resistance tables ...
[11/24 14:59:15    102s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/24 14:59:15    102s] eee: l::2 avDens::0.158929 usedTrk::2030.707439 availTrk::12777.430279 sigTrk::2030.707439
[11/24 14:59:15    102s] eee: l::3 avDens::0.164958 usedTrk::3249.296041 availTrk::19697.717022 sigTrk::3249.296041
[11/24 14:59:15    102s] eee: l::4 avDens::0.075023 usedTrk::1285.437696 availTrk::17133.874083 sigTrk::1285.437696
[11/24 14:59:15    102s] eee: l::5 avDens::0.036478 usedTrk::120.536310 availTrk::3304.390550 sigTrk::120.536310
[11/24 14:59:15    102s] eee: l::6 avDens::0.044150 usedTrk::244.467461 availTrk::5537.255712 sigTrk::244.467461
[11/24 14:59:15    102s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 14:59:15    102s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.270172 uaWl=1.000000 uaWlH=0.186480 aWlH=0.000000 lMod=0 pMax=0.854300 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/24 14:59:15    102s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2106.707M)
[11/24 14:59:15    102s] Effort level <high> specified for reg2reg path_group
[11/24 14:59:15    103s] All LLGs are deleted
[11/24 14:59:15    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:15    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:15    103s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.5M, EPOCH TIME: 1763976555.417254
[11/24 14:59:15    103s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2121.5M, EPOCH TIME: 1763976555.418223
[11/24 14:59:15    103s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2121.5M, EPOCH TIME: 1763976555.432077
[11/24 14:59:15    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:15    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:15    103s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2121.5M, EPOCH TIME: 1763976555.432708
[11/24 14:59:15    103s] Max number of tech site patterns supported in site array is 256.
[11/24 14:59:15    103s] Core basic site is tsm3site
[11/24 14:59:15    103s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2121.5M, EPOCH TIME: 1763976555.484442
[11/24 14:59:15    103s] After signature check, allow fast init is false, keep pre-filter is true.
[11/24 14:59:15    103s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/24 14:59:15    103s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2121.5M, EPOCH TIME: 1763976555.484997
[11/24 14:59:15    103s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/24 14:59:15    103s] SiteArray: use 1,069,056 bytes
[11/24 14:59:15    103s] SiteArray: current memory after site array memory allocation 2121.5M
[11/24 14:59:15    103s] SiteArray: FP blocked sites are writable
[11/24 14:59:15    103s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2121.5M, EPOCH TIME: 1763976555.487498
[11/24 14:59:15    103s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:2121.5M, EPOCH TIME: 1763976555.490334
[11/24 14:59:15    103s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/24 14:59:15    103s] Atter site array init, number of instance map data is 0.
[11/24 14:59:15    103s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.060, MEM:2121.5M, EPOCH TIME: 1763976555.492482
[11/24 14:59:15    103s] 
[11/24 14:59:15    103s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 14:59:15    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.065, MEM:2121.5M, EPOCH TIME: 1763976555.496850
[11/24 14:59:15    103s] All LLGs are deleted
[11/24 14:59:15    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 14:59:15    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:15    103s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2121.5M, EPOCH TIME: 1763976555.513720
[11/24 14:59:15    103s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2121.5M, EPOCH TIME: 1763976555.513929
[11/24 14:59:15    103s] Starting delay calculation for Setup views
[11/24 14:59:15    103s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/24 14:59:15    103s] #################################################################################
[11/24 14:59:15    103s] # Design Stage: PreRoute
[11/24 14:59:15    103s] # Design Name: DTMF_CHIP
[11/24 14:59:15    103s] # Design Mode: 180nm
[11/24 14:59:15    103s] # Analysis Mode: MMMC Non-OCV 
[11/24 14:59:15    103s] # Parasitics Mode: No SPEF/RCDB 
[11/24 14:59:15    103s] # Signoff Settings: SI Off 
[11/24 14:59:15    103s] #################################################################################
[11/24 14:59:15    103s] Calculate delays in BcWc mode...
[11/24 14:59:15    103s] Topological Sorting (REAL = 0:00:00.0, MEM = 2119.5M, InitMEM = 2119.5M)
[11/24 14:59:15    103s] Start delay calculation (fullDC) (1 T). (MEM=2119.52)
[11/24 14:59:15    103s] End AAE Lib Interpolated Model. (MEM=2131.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 14:59:15    103s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:15    103s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 14:59:15    103s] To increase the message display limit, refer to the product command reference manual.
[11/24 14:59:16    104s] Total number of fetched objects 6714
[11/24 14:59:16    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 14:59:16    104s] End delay calculation. (MEM=2170.73 CPU=0:00:00.8 REAL=0:00:01.0)
[11/24 14:59:16    104s] End delay calculation (fullDC). (MEM=2170.73 CPU=0:00:01.0 REAL=0:00:01.0)
[11/24 14:59:16    104s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2170.7M) ***
[11/24 14:59:16    104s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:44 mem=2170.7M)
[11/24 14:59:18    104s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.080  |  0.080  |  0.091  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/24 14:59:18    104s] All LLGs are deleted
[11/24 14:59:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:18    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2140.2M, EPOCH TIME: 1763976558.397067
[11/24 14:59:18    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2140.2M, EPOCH TIME: 1763976558.397304
[11/24 14:59:18    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2140.2M, EPOCH TIME: 1763976558.398377
[11/24 14:59:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:18    104s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2140.2M, EPOCH TIME: 1763976558.398516
[11/24 14:59:18    104s] Max number of tech site patterns supported in site array is 256.
[11/24 14:59:18    104s] Core basic site is tsm3site
[11/24 14:59:18    104s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2140.2M, EPOCH TIME: 1763976558.405640
[11/24 14:59:18    104s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 14:59:18    104s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 14:59:18    104s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2140.2M, EPOCH TIME: 1763976558.406160
[11/24 14:59:18    104s] Fast DP-INIT is on for default
[11/24 14:59:18    104s] Atter site array init, number of instance map data is 0.
[11/24 14:59:18    104s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2140.2M, EPOCH TIME: 1763976558.408953
[11/24 14:59:18    104s] 
[11/24 14:59:18    104s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 14:59:18    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:2140.2M, EPOCH TIME: 1763976558.410919
[11/24 14:59:18    104s] All LLGs are deleted
[11/24 14:59:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 14:59:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:18    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2140.2M, EPOCH TIME: 1763976558.414167
[11/24 14:59:18    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2140.2M, EPOCH TIME: 1763976558.414366
[11/24 14:59:18    104s] Density: 52.584%
Routing Overflow: 0.16% H and 0.08% V
------------------------------------------------------------------
All LLGs are deleted
[11/24 14:59:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:18    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2140.2M, EPOCH TIME: 1763976558.418788
[11/24 14:59:18    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2140.2M, EPOCH TIME: 1763976558.418990
[11/24 14:59:18    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2140.2M, EPOCH TIME: 1763976558.420052
[11/24 14:59:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:18    104s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2140.2M, EPOCH TIME: 1763976558.420169
[11/24 14:59:18    104s] Max number of tech site patterns supported in site array is 256.
[11/24 14:59:18    104s] Core basic site is tsm3site
[11/24 14:59:18    104s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2140.2M, EPOCH TIME: 1763976558.427143
[11/24 14:59:18    104s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 14:59:18    104s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 14:59:18    104s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2140.2M, EPOCH TIME: 1763976558.427630
[11/24 14:59:18    104s] Fast DP-INIT is on for default
[11/24 14:59:18    104s] Atter site array init, number of instance map data is 0.
[11/24 14:59:18    104s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2140.2M, EPOCH TIME: 1763976558.430290
[11/24 14:59:18    104s] 
[11/24 14:59:18    104s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 14:59:18    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2140.2M, EPOCH TIME: 1763976558.432398
[11/24 14:59:18    104s] All LLGs are deleted
[11/24 14:59:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 14:59:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:18    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2140.2M, EPOCH TIME: 1763976558.435623
[11/24 14:59:18    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2140.2M, EPOCH TIME: 1763976558.435804
[11/24 14:59:18    104s] Reported timing to dir timingReports
[11/24 14:59:18    104s] Total CPU time: 2.26 sec
[11/24 14:59:18    104s] Total Real time: 5.0 sec
[11/24 14:59:18    104s] Total Memory Usage: 2140.148438 Mbytes
[11/24 14:59:18    104s] Info: pop threads available for lower-level modules during optimization.
[11/24 14:59:18    104s] *** timeDesign #2 [finish] : cpu/real = 0:00:02.2/0:00:04.6 (0.5), totSession cpu/real = 0:01:44.8/0:13:09.0 (0.1), mem = 2140.1M
[11/24 14:59:18    104s] 
[11/24 14:59:18    104s] =============================================================================================
[11/24 14:59:18    104s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[11/24 14:59:18    104s] =============================================================================================
[11/24 14:59:18    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 14:59:18    104s] ---------------------------------------------------------------------------------------------
[11/24 14:59:18    104s] [ ViewPruning            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 14:59:18    104s] [ OptSummaryReport       ]      1   0:00:00.2  (   5.0 % )     0:00:03.1 /  0:00:01.6    0.5
[11/24 14:59:18    104s] [ DrvReport              ]      1   0:00:01.4  (  30.6 % )     0:00:01.4 /  0:00:00.2    0.1
[11/24 14:59:18    104s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (  12.0 % )     0:00:00.6 /  0:00:00.4    0.6
[11/24 14:59:18    104s] [ ExtractRC              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/24 14:59:18    104s] [ TimingUpdate           ]      1   0:00:00.2  (   3.6 % )     0:00:01.1 /  0:00:01.1    1.0
[11/24 14:59:18    104s] [ FullDelayCalc          ]      1   0:00:01.0  (  21.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/24 14:59:18    104s] [ TimingReport           ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.0    0.3
[11/24 14:59:18    104s] [ GenerateReports        ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.1    0.9
[11/24 14:59:18    104s] [ MISC                   ]          0:00:00.9  (  19.8 % )     0:00:00.9 /  0:00:00.3    0.3
[11/24 14:59:18    104s] ---------------------------------------------------------------------------------------------
[11/24 14:59:18    104s]  timeDesign #2 TOTAL                0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:02.2    0.5
[11/24 14:59:18    104s] ---------------------------------------------------------------------------------------------
[11/24 14:59:18    104s] 
[11/24 14:59:30    105s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/24 14:59:30    105s] <CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix DTMF_CHIP_preCTS -outDir timingReports
[11/24 14:59:30    105s] *** timeDesign #3 [begin] : totSession cpu/real = 0:01:45.7/0:13:20.6 (0.1), mem = 2144.2M
[11/24 14:59:30    105s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2115.7M, EPOCH TIME: 1763976570.126585
[11/24 14:59:30    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:30    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:30    105s] All LLGs are deleted
[11/24 14:59:30    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:30    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:30    105s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2115.7M, EPOCH TIME: 1763976570.126666
[11/24 14:59:30    105s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2115.7M, EPOCH TIME: 1763976570.126706
[11/24 14:59:30    105s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2115.7M, EPOCH TIME: 1763976570.126788
[11/24 14:59:30    105s] Start to check current routing status for nets...
[11/24 14:59:30    105s] All nets are already routed correctly.
[11/24 14:59:30    105s] End to check current routing status for nets (mem=2115.7M)
[11/24 14:59:30    105s] Effort level <high> specified for reg2reg path_group
[11/24 14:59:30    105s] All LLGs are deleted
[11/24 14:59:30    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:30    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:30    105s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2128.8M, EPOCH TIME: 1763976570.320076
[11/24 14:59:30    105s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2128.8M, EPOCH TIME: 1763976570.320301
[11/24 14:59:30    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2128.8M, EPOCH TIME: 1763976570.321382
[11/24 14:59:30    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:30    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:30    105s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2128.8M, EPOCH TIME: 1763976570.321521
[11/24 14:59:30    105s] Max number of tech site patterns supported in site array is 256.
[11/24 14:59:30    105s] Core basic site is tsm3site
[11/24 14:59:30    105s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2128.8M, EPOCH TIME: 1763976570.328496
[11/24 14:59:30    105s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 14:59:30    105s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 14:59:30    105s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2128.8M, EPOCH TIME: 1763976570.328986
[11/24 14:59:30    105s] Fast DP-INIT is on for default
[11/24 14:59:30    105s] Atter site array init, number of instance map data is 0.
[11/24 14:59:30    105s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2128.8M, EPOCH TIME: 1763976570.331674
[11/24 14:59:30    105s] 
[11/24 14:59:30    105s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 14:59:30    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2128.8M, EPOCH TIME: 1763976570.333476
[11/24 14:59:30    105s] All LLGs are deleted
[11/24 14:59:30    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 14:59:30    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:30    105s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2128.8M, EPOCH TIME: 1763976570.336506
[11/24 14:59:30    105s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2128.8M, EPOCH TIME: 1763976570.336689
[11/24 14:59:30    105s] Starting delay calculation for Hold views
[11/24 14:59:30    106s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/24 14:59:30    106s] #################################################################################
[11/24 14:59:30    106s] # Design Stage: PreRoute
[11/24 14:59:30    106s] # Design Name: DTMF_CHIP
[11/24 14:59:30    106s] # Design Mode: 180nm
[11/24 14:59:30    106s] # Analysis Mode: MMMC Non-OCV 
[11/24 14:59:30    106s] # Parasitics Mode: No SPEF/RCDB 
[11/24 14:59:30    106s] # Signoff Settings: SI Off 
[11/24 14:59:30    106s] #################################################################################
[11/24 14:59:30    106s] Calculate delays in BcWc mode...
[11/24 14:59:30    106s] Topological Sorting (REAL = 0:00:00.0, MEM = 2126.8M, InitMEM = 2126.8M)
[11/24 14:59:30    106s] Start delay calculation (fullDC) (1 T). (MEM=2126.79)
[11/24 14:59:30    106s] *** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
[11/24 14:59:30    106s] End AAE Lib Interpolated Model. (MEM=2138.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/24 14:59:30    106s] Type 'man IMPMSMV-1810' for more detail.
[11/24 14:59:30    106s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 14:59:30    106s] To increase the message display limit, refer to the product command reference manual.
[11/24 14:59:31    106s] Total number of fetched objects 6714
[11/24 14:59:31    107s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 14:59:31    107s] End delay calculation. (MEM=2170.73 CPU=0:00:00.8 REAL=0:00:01.0)
[11/24 14:59:31    107s] End delay calculation (fullDC). (MEM=2170.73 CPU=0:00:00.9 REAL=0:00:01.0)
[11/24 14:59:31    107s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2170.7M) ***
[11/24 14:59:31    107s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:47 mem=2170.7M)
[11/24 14:59:31    107s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 dtmf_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  4.417  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/24 14:59:31    107s] All LLGs are deleted
[11/24 14:59:31    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:31    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:31    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2128.7M, EPOCH TIME: 1763976571.620384
[11/24 14:59:31    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2128.7M, EPOCH TIME: 1763976571.620614
[11/24 14:59:31    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2128.7M, EPOCH TIME: 1763976571.621679
[11/24 14:59:31    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:31    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:31    107s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2128.7M, EPOCH TIME: 1763976571.621825
[11/24 14:59:31    107s] Max number of tech site patterns supported in site array is 256.
[11/24 14:59:31    107s] Core basic site is tsm3site
[11/24 14:59:31    107s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2128.7M, EPOCH TIME: 1763976571.628873
[11/24 14:59:31    107s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 14:59:31    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 14:59:31    107s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2128.7M, EPOCH TIME: 1763976571.629379
[11/24 14:59:31    107s] Fast DP-INIT is on for default
[11/24 14:59:31    107s] Atter site array init, number of instance map data is 0.
[11/24 14:59:31    107s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:2128.7M, EPOCH TIME: 1763976571.632151
[11/24 14:59:31    107s] 
[11/24 14:59:31    107s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 14:59:31    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:2128.7M, EPOCH TIME: 1763976571.634063
[11/24 14:59:31    107s] All LLGs are deleted
[11/24 14:59:31    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 14:59:31    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:31    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2128.7M, EPOCH TIME: 1763976571.637195
[11/24 14:59:31    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2128.7M, EPOCH TIME: 1763976571.637398
[11/24 14:59:31    107s] Density: 52.584%
Routing Overflow: 0.16% H and 0.08% V
------------------------------------------------------------------
All LLGs are deleted
[11/24 14:59:31    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:31    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:31    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2128.7M, EPOCH TIME: 1763976571.641939
[11/24 14:59:31    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2128.7M, EPOCH TIME: 1763976571.642165
[11/24 14:59:31    107s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2128.7M, EPOCH TIME: 1763976571.643210
[11/24 14:59:31    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:31    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:31    107s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2128.7M, EPOCH TIME: 1763976571.643330
[11/24 14:59:31    107s] Max number of tech site patterns supported in site array is 256.
[11/24 14:59:31    107s] Core basic site is tsm3site
[11/24 14:59:31    107s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2128.7M, EPOCH TIME: 1763976571.650371
[11/24 14:59:31    107s] After signature check, allow fast init is true, keep pre-filter is true.
[11/24 14:59:31    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/24 14:59:31    107s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2128.7M, EPOCH TIME: 1763976571.650872
[11/24 14:59:31    107s] Fast DP-INIT is on for default
[11/24 14:59:31    107s] Atter site array init, number of instance map data is 0.
[11/24 14:59:31    107s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2128.7M, EPOCH TIME: 1763976571.653575
[11/24 14:59:31    107s] 
[11/24 14:59:31    107s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 14:59:31    107s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2128.7M, EPOCH TIME: 1763976571.655383
[11/24 14:59:31    107s] All LLGs are deleted
[11/24 14:59:31    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/24 14:59:31    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 14:59:31    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2128.7M, EPOCH TIME: 1763976571.658536
[11/24 14:59:31    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2128.7M, EPOCH TIME: 1763976571.658723
[11/24 14:59:31    107s] Reported timing to dir timingReports
[11/24 14:59:31    107s] Total CPU time: 1.6 sec
[11/24 14:59:31    107s] Total Real time: 1.0 sec
[11/24 14:59:31    107s] Total Memory Usage: 2105.210938 Mbytes
[11/24 14:59:31    107s] *** timeDesign #3 [finish] : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:01:47.3/0:13:22.3 (0.1), mem = 2105.2M
[11/24 14:59:31    107s] 
[11/24 14:59:31    107s] =============================================================================================
[11/24 14:59:31    107s]  Final TAT Report : timeDesign #3                                               21.15-s110_1
[11/24 14:59:31    107s] =============================================================================================
[11/24 14:59:31    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/24 14:59:31    107s] ---------------------------------------------------------------------------------------------
[11/24 14:59:31    107s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/24 14:59:31    107s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.0 % )     0:00:01.3 /  0:00:01.3    1.0
[11/24 14:59:31    107s] [ TimingUpdate           ]      1   0:00:00.2  (  10.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/24 14:59:31    107s] [ FullDelayCalc          ]      1   0:00:01.0  (  57.8 % )     0:00:01.0 /  0:00:01.0    1.0
[11/24 14:59:31    107s] [ TimingReport           ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.5
[11/24 14:59:31    107s] [ GenerateReports        ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.1    0.8
[11/24 14:59:31    107s] [ MISC                   ]          0:00:00.3  (  19.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/24 14:59:31    107s] ---------------------------------------------------------------------------------------------
[11/24 14:59:31    107s]  timeDesign #3 TOTAL                0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.6    1.0
[11/24 14:59:31    107s] ---------------------------------------------------------------------------------------------
[11/24 14:59:31    107s] 
[11/24 15:12:23    181s] <CMD> deselectAll
[11/24 15:12:23    181s] <CMD> fit
[11/24 15:12:47    184s] <CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
[11/24 15:12:49    184s] <CMD> zoomBox 312.96450 257.58500 1282.86750 1125.85500
[11/24 15:12:49    184s] <CMD> zoomBox 392.57700 312.16550 1216.99450 1050.19500
[11/24 15:12:49    184s] <CMD> zoomBox 566.65950 431.51250 1072.95500 884.75500
[11/24 15:12:50    184s] <CMD> zoomBox 694.07950 523.24250 958.37000 759.83900
[11/24 15:13:31    188s] <CMD> selectNet {DTMF_INST/tdsp_data_out[3]}
[11/24 15:13:33    188s] <CMD> zoomBox 726.52600 588.53500 770.75400 628.12850
[11/24 15:13:45    189s] <CMD> deselectAll
[11/24 15:13:45    189s] <CMD> selectVia 743.3000 604.3300 743.6800 604.7100 2 DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/n_835
[11/24 15:13:46    189s] <CMD> zoomBox 729.05750 590.91250 766.65150 624.56700
[11/24 15:13:46    189s] <CMD> zoomBox 734.59300 596.11000 757.68100 616.77850
[11/24 15:13:46    189s] <CMD> zoomBox 735.91450 597.35100 755.53950 614.91950
[11/24 15:13:47    189s] <CMD> zoomBox 738.80450 600.06400 750.85700 610.85350
[11/24 15:13:49    189s] <CMD> deselectAll
[11/24 15:13:49    189s] <CMD> selectWire 707.0500 604.3800 843.9500 604.6600 3 {DTMF_INST/tdsp_data_out[3]}
[11/24 15:13:50    189s] <CMD> zoomBox 734.32700 597.30050 753.95300 614.87000
[11/24 15:13:50    189s] <CMD> zoomBox 732.27950 596.05050 755.36900 616.72050
[11/24 15:13:51    189s] <CMD> zoomBox 727.03650 592.84950 758.99400 621.45850
[11/24 15:13:52    189s] <CMD> zoomBox 717.95350 588.43550 762.18550 628.03250
[11/24 15:13:53    189s] <CMD> zoomBox 712.08650 585.59750 764.12450 632.18250
[11/24 15:13:53    189s] <CMD> zoomBox 705.18450 582.25900 766.40550 637.06500
[11/24 15:14:14    191s] **ERROR: (IMPSYT-6180):	Cannot find any Net.
[11/24 15:14:26    192s] <CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
[11/24 15:14:30    192s] <CMD> zoomBox 699.08200 534.51250 918.64200 731.06550
[11/24 15:14:30    192s] <CMD> zoomBox 767.38900 596.08600 864.80950 683.29800
[11/24 15:14:32    193s] <CMD> zoomBox 788.26250 610.63400 848.09100 664.19350
[11/24 15:14:35    193s] <CMD> zoomBox 775.74700 605.13450 858.55500 679.26550
[11/24 15:14:40    193s] <CMD> deselectAll
[11/24 15:14:40    193s] <CMD> selectWire 819.9100 543.3400 820.1900 681.3800 4 DTMF_INST/TDSP_CORE_INST/read_data
[11/24 15:14:41    193s] <CMD> panPage 0 -1
[11/24 15:14:41    193s] <CMD> panPage 0 -1
[11/24 15:14:41    193s] <CMD> panPage 0 -1
[11/24 15:14:42    193s] <CMD> panPage 0 -1
[11/24 15:14:43    194s] <CMD> zoomBox 788.11300 526.75950 847.94250 580.31950
[11/24 15:14:43    194s] <CMD> zoomBox 792.94250 530.89200 843.79800 576.41850
[11/24 15:15:12    196s] <CMD> selectNet {DTMF_INST/tdsp_data_out[3]}
[11/24 15:15:13    196s] <CMD> selectNet {DTMF_INST/tdsp_data_out[3]}
[11/24 15:15:17    197s] <CMD> selectNet {DTMF_INST/tdsp_data_out[3]}
[11/24 15:15:21    197s] <CMD> zoomBox 762.66950 678.45250 891.25150 566.85300
[11/24 15:15:23    197s] <CMD> zoomBox 802.42950 589.34150 850.92500 632.75550
[11/24 15:15:24    197s] <CMD> zoomBox 808.84400 596.19200 838.62700 622.85400
[11/24 15:15:24    197s] <CMD> zoomBox 810.37550 597.82700 835.69100 620.49000
[11/24 15:15:27    198s] <CMD> panPage 0 -1
[11/24 15:15:28    198s] <CMD> panPage 0 1
[11/24 15:15:29    198s] <CMD> zoomBox 814.09200 599.94400 832.38300 616.31850
[11/24 15:15:31    198s] <CMD> deselectAll
[11/24 15:15:32    198s] <CMD> zoomBox 816.94000 601.50500 828.17350 611.56150
[11/24 15:15:33    198s] <CMD> zoomBox 817.61350 601.88850 827.16200 610.43650
[11/24 15:15:58    200s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/24 15:15:58    200s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/24 15:15:58    200s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
[11/24 15:15:58    200s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[11/24 15:15:58    200s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[11/24 15:15:58    200s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/24 15:15:58    200s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/24 15:15:58    200s] <CMD> routeDesign -globalDetail
[11/24 15:15:59    200s] ### Time Record (routeDesign) is installed.
[11/24 15:15:59    200s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.53 (MB), peak = 1468.01 (MB)
[11/24 15:15:59    200s] #WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
[11/24 15:15:59    200s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.55 (MB), peak = 1468.01 (MB)
[11/24 15:16:00    200s] *** Message Summary: 0 warning(s), 0 error(s)
[11/24 15:16:00    200s] 
[11/24 15:16:00    200s] ### Time Record (routeDesign) is uninstalled.
[11/24 15:16:00    200s] ### 
[11/24 15:16:00    200s] ###   Scalability Statistics
[11/24 15:16:00    200s] ### 
[11/24 15:16:00    200s] ### ------------------------+----------------+----------------+----------------+
[11/24 15:16:00    200s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[11/24 15:16:00    200s] ### ------------------------+----------------+----------------+----------------+
[11/24 15:16:00    200s] ###   Entire Command        |        00:00:00|        00:00:01|             0.0|
[11/24 15:16:00    200s] ### ------------------------+----------------+----------------+----------------+
[11/24 15:16:00    200s] ### 
[11/24 15:16:00    200s] 1
[11/24 15:16:10    201s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/24 15:16:10    201s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/24 15:16:10    201s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
[11/24 15:16:10    201s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/24 15:16:10    201s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/24 15:16:10    201s] <CMD> routeDesign -globalDetail
[11/24 15:16:10    201s] ### Time Record (routeDesign) is installed.
[11/24 15:16:10    201s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.95 (MB), peak = 1468.01 (MB)
[11/24 15:16:10    201s] #WARNING (NRIF-89) Option -select(ed) or setNanoRouteMode -routeSelectedNetOnly true is enabled, but there is no selected net. Please turn off the option or select net to proceed the command.
[11/24 15:16:10    201s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.95 (MB), peak = 1468.01 (MB)
[11/24 15:16:10    201s] *** Message Summary: 0 warning(s), 0 error(s)
[11/24 15:16:10    201s] 
[11/24 15:16:10    201s] ### Time Record (routeDesign) is uninstalled.
[11/24 15:16:10    201s] ### 
[11/24 15:16:10    201s] ###   Scalability Statistics
[11/24 15:16:10    201s] ### 
[11/24 15:16:10    201s] ### ------------------------+----------------+----------------+----------------+
[11/24 15:16:10    201s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[11/24 15:16:10    201s] ### ------------------------+----------------+----------------+----------------+
[11/24 15:16:10    201s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/24 15:16:10    201s] ### ------------------------+----------------+----------------+----------------+
[11/24 15:16:10    201s] ### 
[11/24 15:16:10    201s] 1
[11/24 15:16:28    203s] <CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
[11/24 15:16:31    203s] <CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
[11/24 15:16:34    203s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/24 15:16:34    203s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/24 15:16:34    203s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 1
[11/24 15:16:34    203s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/24 15:16:34    203s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/24 15:16:34    203s] <CMD> routeDesign -globalDetail
[11/24 15:16:34    203s] ### Time Record (routeDesign) is installed.
[11/24 15:16:34    203s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.96 (MB), peak = 1468.01 (MB)
[11/24 15:16:34    203s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/24 15:16:34    203s] #**INFO: setDesignMode -flowEffort standard
[11/24 15:16:34    203s] #**INFO: setDesignMode -powerEffort none
[11/24 15:16:34    203s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/24 15:16:34    203s] **INFO: User settings:
[11/24 15:16:34    203s] setNanoRouteMode -drouteEndIteration                            1
[11/24 15:16:34    203s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[11/24 15:16:34    203s] setNanoRouteMode -extractThirdPartyCompatible                   false
[11/24 15:16:34    203s] setNanoRouteMode -grouteExpTdStdDelay                           52.5
[11/24 15:16:34    203s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[11/24 15:16:34    203s] setNanoRouteMode -routeBottomRoutingLayer                       1
[11/24 15:16:34    203s] setNanoRouteMode -routeSelectedNetOnly                          true
[11/24 15:16:34    203s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[11/24 15:16:34    203s] setNanoRouteMode -routeTopRoutingLayer                          6
[11/24 15:16:34    203s] setNanoRouteMode -routeWithSiDriven                             true
[11/24 15:16:34    203s] setNanoRouteMode -routeWithTimingDriven                         true
[11/24 15:16:34    203s] setDesignMode -process                                          180
[11/24 15:16:34    203s] setExtractRCMode -coupling_c_th                                 3
[11/24 15:16:34    203s] setExtractRCMode -engine                                        preRoute
[11/24 15:16:34    203s] setExtractRCMode -lefTechFileMap                                /home/shadab/shadab/FPR/work/postCTSopt.inv.dat/libs/misc/lefdef.layermap
[11/24 15:16:34    203s] setExtractRCMode -relative_c_th                                 0.03
[11/24 15:16:34    203s] setExtractRCMode -total_c_th                                    5
[11/24 15:16:34    203s] setDelayCalMode -enable_high_fanout                             true
[11/24 15:16:34    203s] setDelayCalMode -engine                                         aae
[11/24 15:16:34    203s] setDelayCalMode -ignoreNetLoad                                  false
[11/24 15:16:34    203s] setDelayCalMode -socv_accuracy_mode                             low
[11/24 15:16:34    203s] setSIMode -separate_delta_delay_on_data                         true
[11/24 15:16:34    203s] 
[11/24 15:16:34    203s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/24 15:16:34    203s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/24 15:16:35    203s] OPERPROF: Starting checkPlace at level 1, MEM:2105.5M, EPOCH TIME: 1763977595.116022
[11/24 15:16:35    203s] Processing tracks to init pin-track alignment.
[11/24 15:16:35    203s] z: 2, totalTracks: 1
[11/24 15:16:35    203s] z: 4, totalTracks: 1
[11/24 15:16:35    203s] z: 6, totalTracks: 1
[11/24 15:16:35    203s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/24 15:16:35    203s] All LLGs are deleted
[11/24 15:16:35    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:16:35    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:16:35    203s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2105.5M, EPOCH TIME: 1763977595.353422
[11/24 15:16:35    203s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.016, MEM:2105.5M, EPOCH TIME: 1763977595.369849
[11/24 15:16:35    203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2105.5M, EPOCH TIME: 1763977595.399811
[11/24 15:16:35    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:16:35    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:16:35    203s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2105.5M, EPOCH TIME: 1763977595.438968
[11/24 15:16:35    203s] Max number of tech site patterns supported in site array is 256.
[11/24 15:16:35    203s] Core basic site is tsm3site
[11/24 15:16:35    203s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2105.5M, EPOCH TIME: 1763977595.545986
[11/24 15:16:35    203s] After signature check, allow fast init is false, keep pre-filter is true.
[11/24 15:16:35    203s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/24 15:16:35    203s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2105.5M, EPOCH TIME: 1763977595.548229
[11/24 15:16:35    203s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/24 15:16:35    203s] SiteArray: use 1,069,056 bytes
[11/24 15:16:35    203s] SiteArray: current memory after site array memory allocation 2105.5M
[11/24 15:16:35    203s] SiteArray: FP blocked sites are writable
[11/24 15:16:35    203s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/24 15:16:35    203s] Atter site array init, number of instance map data is 0.
[11/24 15:16:35    203s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.160, MEM:2105.5M, EPOCH TIME: 1763977595.599465
[11/24 15:16:35    203s] 
[11/24 15:16:35    203s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/24 15:16:35    203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.270, MEM:2105.5M, EPOCH TIME: 1763977595.670293
[11/24 15:16:35    203s] Begin checking placement ... (start mem=2105.5M, init mem=2105.5M)
[11/24 15:16:35    203s] Begin checking exclusive groups violation ...
[11/24 15:16:35    203s] There are 0 groups to check, max #box is 0, total #box is 0
[11/24 15:16:35    203s] Finished checking exclusive groups violations. Found 0 Vio.
[11/24 15:16:35    203s] 
[11/24 15:16:35    203s] Running CheckPlace using 1 thread in normal mode...
[11/24 15:16:35    203s] 
[11/24 15:16:35    203s] ...checkPlace normal is done!
[11/24 15:16:35    203s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2105.5M, EPOCH TIME: 1763977595.841418
[11/24 15:16:35    203s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:2105.5M, EPOCH TIME: 1763977595.844360
[11/24 15:16:35    203s] *info: Placed = 6105           (Fixed = 23)
[11/24 15:16:35    203s] *info: Unplaced = 0           
[11/24 15:16:35    203s] Placement Density:52.58%(140826/267812)
[11/24 15:16:35    203s] Placement Density (including fixed std cells):52.58%(140826/267812)
[11/24 15:16:35    203s] All LLGs are deleted
[11/24 15:16:35    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6269).
[11/24 15:16:35    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:16:35    203s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2105.5M, EPOCH TIME: 1763977595.877726
[11/24 15:16:35    203s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2105.5M, EPOCH TIME: 1763977595.878877
[11/24 15:16:35    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:16:35    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/24 15:16:35    203s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2105.5M)
[11/24 15:16:35    203s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.778, MEM:2105.5M, EPOCH TIME: 1763977595.894425
[11/24 15:16:35    203s] 
[11/24 15:16:35    203s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/24 15:16:35    203s] *** Changed status on (0) nets in Clock.
[11/24 15:16:35    203s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2105.5M) ***
[11/24 15:16:35    203s] 
[11/24 15:16:35    203s] globalDetailRoute
[11/24 15:16:35    203s] 
[11/24 15:16:35    203s] #Start globalDetailRoute on Mon Nov 24 15:16:35 2025
[11/24 15:16:35    203s] #
[11/24 15:16:36    203s] ### Time Record (globalDetailRoute) is installed.
[11/24 15:16:36    203s] ### Time Record (Pre Callback) is installed.
[11/24 15:16:36    203s] ### Time Record (Pre Callback) is uninstalled.
[11/24 15:16:36    203s] ### Time Record (DB Import) is installed.
[11/24 15:16:36    203s] ### Time Record (Timing Data Generation) is installed.
[11/24 15:16:36    203s] #Generating timing data, please wait...
[11/24 15:16:36    203s] #6487 total nets, 6412 already routed, 6412 will ignore in trialRoute
[11/24 15:16:36    203s] ### run_trial_route starts on Mon Nov 24 15:16:36 2025 with memory = 1373.01 (MB), peak = 1468.01 (MB)
[11/24 15:16:37    204s] ### run_trial_route cpu:00:00:00, real:00:00:01, mem:1.3 GB, peak:1.4 GB
[11/24 15:16:37    204s] ### dump_timing_file starts on Mon Nov 24 15:16:37 2025 with memory = 1381.39 (MB), peak = 1468.01 (MB)
[11/24 15:16:37    204s] ### extractRC starts on Mon Nov 24 15:16:37 2025 with memory = 1382.28 (MB), peak = 1468.01 (MB)
[11/24 15:16:37    204s] {RT dtmf_rc_corner 0 4 4 0}
[11/24 15:16:37    204s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:37    204s] #Dump tif for version 2.1
[11/24 15:16:39    204s] End AAE Lib Interpolated Model. (MEM=2134.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/24 15:16:40    205s] Type 'man IMPMSMV-1810' for more detail.
[11/24 15:16:40    205s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/24 15:16:40    205s] To increase the message display limit, refer to the product command reference manual.
[11/24 15:16:41    205s] Total number of fetched objects 6714
[11/24 15:16:41    205s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/24 15:16:41    205s] End delay calculation. (MEM=2179.93 CPU=0:00:00.8 REAL=0:00:01.0)
[11/24 15:16:42    206s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:05, memory = 1403.52 (MB), peak = 1468.01 (MB)
[11/24 15:16:42    206s] ### dump_timing_file cpu:00:00:02, real:00:00:05, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:42    206s] #Done generating timing data.
[11/24 15:16:42    206s] ### Time Record (Timing Data Generation) is uninstalled.
[11/24 15:16:42    206s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/24 15:16:42    206s] ### Net info: total nets: 6846
[11/24 15:16:42    206s] ### Net info: dirty nets: 0
[11/24 15:16:42    206s] ### Net info: marked as disconnected nets: 0
[11/24 15:16:42    206s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=1 (nr_selected_net=1)
[11/24 15:16:42    206s] #num needed restored net=0
[11/24 15:16:42    206s] #need_extraction net=0 (total=6846)
[11/24 15:16:42    206s] ### Net info: fully routed nets: 0
[11/24 15:16:42    206s] ### Net info: trivial (< 2 pins) nets: 376
[11/24 15:16:42    206s] ### Net info: unrouted nets: 6470
[11/24 15:16:42    206s] ### Net info: re-extraction nets: 0
[11/24 15:16:42    206s] ### Net info: selected nets: 1
[11/24 15:16:42    206s] ### Net info: ignored nets: 0
[11/24 15:16:42    206s] ### Net info: skip routing nets: 0
[11/24 15:16:42    206s] #Start reading timing information from file .timing_file_2738.tif.gz ...
[11/24 15:16:42    206s] #Read in timing information for 57 ports, 6176 instances from timing file .timing_file_2738.tif.gz.
[11/24 15:16:42    206s] ### import design signature (31): route=851659938 fixed_route=851659938 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1427885590 net_attr=1852068269 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=2001322362 pin_access=996735084 inst_pattern=1
[11/24 15:16:42    206s] ### Time Record (DB Import) is uninstalled.
[11/24 15:16:42    206s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/24 15:16:42    206s] #RTESIG:78da95d2b14ec330100660669ee2e47608525b7ce7d8b15724564015b0562e71da48a923
[11/24 15:16:42    206s] #       39ced0b7c72096a21053aff7c9befb7d8be5fbe31618e106e57a40e43b84a72d1137486b
[11/24 15:16:42    206s] #       e2bcbc27dca5d2db03bb5d2c9f5f5e496840285a1fddc185158c830b30b8185b7fb8fb21
[11/24 15:16:42    206s] #       464363bbc141b1effb6e05f5d9db53fb01b56becd8c55fbc9406f8fc8d95a880d931f60c
[11/24 15:16:42    206s] #       8ae882b7e13ce99073ba7c7a0a21698861fc677b88a5b88a4b7e0d97ca80a48de45f078a
[11/24 15:16:42    206s] #       a6eb6d9c6e5b1a959f4d55328f2aad727f88954160c7f6704c910f31a4cab4d39a800dd1
[11/24 15:16:42    206s] #       fada863a59e7c7d35f5200f3bd77738ad20a5ec4376d44de080eec3b89f9010895029559
[11/24 15:16:42    206s] #       68d41258ee9e146ab6296d66cccd279ef5163d
[11/24 15:16:42    206s] #
[11/24 15:16:42    206s] ### Time Record (Data Preparation) is installed.
[11/24 15:16:42    206s] #RTESIG:78da95d2bd4ec330100060669ee2e47608525b7ce7d8b15724564015b05686386da4d491
[11/24 15:16:42    206s] #       1c67e8db63104b51885baff7e9fe7c8be5fbe31618e106e57a40e43b84a72d1137486be2
[11/24 15:16:42    206s] #       bcbc27dca5d0db03bb5d2c9f5f5e496840285a1fddde85158c830b30b8185bbfbffb2546
[11/24 15:16:42    206s] #       4363bbc141f1d1f7dd0aea93b7c7f6136ad7d8b18b7f78290df0f98c95a880d931f60c8a
[11/24 15:16:42    206s] #       e882b7e134e990733a2f3d859034c4305ed81e6229aee2925fc3a532206923f9f783a2e9
[11/24 15:16:42    206s] #       7a1ba7db9646e5675395cca34aabdc1f626510d8a1dd1fd2ca87185264da694dc086687d
[11/24 15:16:42    206s] #       6d439dacf3e3f13f2980f9debb59654802fb9960be30a55b3ddbf3b4117923f885059502
[11/24 15:16:42    206s] #       95b97cd4a9fb5c9eb4fd6c53dacc989b2f496722f2
[11/24 15:16:42    206s] #
[11/24 15:16:42    206s] ### Time Record (Data Preparation) is uninstalled.
[11/24 15:16:42    206s] ### Time Record (Global Routing) is installed.
[11/24 15:16:42    206s] ### Time Record (Global Routing) is uninstalled.
[11/24 15:16:42    206s] #Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
[11/24 15:16:42    206s] #Total number of selected nets for routing = 1.
[11/24 15:16:42    206s] #Total number of unselected nets (but routable) for routing = 6412 (skipped).
[11/24 15:16:42    206s] #Total number of nets in the design = 6846.
[11/24 15:16:42    206s] #1 routable net do not has any wires.
[11/24 15:16:42    206s] #6412 skipped nets do not have any wires.
[11/24 15:16:42    206s] #1 net will be global routed.
[11/24 15:16:42    206s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 15:16:42    206s] ### Time Record (Data Preparation) is installed.
[11/24 15:16:42    206s] #Start routing data preparation on Mon Nov 24 15:16:42 2025
[11/24 15:16:42    206s] #
[11/24 15:16:43    206s] #Minimum voltage of a net in the design = 0.000.
[11/24 15:16:43    206s] #Maximum voltage of a net in the design = 1.980.
[11/24 15:16:43    206s] #Voltage range [0.000 - 1.980] has 6844 nets.
[11/24 15:16:43    206s] #Voltage range [0.000 - 0.000] has 1 net.
[11/24 15:16:43    206s] #Voltage range [1.620 - 1.980] has 1 net.
[11/24 15:16:43    206s] #Build and mark too close pins for the same net.
[11/24 15:16:43    206s] ### Time Record (Cell Pin Access) is installed.
[11/24 15:16:43    206s] #Initial pin access analysis.
[11/24 15:16:43    206s] #Detail pin access analysis.
[11/24 15:16:43    206s] ### Time Record (Cell Pin Access) is uninstalled.
[11/24 15:16:43    206s] # Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/24 15:16:43    206s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 15:16:43    206s] # Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/24 15:16:43    206s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/24 15:16:43    206s] # Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
[11/24 15:16:43    206s] # Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
[11/24 15:16:43    206s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1413.46 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    206s] #Regenerating Ggrids automatically.
[11/24 15:16:43    206s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[11/24 15:16:43    206s] #Using automatically generated G-grids.
[11/24 15:16:43    206s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/24 15:16:43    206s] #Done routing data preparation.
[11/24 15:16:43    206s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.69 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] #Connectivity extraction summary:
[11/24 15:16:43    206s] #1 (0.23%) nets are without wires.
[11/24 15:16:43    206s] #433 nets are fixed|skipped|trivial (not extracted).
[11/24 15:16:43    206s] #Total number of nets = 434.
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] #Finished routing data preparation on Mon Nov 24 15:16:43 2025
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] #Cpu time = 00:00:00
[11/24 15:16:43    206s] #Elapsed time = 00:00:00
[11/24 15:16:43    206s] #Increased memory = 10.92 (MB)
[11/24 15:16:43    206s] #Total memory = 1417.88 (MB)
[11/24 15:16:43    206s] #Peak memory = 1468.01 (MB)
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] ### Time Record (Data Preparation) is uninstalled.
[11/24 15:16:43    206s] ### Time Record (Global Routing) is installed.
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] #Start global routing on Mon Nov 24 15:16:43 2025
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] #Start global routing initialization on Mon Nov 24 15:16:43 2025
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] #Number of eco nets is 0
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] #Start global routing data preparation on Mon Nov 24 15:16:43 2025
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] ### build_merged_routing_blockage_rect_list starts on Mon Nov 24 15:16:43 2025 with memory = 1417.98 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    206s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    206s] #Start routing resource analysis on Mon Nov 24 15:16:43 2025
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] ### init_is_bin_blocked starts on Mon Nov 24 15:16:43 2025 with memory = 1418.58 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    206s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    206s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Nov 24 15:16:43 2025 with memory = 1421.37 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    206s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    206s] ### adjust_flow_cap starts on Mon Nov 24 15:16:43 2025 with memory = 1421.62 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    206s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    206s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 24 15:16:43 2025 with memory = 1421.62 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    206s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    206s] ### set_via_blocked starts on Mon Nov 24 15:16:43 2025 with memory = 1421.62 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    206s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    206s] ### copy_flow starts on Mon Nov 24 15:16:43 2025 with memory = 1421.62 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    206s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    206s] #Routing resource analysis is done on Mon Nov 24 15:16:43 2025
[11/24 15:16:43    206s] #
[11/24 15:16:43    206s] ### report_flow_cap starts on Mon Nov 24 15:16:43 2025 with memory = 1421.63 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #  Resource Analysis:
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/24 15:16:43    207s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/24 15:16:43    207s] #  --------------------------------------------------------------
[11/24 15:16:43    207s] #  Metal1         H        1030        1670       32580    56.56%
[11/24 15:16:43    207s] #  Metal2         V        1019        1272       32580    50.47%
[11/24 15:16:43    207s] #  Metal3         H        1191        1509       32580    52.56%
[11/24 15:16:43    207s] #  Metal4         V         973        1318       32580    52.12%
[11/24 15:16:43    207s] #  Metal5         H         692         658       32580    44.56%
[11/24 15:16:43    207s] #  Metal6         V         580         566       32580    44.96%
[11/24 15:16:43    207s] #  --------------------------------------------------------------
[11/24 15:16:43    207s] #  Total                   5486      54.81%      195480    50.21%
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #  20 nets (0.29%) with 1 preferred extra spacing.
[11/24 15:16:43    207s] #  1 nets (0.01%) with 2 preferred extra spacing.
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### analyze_m2_tracks starts on Mon Nov 24 15:16:43 2025 with memory = 1421.64 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### report_initial_resource starts on Mon Nov 24 15:16:43 2025 with memory = 1421.64 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### mark_pg_pins_accessibility starts on Mon Nov 24 15:16:43 2025 with memory = 1421.64 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### set_net_region starts on Mon Nov 24 15:16:43 2025 with memory = 1421.65 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #Global routing data preparation is done on Mon Nov 24 15:16:43 2025
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.66 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] ### prepare_level starts on Mon Nov 24 15:16:43 2025 with memory = 1421.67 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### init level 1 starts on Mon Nov 24 15:16:43 2025 with memory = 1421.70 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### Level 1 hgrid = 181 X 180
[11/24 15:16:43    207s] ### prepare_level_flow starts on Mon Nov 24 15:16:43 2025 with memory = 1421.73 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #Global routing initialization is done on Mon Nov 24 15:16:43 2025
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.74 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #start global routing iteration 1...
[11/24 15:16:43    207s] ### init_flow_edge starts on Mon Nov 24 15:16:43 2025 with memory = 1421.78 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### routing at level 1 (topmost level) iter 0
[11/24 15:16:43    207s] ### measure_qor starts on Mon Nov 24 15:16:43 2025 with memory = 1426.11 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### measure_congestion starts on Mon Nov 24 15:16:43 2025 with memory = 1426.12 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.87 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #start global routing iteration 2...
[11/24 15:16:43    207s] ### routing at level 1 (topmost level) iter 1
[11/24 15:16:43    207s] ### measure_qor starts on Mon Nov 24 15:16:43 2025 with memory = 1426.00 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### measure_congestion starts on Mon Nov 24 15:16:43 2025 with memory = 1426.00 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.00 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] ### route_end starts on Mon Nov 24 15:16:43 2025 with memory = 1426.01 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #Total number of trivial nets (e.g. < 2 pins) = 433 (skipped).
[11/24 15:16:43    207s] #Total number of selected nets for routing = 1.
[11/24 15:16:43    207s] #Total number of unselected nets (but routable) for routing = 6412 (skipped).
[11/24 15:16:43    207s] #Total number of nets in the design = 6846.
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #6412 skipped nets do not have any wires.
[11/24 15:16:43    207s] #1 routable net has routed wires.
[11/24 15:16:43    207s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #Routed net constraints summary:
[11/24 15:16:43    207s] #-----------------------------------------
[11/24 15:16:43    207s] #        Rules   Shielding   Unconstrained  
[11/24 15:16:43    207s] #-----------------------------------------
[11/24 15:16:43    207s] #      Default           1               0  
[11/24 15:16:43    207s] #-----------------------------------------
[11/24 15:16:43    207s] #        Total           1               0  
[11/24 15:16:43    207s] #-----------------------------------------
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #Routing constraints summary of the whole design:
[11/24 15:16:43    207s] #------------------------------------------------------------
[11/24 15:16:43    207s] #        Rules   Pref Extra Space   Shielding   Unconstrained  
[11/24 15:16:43    207s] #------------------------------------------------------------
[11/24 15:16:43    207s] #      Default                 20           1            6392  
[11/24 15:16:43    207s] #------------------------------------------------------------
[11/24 15:16:43    207s] #        Total                 20           1            6392  
[11/24 15:16:43    207s] #------------------------------------------------------------
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 24 15:16:43 2025 with memory = 1426.04 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### cal_base_flow starts on Mon Nov 24 15:16:43 2025 with memory = 1426.04 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### init_flow_edge starts on Mon Nov 24 15:16:43 2025 with memory = 1426.04 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### cal_flow starts on Mon Nov 24 15:16:43 2025 with memory = 1426.32 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### report_overcon starts on Mon Nov 24 15:16:43 2025 with memory = 1426.34 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #                 OverCon          
[11/24 15:16:43    207s] #                  #Gcell    %Gcell
[11/24 15:16:43    207s] #     Layer           (1)   OverCon  Flow/Cap
[11/24 15:16:43    207s] #  ----------------------------------------------
[11/24 15:16:43    207s] #  Metal1        0(0.00%)   (0.00%)     0.11  
[11/24 15:16:43    207s] #  Metal2        0(0.00%)   (0.00%)     0.04  
[11/24 15:16:43    207s] #  Metal3        0(0.00%)   (0.00%)     0.02  
[11/24 15:16:43    207s] #  Metal4        0(0.00%)   (0.00%)     0.05  
[11/24 15:16:43    207s] #  Metal5        0(0.00%)   (0.00%)     0.01  
[11/24 15:16:43    207s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[11/24 15:16:43    207s] #  ----------------------------------------------
[11/24 15:16:43    207s] #     Total      0(0.00%)   (0.00%)
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/24 15:16:43    207s] #  Overflow after GR: 0.00% H + 0.00% V
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### cal_base_flow starts on Mon Nov 24 15:16:43 2025 with memory = 1426.37 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### init_flow_edge starts on Mon Nov 24 15:16:43 2025 with memory = 1426.37 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### cal_flow starts on Mon Nov 24 15:16:43 2025 with memory = 1426.37 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### generate_cong_map_content starts on Mon Nov 24 15:16:43 2025 with memory = 1426.37 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### Sync with Inovus CongMap starts on Mon Nov 24 15:16:43 2025 with memory = 1426.82 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #Hotspot report including placement blocked areas
[11/24 15:16:43    207s] OPERPROF: Starting HotSpotCal at level 1, MEM:2136.6M, EPOCH TIME: 1763977603.633471
[11/24 15:16:43    207s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 15:16:43    207s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/24 15:16:43    207s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 15:16:43    207s] [hotspot] |   Metal1(H)    |              0.44 |              1.33 |   665.27   604.79   705.60   645.12 |
[11/24 15:16:43    207s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[11/24 15:16:43    207s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/24 15:16:43    207s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/24 15:16:43    207s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/24 15:16:43    207s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/24 15:16:43    207s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 15:16:43    207s] [hotspot] |      worst     | (Metal1)     0.44 | (Metal1)     1.33 |                                     |
[11/24 15:16:43    207s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 15:16:43    207s] [hotspot] |   all layers   |              7.11 |              7.11 |                                     |
[11/24 15:16:43    207s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/24 15:16:43    207s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 7.11, normalized total congestion hotspot area = 7.11 (area is in unit of 4 std-cell row bins)
[11/24 15:16:43    207s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 7.11/7.11 (area is in unit of 4 std-cell row bins)
[11/24 15:16:43    207s] [hotspot] max/total 7.11/7.11, big hotspot (>10) total 7.11
[11/24 15:16:43    207s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[11/24 15:16:43    207s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:16:43    207s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/24 15:16:43    207s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:16:43    207s] [hotspot] |  1  |   826.56   483.84   866.88   524.15 |        0.89   |
[11/24 15:16:43    207s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:16:43    207s] [hotspot] |  2  |   866.88   483.84   907.20   524.15 |        0.89   |
[11/24 15:16:43    207s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:16:43    207s] [hotspot] |  3  |   907.20   483.84   947.51   524.15 |        0.89   |
[11/24 15:16:43    207s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:16:43    207s] [hotspot] |  4  |   947.51   483.84   987.84   524.15 |        0.89   |
[11/24 15:16:43    207s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:16:43    207s] [hotspot] |  5  |   987.84   483.84  1028.15   524.15 |        0.89   |
[11/24 15:16:43    207s] [hotspot] +-----+-------------------------------------+---------------+
[11/24 15:16:43    207s] Top 5 hotspots total area: 4.44
[11/24 15:16:43    207s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.070, REAL:0.110, MEM:2136.6M, EPOCH TIME: 1763977603.743672
[11/24 15:16:43    207s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### update starts on Mon Nov 24 15:16:43 2025 with memory = 1427.53 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #Complete Global Routing.
[11/24 15:16:43    207s] #Total number of nets with non-default rule or having extra spacing = 21
[11/24 15:16:43    207s] #Total wire length = 210 um.
[11/24 15:16:43    207s] #Total half perimeter of net bounding box = 205 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal2 = 151 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal3 = 59 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal4 = 0 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal5 = 0 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 15:16:43    207s] #Total number of vias = 5
[11/24 15:16:43    207s] #Up-Via Summary (total 5):
[11/24 15:16:43    207s] #           
[11/24 15:16:43    207s] #-----------------------
[11/24 15:16:43    207s] # Metal1              3
[11/24 15:16:43    207s] # Metal2              2
[11/24 15:16:43    207s] #-----------------------
[11/24 15:16:43    207s] #                     5 
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### report_overcon starts on Mon Nov 24 15:16:43 2025 with memory = 1427.98 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### report_overcon starts on Mon Nov 24 15:16:43 2025 with memory = 1427.98 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #Max overcon = 0 track.
[11/24 15:16:43    207s] #Total overcon = 0.00%.
[11/24 15:16:43    207s] #Worst layer Gcell overcon rate = 0.00%.
[11/24 15:16:43    207s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### global_route design signature (34): route=959709127 net_attr=1408152618
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #Global routing statistics:
[11/24 15:16:43    207s] #Cpu time = 00:00:00
[11/24 15:16:43    207s] #Elapsed time = 00:00:00
[11/24 15:16:43    207s] #Increased memory = 7.92 (MB)
[11/24 15:16:43    207s] #Total memory = 1425.80 (MB)
[11/24 15:16:43    207s] #Peak memory = 1468.01 (MB)
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #Finished global routing on Mon Nov 24 15:16:43 2025
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] ### Time Record (Global Routing) is uninstalled.
[11/24 15:16:43    207s] ### Time Record (Data Preparation) is installed.
[11/24 15:16:43    207s] ### Time Record (Data Preparation) is uninstalled.
[11/24 15:16:43    207s] ### track-assign external-init starts on Mon Nov 24 15:16:43 2025 with memory = 1423.06 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### Time Record (Track Assignment) is installed.
[11/24 15:16:43    207s] ### Time Record (Track Assignment) is uninstalled.
[11/24 15:16:43    207s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.06 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### track-assign engine-init starts on Mon Nov 24 15:16:43 2025 with memory = 1423.07 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] ### Time Record (Track Assignment) is installed.
[11/24 15:16:43    207s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### track-assign core-engine starts on Mon Nov 24 15:16:43 2025 with memory = 1423.13 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #Start Track Assignment.
[11/24 15:16:43    207s] #Done with 1 horizontal wires in 6 hboxes and 2 vertical wires in 6 hboxes.
[11/24 15:16:43    207s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
[11/24 15:16:43    207s] #Complete Track Assignment.
[11/24 15:16:43    207s] #Total number of nets with non-default rule or having extra spacing = 21
[11/24 15:16:43    207s] #Total wire length = 207 um.
[11/24 15:16:43    207s] #Total half perimeter of net bounding box = 205 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal2 = 151 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal3 = 56 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal4 = 0 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal5 = 0 um.
[11/24 15:16:43    207s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 15:16:43    207s] #Total number of vias = 5
[11/24 15:16:43    207s] #Up-Via Summary (total 5):
[11/24 15:16:43    207s] #           
[11/24 15:16:43    207s] #-----------------------
[11/24 15:16:43    207s] # Metal1              3
[11/24 15:16:43    207s] # Metal2              2
[11/24 15:16:43    207s] #-----------------------
[11/24 15:16:43    207s] #                     5 
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] ### track_assign design signature (37): route=574060630
[11/24 15:16:43    207s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[11/24 15:16:43    207s] ### Time Record (Track Assignment) is uninstalled.
[11/24 15:16:43    207s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.37 (MB), peak = 1468.01 (MB)
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/24 15:16:43    207s] #Cpu time = 00:00:01
[11/24 15:16:43    207s] #Elapsed time = 00:00:01
[11/24 15:16:43    207s] #Increased memory = 16.51 (MB)
[11/24 15:16:43    207s] #Total memory = 1423.38 (MB)
[11/24 15:16:43    207s] #Peak memory = 1468.01 (MB)
[11/24 15:16:43    207s] ### Time Record (Detail Routing) is installed.
[11/24 15:16:43    207s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/24 15:16:43    207s] #
[11/24 15:16:43    207s] #Start Detail Routing..
[11/24 15:16:43    207s] #start initial detail routing ...
[11/24 15:16:43    207s] ### Design has 0 dirty nets, has valid drcs
[11/24 15:16:44    207s] ### Routing stats: routing = 0.43% drc-check-only = 0.24% shield = 0.43%
[11/24 15:16:44    207s] #   number of violations = 0
[11/24 15:16:44    207s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.77 (MB), peak = 1468.01 (MB)
[11/24 15:16:44    207s] #Complete Detail Routing.
[11/24 15:16:44    207s] #Total number of nets with non-default rule or having extra spacing = 21
[11/24 15:16:44    207s] #Total wire length = 202 um.
[11/24 15:16:44    207s] #Total half perimeter of net bounding box = 205 um.
[11/24 15:16:44    207s] #Total wire length on LAYER Metal1 = 0 um.
[11/24 15:16:44    207s] #Total wire length on LAYER Metal2 = 146 um.
[11/24 15:16:44    207s] #Total wire length on LAYER Metal3 = 56 um.
[11/24 15:16:44    207s] #Total wire length on LAYER Metal4 = 0 um.
[11/24 15:16:44    207s] #Total wire length on LAYER Metal5 = 0 um.
[11/24 15:16:44    207s] #Total wire length on LAYER Metal6 = 0 um.
[11/24 15:16:44    207s] #Total number of vias = 5
[11/24 15:16:44    207s] #Up-Via Summary (total 5):
[11/24 15:16:44    207s] #           
[11/24 15:16:44    207s] #-----------------------
[11/24 15:16:44    207s] # Metal1              3
[11/24 15:16:44    207s] # Metal2              2
[11/24 15:16:44    207s] #-----------------------
[11/24 15:16:44    207s] #                     5 
[11/24 15:16:44    207s] #
[11/24 15:16:44    207s] #Total number of DRC violations = 0
[11/24 15:16:44    207s] ### Time Record (Detail Routing) is uninstalled.
[11/24 15:16:44    207s] #Cpu time = 00:00:00
[11/24 15:16:44    207s] #Elapsed time = 00:00:00
[11/24 15:16:44    207s] #Increased memory = 5.42 (MB)
[11/24 15:16:44    207s] #Total memory = 1428.80 (MB)
[11/24 15:16:44    207s] #Peak memory = 1468.01 (MB)
[11/24 15:16:44    207s] ### Time Record (Shielding) is installed.
[11/24 15:16:44    207s] #Analyzing shielding information. 
[11/24 15:16:44    207s] #ECO shield region = 51.85% (per shield region), 0.66% (per design) 
[11/24 15:16:44    207s] #Total shield nets = 1, shielding-eco nets = 1, non-dirty nets = 0 no-shield-wire nets = 0 skip-routing nets = 0.
[11/24 15:16:44    207s] #  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
[11/24 15:16:44    207s] #  Bottom shield layer is layer 1.
[11/24 15:16:44    207s] #  Bottom routing layer for shield is layer 1.
[11/24 15:16:44    207s] #  Start shielding step 1
[11/24 15:16:44    207s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.93 (MB), peak = 1468.01 (MB)
[11/24 15:16:44    207s] #  Start shielding step 2 
[11/24 15:16:44    207s] #    Inner loop #1
[11/24 15:16:44    207s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.26 (MB), peak = 1468.01 (MB)
[11/24 15:16:44    207s] #  Start shielding step 3
[11/24 15:16:44    207s] #    Start loop 1
[11/24 15:16:44    207s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.75 (MB), peak = 1468.01 (MB)
[11/24 15:16:44    207s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.75 (MB), peak = 1468.01 (MB)
[11/24 15:16:44    207s] #  Start shielding step 4
[11/24 15:16:44    207s] #    Inner loop #1
[11/24 15:16:44    207s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.36 (MB), peak = 1468.01 (MB)
[11/24 15:16:44    207s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.36 (MB), peak = 1468.01 (MB)
[11/24 15:16:44    207s] #-------------------------------------------------------------------------------
[11/24 15:16:44    207s] #
[11/24 15:16:44    207s] #	Shielding Summary
[11/24 15:16:44    207s] #-------------------------------------------------------------------------------
[11/24 15:16:44    207s] #Primary shielding net(s): VDD 
[11/24 15:16:44    207s] #Opportunistic shielding net(s): VSS
[11/24 15:16:44    207s] #
[11/24 15:16:44    207s] #Number of nets with shield attribute: 1
[11/24 15:16:44    207s] #Number of nets reported: 1
[11/24 15:16:44    207s] #Number of nets without shielding: 0
[11/24 15:16:44    207s] #Average ratio                   : 0.623
[11/24 15:16:44    207s] #
[11/24 15:16:44    207s] #Name   Average Length     Shield    Ratio
[11/24 15:16:44    207s] #Metal2:         146.4      140.0     0.478
[11/24 15:16:44    207s] #Metal3:          56.1      112.2     1.000
[11/24 15:16:44    207s] #-------------------------------------------------------------------------------
[11/24 15:16:44    207s] #Bottom shield layer (Metal1) and above: 
[11/24 15:16:44    207s] #Average (BotShieldLayer) ratio  : 0.623
[11/24 15:16:44    207s] #
[11/24 15:16:44    207s] #Name    Actual Length     Shield    Ratio
[11/24 15:16:44    207s] #Metal2:         146.4      140.0     0.478
[11/24 15:16:44    207s] #Metal3:          56.1      112.2     1.000
[11/24 15:16:44    207s] #-------------------------------------------------------------------------------
[11/24 15:16:44    207s] #No preferred routing layer range specified
[11/24 15:16:44    207s] #Done Shielding:    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.39 (MB), peak = 1468.01 (MB)
[11/24 15:16:44    207s] ### Time Record (Shielding) is uninstalled.
[11/24 15:16:44    207s] #detailRoute Statistics:
[11/24 15:16:44    207s] #Cpu time = 00:00:00
[11/24 15:16:44    207s] #Elapsed time = 00:00:00
[11/24 15:16:44    207s] #Increased memory = 5.02 (MB)
[11/24 15:16:44    207s] #Total memory = 1428.40 (MB)
[11/24 15:16:44    207s] #Peak memory = 1468.01 (MB)
[11/24 15:16:44    207s] ### global_detail_route design signature (56): route=3146327 flt_obj=0 vio=1905142130 shield_wire=2060570333
[11/24 15:16:44    207s] ### Time Record (DB Export) is installed.
[11/24 15:16:44    207s] ### export design design signature (57): route=3146327 fixed_route=851659938 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=2060570333 net_attr=724529158 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=2001322362 pin_access=996735084 inst_pattern=1
[11/24 15:16:44    207s] #	no debugging net set
[11/24 15:16:44    207s] ### Time Record (DB Export) is uninstalled.
[11/24 15:16:44    207s] ### Time Record (Post Callback) is installed.
[11/24 15:16:44    207s] ### Time Record (Post Callback) is uninstalled.
[11/24 15:16:44    207s] #
[11/24 15:16:44    207s] #globalDetailRoute statistics:
[11/24 15:16:44    207s] #Cpu time = 00:00:04
[11/24 15:16:44    207s] #Elapsed time = 00:00:08
[11/24 15:16:44    207s] #Increased memory = 47.34 (MB)
[11/24 15:16:44    207s] #Total memory = 1422.25 (MB)
[11/24 15:16:44    207s] #Peak memory = 1468.01 (MB)
[11/24 15:16:44    207s] #Number of warnings = 1
[11/24 15:16:44    207s] #Total number of warnings = 9
[11/24 15:16:44    207s] #Number of fails = 0
[11/24 15:16:44    207s] #Total number of fails = 0
[11/24 15:16:44    207s] #Complete globalDetailRoute on Mon Nov 24 15:16:44 2025
[11/24 15:16:44    207s] #
[11/24 15:16:44    207s] ### Time Record (globalDetailRoute) is uninstalled.
[11/24 15:16:44    207s] #Default setup view is reset to dtmf_view_setup.
[11/24 15:16:44    207s] #Default setup view is reset to dtmf_view_setup.
[11/24 15:16:44    207s] AAE_INFO: Post Route call back at the end of routeDesign
[11/24 15:16:44    207s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:10, memory = 1388.73 (MB), peak = 1468.01 (MB)
[11/24 15:16:44    207s] 
[11/24 15:16:44    207s] *** Summary of all messages that are not suppressed in this session:
[11/24 15:16:44    207s] Severity  ID               Count  Summary                                  
[11/24 15:16:44    207s] WARNING   IMPMSMV-1810       132  Net %s, driver %s (cell %s) voltage %g d...
[11/24 15:16:44    207s] *** Message Summary: 132 warning(s), 0 error(s)
[11/24 15:16:44    207s] 
[11/24 15:16:44    207s] ### Time Record (routeDesign) is uninstalled.
[11/24 15:16:44    207s] ### 
[11/24 15:16:44    207s] ###   Scalability Statistics
[11/24 15:16:44    207s] ### 
[11/24 15:16:44    207s] ### --------------------------------+----------------+----------------+----------------+
[11/24 15:16:44    207s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/24 15:16:44    207s] ### --------------------------------+----------------+----------------+----------------+
[11/24 15:16:44    207s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/24 15:16:44    207s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/24 15:16:44    207s] ###   Timing Data Generation        |        00:00:03|        00:00:06|             0.4|
[11/24 15:16:44    207s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/24 15:16:44    207s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/24 15:16:44    207s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/24 15:16:44    207s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/24 15:16:44    207s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/24 15:16:44    207s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/24 15:16:44    207s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/24 15:16:44    207s] ###   Shielding                     |        00:00:00|        00:00:00|             1.0|
[11/24 15:16:44    207s] ###   Entire Command                |        00:00:04|        00:00:10|             0.4|
[11/24 15:16:44    207s] ### --------------------------------+----------------+----------------+----------------+
[11/24 15:16:44    207s] ### 
[11/24 15:16:57    209s] <CMD> deselectAll
[11/24 15:17:03    209s] <CMD> selectNet DTMF_INST/TDSP_CORE_INST/read_data
[11/24 15:17:06    209s] <CMD> zoomBox 756.53850 610.82200 782.11100 585.24900
[11/24 15:17:07    209s] <CMD> zoomBox 759.49300 589.54100 774.40500 602.89050
[11/24 15:17:08    209s] <CMD> zoomBox 760.22200 590.24400 772.89750 601.59150
[11/24 15:17:08    210s] <CMD> zoomBox 762.04750 592.26550 768.66500 598.18950
[11/24 15:17:09    210s] <CMD> zoomBox 763.15600 593.49350 766.09300 596.12250
[11/24 15:17:10    210s] <CMD> zoomBox 763.40150 593.76500 765.52400 595.66500
[11/24 15:17:10    210s] <CMD> zoomBox 763.57900 593.96150 765.11250 595.33450
[11/24 15:17:11    210s] <CMD> zoomBox 763.64850 594.03850 764.95200 595.20550
[11/24 15:17:12    210s] <CMD> zoomBox 763.28750 593.63950 765.78600 595.87600
[11/24 15:17:12    210s] <CMD> zoomBox 762.99800 593.31900 766.45650 596.41500
[11/24 15:17:13    210s] <CMD> zoomBox 762.04250 592.26100 768.66900 598.19300
[11/24 15:17:14    210s] <CMD> zoomBox 761.27550 591.41150 770.44700 599.62200
[11/24 15:17:14    210s] <CMD> zoomBox 760.78750 590.87100 771.57750 600.53050
[11/24 15:17:14    210s] <CMD> zoomBox 759.53800 589.48750 774.47250 602.85700
[11/24 15:17:15    210s] <CMD> zoomBox 757.80850 587.57250 778.47950 606.07750
[11/24 15:17:18    210s] <CMD> zoomBox 752.07850 581.15650 791.67800 616.60650
[11/24 15:17:19    210s] <CMD> zoomBox 749.96250 578.78800 796.55050 620.49400
[11/24 15:17:20    210s] <CMD> fit
[11/24 15:17:23    210s] <CMD> zoomBox 586.52150 551.74900 783.62200 414.74050
[11/24 15:17:24    211s] <CMD> zoomBox 629.66600 420.37150 732.55450 512.47850
[11/24 15:17:24    211s] <CMD> zoomBox 642.74150 428.05350 717.07850 494.60100
[11/24 15:17:33    211s] <CMD> selectNet DTMF_INST/clk
[11/24 15:17:37    212s] <CMD> zoomBox 643.07950 482.12500 685.86050 520.42300
[11/24 15:17:37    212s] <CMD> zoomBox 645.79400 485.21300 682.15800 517.76650
[11/24 15:17:38    212s] <CMD> zoomBox 653.14700 493.54000 672.12950 510.53350
[11/24 15:17:42    212s] <CMD> deselectAll
[11/24 15:17:42    212s] <CMD> fit
[11/24 15:17:52    213s] 
[11/24 15:17:52    213s] *** Memory Usage v#1 (Current mem = 2094.438M, initial mem = 476.027M) ***
[11/24 15:17:52    213s] 
[11/24 15:17:52    213s] *** Summary of all messages that are not suppressed in this session:
[11/24 15:17:52    213s] Severity  ID               Count  Summary                                  
[11/24 15:17:52    213s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/24 15:17:52    213s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/24 15:17:52    213s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/24 15:17:52    213s] WARNING   IMPMSMV-1810       792  Net %s, driver %s (cell %s) voltage %g d...
[11/24 15:17:52    213s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/24 15:17:52    213s] ERROR     IMPSYT-6180          2  Cannot find any %s.                      
[11/24 15:17:52    213s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/24 15:17:52    213s] WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
[11/24 15:17:52    213s] WARNING   IMPESI-3086         38  The cell '%s' does not have characterize...
[11/24 15:17:52    213s] WARNING   IMPESI-3311      26912  Pin %s of Cell %s for timing library %s ...
[11/24 15:17:52    213s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[11/24 15:17:52    213s] WARNING   IMPCCOPT-2332        3  The property %s is deprecated. It still ...
[11/24 15:17:52    213s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[11/24 15:17:52    213s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/24 15:17:52    213s] WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
[11/24 15:17:52    213s] WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
[11/24 15:17:52    213s] WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
[11/24 15:17:52    213s] *** Message Summary: 28769 warning(s), 2 error(s)
[11/24 15:17:52    213s] 
[11/24 15:17:52    213s] --- Ending "Innovus" (totcpu=0:03:33, real=0:31:54, mem=2094.4M) ---
