main:
    addi x1 x0 10
    addi x2 x0 1
    sll x3 x1 x2
    srli x4 x1 1