{
  "module_name": "mt6359.h",
  "hash_id": "1066548ed12362679a413a8454a12f11b481b2c0aa02806fcef35a2a149be092",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/mt6359.h",
  "human_readable_source": " \n \n\n#ifndef _MT6359_H_\n#define _MT6359_H_\n\n \n#define MT6359_TOP0_ID                       0x0\n#define MT6359_SMT_CON1                      0x32\n#define MT6359_DRV_CON2                      0x3c\n#define MT6359_DRV_CON3                      0x3e\n#define MT6359_DRV_CON4                      0x40\n#define MT6359_TOP_CKPDN_CON0                0x10c\n#define MT6359_TOP_CKPDN_CON0_SET            0x10e\n#define MT6359_TOP_CKPDN_CON0_CLR            0x110\n#define MT6359_AUXADC_RQST0                  0x1108\n#define MT6359_AUXADC_CON10                  0x11a0\n#define MT6359_AUXADC_ACCDET                 0x11ba\n#define MT6359_LDO_VUSB_OP_EN                0x1d0c\n#define MT6359_LDO_VUSB_OP_EN_SET            0x1d0e\n#define MT6359_LDO_VUSB_OP_EN_CLR            0x1d10\n#define MT6359_AUD_TOP_CKPDN_CON0            0x230c\n#define MT6359_AUD_TOP_CKPDN_CON0_SET        0x230e\n#define MT6359_AUD_TOP_CKPDN_CON0_CLR        0x2310\n#define MT6359_AUD_TOP_RST_CON0              0x2320\n#define MT6359_AUD_TOP_RST_CON0_SET          0x2322\n#define MT6359_AUD_TOP_RST_CON0_CLR          0x2324\n#define MT6359_AUD_TOP_INT_CON0              0x2328\n#define MT6359_AUD_TOP_INT_CON0_SET          0x232a\n#define MT6359_AUD_TOP_INT_CON0_CLR          0x232c\n#define MT6359_AUD_TOP_INT_MASK_CON0         0x232e\n#define MT6359_AUD_TOP_INT_MASK_CON0_SET     0x2330\n#define MT6359_AUD_TOP_INT_MASK_CON0_CLR     0x2332\n#define MT6359_AUD_TOP_INT_STATUS0           0x2334\n#define MT6359_AFE_NCP_CFG2                  0x24e2\n#define MT6359_AUDENC_DSN_ID                 0x2500\n#define MT6359_AUDENC_DSN_REV0               0x2502\n#define MT6359_AUDENC_DSN_DBI                0x2504\n#define MT6359_AUDENC_DSN_FPI                0x2506\n#define MT6359_AUDENC_ANA_CON0               0x2508\n#define MT6359_AUDENC_ANA_CON1               0x250a\n#define MT6359_AUDENC_ANA_CON2               0x250c\n#define MT6359_AUDENC_ANA_CON3               0x250e\n#define MT6359_AUDENC_ANA_CON4               0x2510\n#define MT6359_AUDENC_ANA_CON5               0x2512\n#define MT6359_AUDENC_ANA_CON6               0x2514\n#define MT6359_AUDENC_ANA_CON7               0x2516\n#define MT6359_AUDENC_ANA_CON8               0x2518\n#define MT6359_AUDENC_ANA_CON9               0x251a\n#define MT6359_AUDENC_ANA_CON10              0x251c\n#define MT6359_AUDENC_ANA_CON11              0x251e\n#define MT6359_AUDENC_ANA_CON12              0x2520\n#define MT6359_AUDENC_ANA_CON13              0x2522\n#define MT6359_AUDENC_ANA_CON14              0x2524\n#define MT6359_AUDENC_ANA_CON15              0x2526\n#define MT6359_AUDENC_ANA_CON16              0x2528\n#define MT6359_AUDENC_ANA_CON17              0x252a\n#define MT6359_AUDENC_ANA_CON18              0x252c\n#define MT6359_AUDENC_ANA_CON19              0x252e\n#define MT6359_AUDENC_ANA_CON20              0x2530\n#define MT6359_AUDENC_ANA_CON21              0x2532\n#define MT6359_AUDENC_ANA_CON22              0x2534\n#define MT6359_AUDENC_ANA_CON23              0x2536\n#define MT6359_AUDDEC_DSN_ID                 0x2580\n#define MT6359_AUDDEC_DSN_REV0               0x2582\n#define MT6359_AUDDEC_DSN_DBI                0x2584\n#define MT6359_AUDDEC_DSN_FPI                0x2586\n#define MT6359_AUDDEC_ANA_CON0               0x2588\n#define MT6359_AUDDEC_ANA_CON1               0x258a\n#define MT6359_AUDDEC_ANA_CON2               0x258c\n#define MT6359_AUDDEC_ANA_CON3               0x258e\n#define MT6359_AUDDEC_ANA_CON4               0x2590\n#define MT6359_AUDDEC_ANA_CON5               0x2592\n#define MT6359_AUDDEC_ANA_CON6               0x2594\n#define MT6359_AUDDEC_ANA_CON7               0x2596\n#define MT6359_AUDDEC_ANA_CON8               0x2598\n#define MT6359_AUDDEC_ANA_CON9               0x259a\n#define MT6359_AUDDEC_ANA_CON10              0x259c\n#define MT6359_AUDDEC_ANA_CON11              0x259e\n#define MT6359_AUDDEC_ANA_CON12              0x25a0\n#define MT6359_AUDDEC_ANA_CON13              0x25a2\n#define MT6359_AUDDEC_ANA_CON14              0x25a4\n#define MT6359_ACCDET_DSN_DIG_ID             0x2680\n#define MT6359_ACCDET_DSN_DIG_REV0           0x2682\n#define MT6359_ACCDET_DSN_DBI                0x2684\n#define MT6359_ACCDET_DSN_FPI                0x2686\n#define MT6359_ACCDET_CON0                   0x2688\n#define MT6359_ACCDET_CON1                   0x268a\n#define MT6359_ACCDET_CON2                   0x268c\n#define MT6359_ACCDET_CON3                   0x268e\n#define MT6359_ACCDET_CON4                   0x2690\n#define MT6359_ACCDET_CON5                   0x2692\n#define MT6359_ACCDET_CON6                   0x2694\n#define MT6359_ACCDET_CON7                   0x2696\n#define MT6359_ACCDET_CON8                   0x2698\n#define MT6359_ACCDET_CON9                   0x269a\n#define MT6359_ACCDET_CON10                  0x269c\n#define MT6359_ACCDET_CON11                  0x269e\n#define MT6359_ACCDET_CON12                  0x26a0\n#define MT6359_ACCDET_CON13                  0x26a2\n#define MT6359_ACCDET_CON14                  0x26a4\n#define MT6359_ACCDET_CON15                  0x26a6\n#define MT6359_ACCDET_CON16                  0x26a8\n#define MT6359_ACCDET_CON17                  0x26aa\n#define MT6359_ACCDET_CON18                  0x26ac\n#define MT6359_ACCDET_CON19                  0x26ae\n#define MT6359_ACCDET_CON20                  0x26b0\n#define MT6359_ACCDET_CON21                  0x26b2\n#define MT6359_ACCDET_CON22                  0x26b4\n#define MT6359_ACCDET_CON23                  0x26b6\n#define MT6359_ACCDET_CON24                  0x26b8\n#define MT6359_ACCDET_CON25                  0x26ba\n#define MT6359_ACCDET_CON26                  0x26bc\n#define MT6359_ACCDET_CON27                  0x26be\n#define MT6359_ACCDET_CON28                  0x26c0\n#define MT6359_ACCDET_CON29                  0x26c2\n#define MT6359_ACCDET_CON30                  0x26c4\n#define MT6359_ACCDET_CON31                  0x26c6\n#define MT6359_ACCDET_CON32                  0x26c8\n#define MT6359_ACCDET_CON33                  0x26ca\n#define MT6359_ACCDET_CON34                  0x26cc\n#define MT6359_ACCDET_CON35                  0x26ce\n#define MT6359_ACCDET_CON36                  0x26d0\n#define MT6359_ACCDET_CON37                  0x26d2\n#define MT6359_ACCDET_CON38                  0x26d4\n#define MT6359_ACCDET_CON39                  0x26d6\n#define MT6359_ACCDET_CON40                  0x26d8\n\n#define TOP0_ANA_ID_ADDR                               \\\n\tMT6359_TOP0_ID\n#define TOP0_ANA_ID_SFT                                0\n#define TOP0_ANA_ID_MASK                               0xFF\n#define TOP0_ANA_ID_MASK_SFT                           (0xFF << 0)\n#define AUXADC_RQST_CH0_ADDR                           \\\n\tMT6359_AUXADC_RQST0\n#define AUXADC_RQST_CH0_SFT                            0\n#define AUXADC_RQST_CH0_MASK                           0x1\n#define AUXADC_RQST_CH0_MASK_SFT                       (0x1 << 0)\n#define AUXADC_ACCDET_ANASWCTRL_EN_ADDR                \\\n\tMT6359_AUXADC_CON15\n#define AUXADC_ACCDET_ANASWCTRL_EN_SFT                 6\n#define AUXADC_ACCDET_ANASWCTRL_EN_MASK                0x1\n#define AUXADC_ACCDET_ANASWCTRL_EN_MASK_SFT            (0x1 << 6)\n\n#define AUXADC_ACCDET_AUTO_SPL_ADDR                    \\\n\tMT6359_AUXADC_ACCDET\n#define AUXADC_ACCDET_AUTO_SPL_SFT                     0\n#define AUXADC_ACCDET_AUTO_SPL_MASK                    0x1\n#define AUXADC_ACCDET_AUTO_SPL_MASK_SFT                (0x1 << 0)\n#define AUXADC_ACCDET_AUTO_RQST_CLR_ADDR               \\\n\tMT6359_AUXADC_ACCDET\n#define AUXADC_ACCDET_AUTO_RQST_CLR_SFT                1\n#define AUXADC_ACCDET_AUTO_RQST_CLR_MASK               0x1\n#define AUXADC_ACCDET_AUTO_RQST_CLR_MASK_SFT           (0x1 << 1)\n#define AUXADC_ACCDET_DIG1_RSV0_ADDR                   \\\n\tMT6359_AUXADC_ACCDET\n#define AUXADC_ACCDET_DIG1_RSV0_SFT                    2\n#define AUXADC_ACCDET_DIG1_RSV0_MASK                   0x3F\n#define AUXADC_ACCDET_DIG1_RSV0_MASK_SFT               (0x3F << 2)\n#define AUXADC_ACCDET_DIG0_RSV0_ADDR                   \\\n\tMT6359_AUXADC_ACCDET\n#define AUXADC_ACCDET_DIG0_RSV0_SFT                    8\n#define AUXADC_ACCDET_DIG0_RSV0_MASK                   0xFF\n#define AUXADC_ACCDET_DIG0_RSV0_MASK_SFT               (0xFF << 8)\n\n#define RG_ACCDET_CK_PDN_ADDR                          \\\n\tMT6359_AUD_TOP_CKPDN_CON0\n#define RG_ACCDET_CK_PDN_SFT                           0\n#define RG_ACCDET_CK_PDN_MASK                          0x1\n#define RG_ACCDET_CK_PDN_MASK_SFT                      (0x1 << 0)\n\n#define RG_ACCDET_RST_ADDR                             \\\n\tMT6359_AUD_TOP_RST_CON0\n#define RG_ACCDET_RST_SFT                              1\n#define RG_ACCDET_RST_MASK                             0x1\n#define RG_ACCDET_RST_MASK_SFT                         (0x1 << 1)\n#define BANK_ACCDET_SWRST_ADDR                         \\\n\tMT6359_AUD_TOP_RST_BANK_CON0\n#define BANK_ACCDET_SWRST_SFT                          0\n#define BANK_ACCDET_SWRST_MASK                         0x1\n#define BANK_ACCDET_SWRST_MASK_SFT                     (0x1 << 0)\n\n#define RG_INT_EN_ACCDET_ADDR                          \\\n\tMT6359_AUD_TOP_INT_CON0\n#define RG_INT_EN_ACCDET_SFT                           5\n#define RG_INT_EN_ACCDET_MASK                          0x1\n#define RG_INT_EN_ACCDET_MASK_SFT                      (0x1 << 5)\n#define RG_INT_EN_ACCDET_EINT0_ADDR                    \\\n\tMT6359_AUD_TOP_INT_CON0\n#define RG_INT_EN_ACCDET_EINT0_SFT                     6\n#define RG_INT_EN_ACCDET_EINT0_MASK                    0x1\n#define RG_INT_EN_ACCDET_EINT0_MASK_SFT                (0x1 << 6)\n#define RG_INT_EN_ACCDET_EINT1_ADDR                    \\\n\tMT6359_AUD_TOP_INT_CON0\n#define RG_INT_EN_ACCDET_EINT1_SFT                     7\n#define RG_INT_EN_ACCDET_EINT1_MASK                    0x1\n#define RG_INT_EN_ACCDET_EINT1_MASK_SFT                (0x1 << 7)\n\n#define RG_INT_MASK_ACCDET_ADDR                        \\\n\tMT6359_AUD_TOP_INT_MASK_CON0\n#define RG_INT_MASK_ACCDET_SFT                         5\n#define RG_INT_MASK_ACCDET_MASK                        0x1\n#define RG_INT_MASK_ACCDET_MASK_SFT                    (0x1 << 5)\n#define RG_INT_MASK_ACCDET_EINT0_ADDR                  \\\n\tMT6359_AUD_TOP_INT_MASK_CON0\n#define RG_INT_MASK_ACCDET_EINT0_SFT                   6\n#define RG_INT_MASK_ACCDET_EINT0_MASK                  0x1\n#define RG_INT_MASK_ACCDET_EINT0_MASK_SFT              (0x1 << 6)\n#define RG_INT_MASK_ACCDET_EINT1_ADDR                  \\\n\tMT6359_AUD_TOP_INT_MASK_CON0\n#define RG_INT_MASK_ACCDET_EINT1_SFT                   7\n#define RG_INT_MASK_ACCDET_EINT1_MASK                  0x1\n#define RG_INT_MASK_ACCDET_EINT1_MASK_SFT              (0x1 << 7)\n\n#define RG_INT_STATUS_ACCDET_ADDR                      \\\n\tMT6359_AUD_TOP_INT_STATUS0\n#define RG_INT_STATUS_ACCDET_SFT                       5\n#define RG_INT_STATUS_ACCDET_MASK                      0x1\n#define RG_INT_STATUS_ACCDET_MASK_SFT                  (0x1 << 5)\n#define RG_INT_STATUS_ACCDET_EINT0_ADDR                \\\n\tMT6359_AUD_TOP_INT_STATUS0\n#define RG_INT_STATUS_ACCDET_EINT0_SFT                 6\n#define RG_INT_STATUS_ACCDET_EINT0_MASK                0x1\n#define RG_INT_STATUS_ACCDET_EINT0_MASK_SFT            (0x1 << 6)\n#define RG_INT_STATUS_ACCDET_EINT1_ADDR                \\\n\tMT6359_AUD_TOP_INT_STATUS0\n#define RG_INT_STATUS_ACCDET_EINT1_SFT                 7\n#define RG_INT_STATUS_ACCDET_EINT1_MASK                0x1\n#define RG_INT_STATUS_ACCDET_EINT1_MASK_SFT            (0x1 << 7)\n\n#define RG_INT_RAW_STATUS_ACCDET_ADDR                  \\\n\tMT6359_AUD_TOP_INT_RAW_STATUS0\n#define RG_INT_RAW_STATUS_ACCDET_SFT                   5\n#define RG_INT_RAW_STATUS_ACCDET_MASK                  0x1\n#define RG_INT_RAW_STATUS_ACCDET_MASK_SFT              (0x1 << 5)\n#define RG_INT_RAW_STATUS_ACCDET_EINT0_ADDR            \\\n\tMT6359_AUD_TOP_INT_RAW_STATUS0\n#define RG_INT_RAW_STATUS_ACCDET_EINT0_SFT             6\n#define RG_INT_RAW_STATUS_ACCDET_EINT0_MASK            0x1\n#define RG_INT_RAW_STATUS_ACCDET_EINT0_MASK_SFT        (0x1 << 6)\n#define RG_INT_RAW_STATUS_ACCDET_EINT1_ADDR            \\\n\tMT6359_AUD_TOP_INT_RAW_STATUS0\n#define RG_INT_RAW_STATUS_ACCDET_EINT1_SFT             7\n#define RG_INT_RAW_STATUS_ACCDET_EINT1_MASK            0x1\n#define RG_INT_RAW_STATUS_ACCDET_EINT1_MASK_SFT        (0x1 << 7)\n\n#define RG_AUDACCDETMICBIAS0PULLLOW_ADDR               \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_AUDACCDETMICBIAS0PULLLOW_SFT                0\n#define RG_AUDACCDETMICBIAS0PULLLOW_MASK               0x1\n#define RG_AUDACCDETMICBIAS0PULLLOW_MASK_SFT           (0x1 << 0)\n#define RG_AUDACCDETMICBIAS1PULLLOW_ADDR               \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_AUDACCDETMICBIAS1PULLLOW_SFT                1\n#define RG_AUDACCDETMICBIAS1PULLLOW_MASK               0x1\n#define RG_AUDACCDETMICBIAS1PULLLOW_MASK_SFT           (0x1 << 1)\n#define RG_AUDACCDETMICBIAS2PULLLOW_ADDR               \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_AUDACCDETMICBIAS2PULLLOW_SFT                2\n#define RG_AUDACCDETMICBIAS2PULLLOW_MASK               0x1\n#define RG_AUDACCDETMICBIAS2PULLLOW_MASK_SFT           (0x1 << 2)\n#define RG_AUDACCDETVIN1PULLLOW_ADDR                   \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_AUDACCDETVIN1PULLLOW_SFT                    3\n#define RG_AUDACCDETVIN1PULLLOW_MASK                   0x1\n#define RG_AUDACCDETVIN1PULLLOW_MASK_SFT               (0x1 << 3)\n#define RG_AUDACCDETVTHACAL_ADDR                       \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_AUDACCDETVTHACAL_SFT                        4\n#define RG_AUDACCDETVTHACAL_MASK                       0x1\n#define RG_AUDACCDETVTHACAL_MASK_SFT                   (0x1 << 4)\n#define RG_AUDACCDETVTHBCAL_ADDR                       \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_AUDACCDETVTHBCAL_SFT                        5\n#define RG_AUDACCDETVTHBCAL_MASK                       0x1\n#define RG_AUDACCDETVTHBCAL_MASK_SFT                   (0x1 << 5)\n#define RG_AUDACCDETTVDET_ADDR                         \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_AUDACCDETTVDET_SFT                          6\n#define RG_AUDACCDETTVDET_MASK                         0x1\n#define RG_AUDACCDETTVDET_MASK_SFT                     (0x1 << 6)\n#define RG_ACCDETSEL_ADDR                              \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_ACCDETSEL_SFT                               7\n#define RG_ACCDETSEL_MASK                              0x1\n#define RG_ACCDETSEL_MASK_SFT                          (0x1 << 7)\n\n#define RG_AUDPWDBMICBIAS1_ADDR                        \\\n\tMT6359_AUDENC_ANA_CON16\n#define RG_AUDPWDBMICBIAS1_SFT                         0\n#define RG_AUDPWDBMICBIAS1_MASK                        0x1\n#define RG_AUDPWDBMICBIAS1_MASK_SFT                    (0x1 << 0)\n#define RG_AUDMICBIAS1BYPASSEN_ADDR                    \\\n\tMT6359_AUDENC_ANA_CON16\n#define RG_AUDMICBIAS1BYPASSEN_SFT                     1\n#define RG_AUDMICBIAS1BYPASSEN_MASK                    0x1\n#define RG_AUDMICBIAS1BYPASSEN_MASK_SFT                (0x1 << 1)\n#define RG_AUDMICBIAS1LOWPEN_ADDR                      \\\n\tMT6359_AUDENC_ANA_CON16\n#define RG_AUDMICBIAS1LOWPEN_SFT                       2\n#define RG_AUDMICBIAS1LOWPEN_MASK                      0x1\n#define RG_AUDMICBIAS1LOWPEN_MASK_SFT                  (0x1 << 2)\n#define RG_AUDMICBIAS1VREF_ADDR                        \\\n\tMT6359_AUDENC_ANA_CON16\n#define RG_AUDMICBIAS1VREF_SFT                         4\n#define RG_AUDMICBIAS1VREF_MASK                        0x7\n#define RG_AUDMICBIAS1VREF_MASK_SFT                    (0x7 << 4)\n#define RG_AUDMICBIAS1DCSW1PEN_ADDR                    \\\n\tMT6359_AUDENC_ANA_CON16\n#define RG_AUDMICBIAS1DCSW1PEN_SFT                     8\n#define RG_AUDMICBIAS1DCSW1PEN_MASK                    0x1\n#define RG_AUDMICBIAS1DCSW1PEN_MASK_SFT                (0x1 << 8)\n#define RG_AUDMICBIAS1DCSW1NEN_ADDR                    \\\n\tMT6359_AUDENC_ANA_CON16\n#define RG_AUDMICBIAS1DCSW1NEN_SFT                     9\n#define RG_AUDMICBIAS1DCSW1NEN_MASK                    0x1\n#define RG_AUDMICBIAS1DCSW1NEN_MASK_SFT                (0x1 << 9)\n#define RG_BANDGAPGEN_ADDR                             \\\n\tMT6359_AUDENC_ANA_CON16\n#define RG_BANDGAPGEN_SFT                              10\n#define RG_BANDGAPGEN_MASK                             0x1\n#define RG_BANDGAPGEN_MASK_SFT                         (0x1 << 10)\n#define RG_AUDMICBIAS1HVEN_ADDR                        \\\n\tMT6359_AUDENC_ANA_CON16\n#define RG_AUDMICBIAS1HVEN_SFT                         12\n#define RG_AUDMICBIAS1HVEN_MASK                        0x1\n#define RG_AUDMICBIAS1HVEN_MASK_SFT                    (0x1 << 12)\n#define RG_AUDMICBIAS1HVVREF_ADDR                      \\\n\tMT6359_AUDENC_ANA_CON16\n#define RG_AUDMICBIAS1HVVREF_SFT                       13\n#define RG_AUDMICBIAS1HVVREF_MASK                      0x1\n#define RG_AUDMICBIAS1HVVREF_MASK_SFT                  (0x1 << 13)\n\n#define RG_EINT0NOHYS_ADDR                             \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_EINT0NOHYS_SFT                              10\n#define RG_EINT0NOHYS_MASK                             0x1\n#define RG_EINT0NOHYS_MASK_SFT                         (0x1 << 10)\n#define RG_EINT0CONFIGACCDET_ADDR                      \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_EINT0CONFIGACCDET_SFT                       11\n#define RG_EINT0CONFIGACCDET_MASK                      0x1\n#define RG_EINT0CONFIGACCDET_MASK_SFT                  (0x1 << 11)\n#define RG_EINT0HIRENB_ADDR                            \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_EINT0HIRENB_SFT                             12\n#define RG_EINT0HIRENB_MASK                            0x1\n#define RG_EINT0HIRENB_MASK_SFT                        (0x1 << 12)\n#define RG_ACCDET2AUXRESBYPASS_ADDR                    \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_ACCDET2AUXRESBYPASS_SFT                     13\n#define RG_ACCDET2AUXRESBYPASS_MASK                    0x1\n#define RG_ACCDET2AUXRESBYPASS_MASK_SFT                (0x1 << 13)\n#define RG_ACCDET2AUXSWEN_ADDR                         \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_ACCDET2AUXSWEN_SFT                          14\n#define RG_ACCDET2AUXSWEN_MASK                         0x1\n#define RG_ACCDET2AUXSWEN_MASK_SFT                     (0x1 << 14)\n#define RG_AUDACCDETMICBIAS3PULLLOW_ADDR               \\\n\tMT6359_AUDENC_ANA_CON18\n#define RG_AUDACCDETMICBIAS3PULLLOW_SFT                15\n#define RG_AUDACCDETMICBIAS3PULLLOW_MASK               0x1\n#define RG_AUDACCDETMICBIAS3PULLLOW_MASK_SFT           (0x1 << 15)\n#define RG_EINT1CONFIGACCDET_ADDR                      \\\n\tMT6359_AUDENC_ANA_CON19\n#define RG_EINT1CONFIGACCDET_SFT                       0\n#define RG_EINT1CONFIGACCDET_MASK                      0x1\n#define RG_EINT1CONFIGACCDET_MASK_SFT                  (0x1 << 0)\n#define RG_EINT1HIRENB_ADDR                            \\\n\tMT6359_AUDENC_ANA_CON19\n#define RG_EINT1HIRENB_SFT                             1\n#define RG_EINT1HIRENB_MASK                            0x1\n#define RG_EINT1HIRENB_MASK_SFT                        (0x1 << 1)\n#define RG_EINT1NOHYS_ADDR                             \\\n\tMT6359_AUDENC_ANA_CON19\n#define RG_EINT1NOHYS_SFT                              2\n#define RG_EINT1NOHYS_MASK                             0x1\n#define RG_EINT1NOHYS_MASK_SFT                         (0x1 << 2)\n#define RG_EINTCOMPVTH_ADDR                            \\\n\tMT6359_AUDENC_ANA_CON19\n#define RG_MTEST_EN_ADDR                               \\\n\tMT6359_AUDENC_ANA_CON19\n#define RG_MTEST_EN_SFT                                8\n#define RG_MTEST_EN_MASK                               0x1\n#define RG_MTEST_EN_MASK_SFT                           (0x1 << 8)\n#define RG_MTEST_SEL_ADDR                              \\\n\tMT6359_AUDENC_ANA_CON19\n#define RG_MTEST_SEL_SFT                               9\n#define RG_MTEST_SEL_MASK                              0x1\n#define RG_MTEST_SEL_MASK_SFT                          (0x1 << 9)\n#define RG_MTEST_CURRENT_ADDR                          \\\n\tMT6359_AUDENC_ANA_CON19\n#define RG_MTEST_CURRENT_SFT                           10\n#define RG_MTEST_CURRENT_MASK                          0x1\n#define RG_MTEST_CURRENT_MASK_SFT                      (0x1 << 10)\n#define RG_ANALOGFDEN_ADDR                             \\\n\tMT6359_AUDENC_ANA_CON19\n#define RG_ANALOGFDEN_SFT                              12\n#define RG_ANALOGFDEN_MASK                             0x1\n#define RG_ANALOGFDEN_MASK_SFT                         (0x1 << 12)\n#define RG_FDVIN1PPULLLOW_ADDR                         \\\n\tMT6359_AUDENC_ANA_CON19\n#define RG_FDVIN1PPULLLOW_SFT                          13\n#define RG_FDVIN1PPULLLOW_MASK                         0x1\n#define RG_FDVIN1PPULLLOW_MASK_SFT                     (0x1 << 13)\n#define RG_FDEINT0TYPE_ADDR                            \\\n\tMT6359_AUDENC_ANA_CON19\n#define RG_FDEINT0TYPE_SFT                             14\n#define RG_FDEINT0TYPE_MASK                            0x1\n#define RG_FDEINT0TYPE_MASK_SFT                        (0x1 << 14)\n#define RG_FDEINT1TYPE_ADDR                            \\\n\tMT6359_AUDENC_ANA_CON19\n#define RG_FDEINT1TYPE_SFT                             15\n#define RG_FDEINT1TYPE_MASK                            0x1\n#define RG_FDEINT1TYPE_MASK_SFT                        (0x1 << 15)\n#define RG_EINT0CMPEN_ADDR                             \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT0CMPEN_SFT                              0\n#define RG_EINT0CMPEN_MASK                             0x1\n#define RG_EINT0CMPEN_MASK_SFT                         (0x1 << 0)\n#define RG_EINT0CMPMEN_ADDR                            \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT0CMPMEN_SFT                             1\n#define RG_EINT0CMPMEN_MASK                            0x1\n#define RG_EINT0CMPMEN_MASK_SFT                        (0x1 << 1)\n#define RG_EINT0EN_ADDR                                \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT0EN_SFT                                 2\n#define RG_EINT0EN_MASK                                0x1\n#define RG_EINT0EN_MASK_SFT                            (0x1 << 2)\n#define RG_EINT0CEN_ADDR                               \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT0CEN_SFT                                3\n#define RG_EINT0CEN_MASK                               0x1\n#define RG_EINT0CEN_MASK_SFT                           (0x1 << 3)\n#define RG_EINT0INVEN_ADDR                             \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT0INVEN_SFT                              4\n#define RG_EINT0INVEN_MASK                             0x1\n#define RG_EINT0INVEN_MASK_SFT                         (0x1 << 4)\n#define RG_EINT0CTURBO_ADDR                            \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT0CTURBO_SFT                             5\n#define RG_EINT0CTURBO_MASK                            0x7\n#define RG_EINT0CTURBO_MASK_SFT                        (0x7 << 5)\n#define RG_EINT1CMPEN_ADDR                             \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT1CMPEN_SFT                              8\n#define RG_EINT1CMPEN_MASK                             0x1\n#define RG_EINT1CMPEN_MASK_SFT                         (0x1 << 8)\n#define RG_EINT1CMPMEN_ADDR                            \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT1CMPMEN_SFT                             9\n#define RG_EINT1CMPMEN_MASK                            0x1\n#define RG_EINT1CMPMEN_MASK_SFT                        (0x1 << 9)\n#define RG_EINT1EN_ADDR                                \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT1EN_SFT                                 10\n#define RG_EINT1EN_MASK                                0x1\n#define RG_EINT1EN_MASK_SFT                            (0x1 << 10)\n#define RG_EINT1CEN_ADDR                               \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT1CEN_SFT                                11\n#define RG_EINT1CEN_MASK                               0x1\n#define RG_EINT1CEN_MASK_SFT                           (0x1 << 11)\n#define RG_EINT1INVEN_ADDR                             \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT1INVEN_SFT                              12\n#define RG_EINT1INVEN_MASK                             0x1\n#define RG_EINT1INVEN_MASK_SFT                         (0x1 << 12)\n#define RG_EINT1CTURBO_ADDR                            \\\n\tMT6359_AUDENC_ANA_CON20\n#define RG_EINT1CTURBO_SFT                             13\n#define RG_EINT1CTURBO_MASK                            0x7\n#define RG_EINT1CTURBO_MASK_SFT                        (0x7 << 13)\n#define RG_ACCDETSPARE_ADDR                            \\\n\tMT6359_AUDENC_ANA_CON21\n\n#define ACCDET_ANA_ID_ADDR                             \\\n\tMT6359_ACCDET_DSN_DIG_ID\n#define ACCDET_ANA_ID_SFT                              0\n#define ACCDET_ANA_ID_MASK                             0xFF\n#define ACCDET_ANA_ID_MASK_SFT                         (0xFF << 0)\n#define ACCDET_DIG_ID_ADDR                             \\\n\tMT6359_ACCDET_DSN_DIG_ID\n#define ACCDET_DIG_ID_SFT                              8\n#define ACCDET_DIG_ID_MASK                             0xFF\n#define ACCDET_DIG_ID_MASK_SFT                         (0xFF << 8)\n#define ACCDET_ANA_MINOR_REV_ADDR                      \\\n\tMT6359_ACCDET_DSN_DIG_REV0\n#define ACCDET_ANA_MINOR_REV_SFT                       0\n#define ACCDET_ANA_MINOR_REV_MASK                      0xF\n#define ACCDET_ANA_MINOR_REV_MASK_SFT                  (0xF << 0)\n#define ACCDET_ANA_MAJOR_REV_ADDR                      \\\n\tMT6359_ACCDET_DSN_DIG_REV0\n#define ACCDET_ANA_MAJOR_REV_SFT                       4\n#define ACCDET_ANA_MAJOR_REV_MASK                      0xF\n#define ACCDET_ANA_MAJOR_REV_MASK_SFT                  (0xF << 4)\n#define ACCDET_DIG_MINOR_REV_ADDR                      \\\n\tMT6359_ACCDET_DSN_DIG_REV0\n#define ACCDET_DIG_MINOR_REV_SFT                       8\n#define ACCDET_DIG_MINOR_REV_MASK                      0xF\n#define ACCDET_DIG_MINOR_REV_MASK_SFT                  (0xF << 8)\n#define ACCDET_DIG_MAJOR_REV_ADDR                      \\\n\tMT6359_ACCDET_DSN_DIG_REV0\n#define ACCDET_DIG_MAJOR_REV_SFT                       12\n#define ACCDET_DIG_MAJOR_REV_MASK                      0xF\n#define ACCDET_DIG_MAJOR_REV_MASK_SFT                  (0xF << 12)\n#define ACCDET_DSN_CBS_ADDR                            \\\n\tMT6359_ACCDET_DSN_DBI\n#define ACCDET_DSN_CBS_SFT                             0\n#define ACCDET_DSN_CBS_MASK                            0x3\n#define ACCDET_DSN_CBS_MASK_SFT                        (0x3 << 0)\n#define ACCDET_DSN_BIX_ADDR                            \\\n\tMT6359_ACCDET_DSN_DBI\n#define ACCDET_DSN_BIX_SFT                             2\n#define ACCDET_DSN_BIX_MASK                            0x3\n#define ACCDET_DSN_BIX_MASK_SFT                        (0x3 << 2)\n#define ACCDET_ESP_ADDR                                \\\n\tMT6359_ACCDET_DSN_DBI\n#define ACCDET_ESP_SFT                                 8\n#define ACCDET_ESP_MASK                                0xFF\n#define ACCDET_ESP_MASK_SFT                            (0xFF << 8)\n#define ACCDET_DSN_FPI_ADDR                            \\\n\tMT6359_ACCDET_DSN_FPI\n#define ACCDET_DSN_FPI_SFT                             0\n#define ACCDET_DSN_FPI_MASK                            0xFF\n#define ACCDET_DSN_FPI_MASK_SFT                        (0xFF << 0)\n#define ACCDET_AUXADC_SEL_ADDR                         \\\n\tMT6359_ACCDET_CON0\n#define ACCDET_AUXADC_SEL_SFT                          0\n#define ACCDET_AUXADC_SEL_MASK                         0x1\n#define ACCDET_AUXADC_SEL_MASK_SFT                     (0x1 << 0)\n#define ACCDET_AUXADC_SW_ADDR                          \\\n\tMT6359_ACCDET_CON0\n#define ACCDET_AUXADC_SW_SFT                           1\n#define ACCDET_AUXADC_SW_MASK                          0x1\n#define ACCDET_AUXADC_SW_MASK_SFT                      (0x1 << 1)\n#define ACCDET_TEST_AUXADC_ADDR                        \\\n\tMT6359_ACCDET_CON0\n#define ACCDET_TEST_AUXADC_SFT                         2\n#define ACCDET_TEST_AUXADC_MASK                        0x1\n#define ACCDET_TEST_AUXADC_MASK_SFT                    (0x1 << 2)\n#define ACCDET_AUXADC_ANASWCTRL_SEL_ADDR               \\\n\tMT6359_ACCDET_CON0\n#define ACCDET_AUXADC_ANASWCTRL_SEL_SFT                8\n#define ACCDET_AUXADC_ANASWCTRL_SEL_MASK               0x1\n#define ACCDET_AUXADC_ANASWCTRL_SEL_MASK_SFT           (0x1 << 8)\n#define AUDACCDETAUXADCSWCTRL_SEL_ADDR                 \\\n\tMT6359_ACCDET_CON0\n#define AUDACCDETAUXADCSWCTRL_SEL_SFT                  9\n#define AUDACCDETAUXADCSWCTRL_SEL_MASK                 0x1\n#define AUDACCDETAUXADCSWCTRL_SEL_MASK_SFT             (0x1 << 9)\n#define AUDACCDETAUXADCSWCTRL_SW_ADDR                  \\\n\tMT6359_ACCDET_CON0\n#define AUDACCDETAUXADCSWCTRL_SW_SFT                   10\n#define AUDACCDETAUXADCSWCTRL_SW_MASK                  0x1\n#define AUDACCDETAUXADCSWCTRL_SW_MASK_SFT              (0x1 << 10)\n#define ACCDET_TEST_ANA_ADDR                           \\\n\tMT6359_ACCDET_CON0\n#define ACCDET_TEST_ANA_SFT                            11\n#define ACCDET_TEST_ANA_MASK                           0x1\n#define ACCDET_TEST_ANA_MASK_SFT                       (0x1 << 11)\n#define RG_AUDACCDETRSV_ADDR                           \\\n\tMT6359_ACCDET_CON0\n#define RG_AUDACCDETRSV_SFT                            13\n#define RG_AUDACCDETRSV_MASK                           0x3\n#define RG_AUDACCDETRSV_MASK_SFT                       (0x3 << 13)\n#define ACCDET_SW_EN_ADDR                              \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_SW_EN_SFT                               0\n#define ACCDET_SW_EN_MASK                              0x1\n#define ACCDET_SW_EN_MASK_SFT                          (0x1 << 0)\n#define ACCDET_SEQ_INIT_ADDR                           \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_SEQ_INIT_SFT                            1\n#define ACCDET_SEQ_INIT_MASK                           0x1\n#define ACCDET_SEQ_INIT_MASK_SFT                       (0x1 << 1)\n#define ACCDET_EINT0_SW_EN_ADDR                        \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_EINT0_SW_EN_SFT                         2\n#define ACCDET_EINT0_SW_EN_MASK                        0x1\n#define ACCDET_EINT0_SW_EN_MASK_SFT                    (0x1 << 2)\n#define ACCDET_EINT0_SEQ_INIT_ADDR                     \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_EINT0_SEQ_INIT_SFT                      3\n#define ACCDET_EINT0_SEQ_INIT_MASK                     0x1\n#define ACCDET_EINT0_SEQ_INIT_MASK_SFT                 (0x1 << 3)\n#define ACCDET_EINT1_SW_EN_ADDR                        \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_EINT1_SW_EN_SFT                         4\n#define ACCDET_EINT1_SW_EN_MASK                        0x1\n#define ACCDET_EINT1_SW_EN_MASK_SFT                    (0x1 << 4)\n#define ACCDET_EINT1_SEQ_INIT_ADDR                     \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_EINT1_SEQ_INIT_SFT                      5\n#define ACCDET_EINT1_SEQ_INIT_MASK                     0x1\n#define ACCDET_EINT1_SEQ_INIT_MASK_SFT                 (0x1 << 5)\n#define ACCDET_EINT0_INVERTER_SW_EN_ADDR               \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_EINT0_INVERTER_SW_EN_SFT                6\n#define ACCDET_EINT0_INVERTER_SW_EN_MASK               0x1\n#define ACCDET_EINT0_INVERTER_SW_EN_MASK_SFT           (0x1 << 6)\n#define ACCDET_EINT0_INVERTER_SEQ_INIT_ADDR            \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_EINT0_INVERTER_SEQ_INIT_SFT             7\n#define ACCDET_EINT0_INVERTER_SEQ_INIT_MASK            0x1\n#define ACCDET_EINT0_INVERTER_SEQ_INIT_MASK_SFT        (0x1 << 7)\n#define ACCDET_EINT1_INVERTER_SW_EN_ADDR               \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_EINT1_INVERTER_SW_EN_SFT                8\n#define ACCDET_EINT1_INVERTER_SW_EN_MASK               0x1\n#define ACCDET_EINT1_INVERTER_SW_EN_MASK_SFT           (0x1 << 8)\n#define ACCDET_EINT1_INVERTER_SEQ_INIT_ADDR            \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_EINT1_INVERTER_SEQ_INIT_SFT             9\n#define ACCDET_EINT1_INVERTER_SEQ_INIT_MASK            0x1\n#define ACCDET_EINT1_INVERTER_SEQ_INIT_MASK_SFT        (0x1 << 9)\n#define ACCDET_EINT0_M_SW_EN_ADDR                      \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_EINT0_M_SW_EN_SFT                       10\n#define ACCDET_EINT0_M_SW_EN_MASK                      0x1\n#define ACCDET_EINT0_M_SW_EN_MASK_SFT                  (0x1 << 10)\n#define ACCDET_EINT1_M_SW_EN_ADDR                      \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_EINT1_M_SW_EN_SFT                       11\n#define ACCDET_EINT1_M_SW_EN_MASK                      0x1\n#define ACCDET_EINT1_M_SW_EN_MASK_SFT                  (0x1 << 11)\n#define ACCDET_EINT_M_DETECT_EN_ADDR                   \\\n\tMT6359_ACCDET_CON1\n#define ACCDET_EINT_M_DETECT_EN_SFT                    12\n#define ACCDET_EINT_M_DETECT_EN_MASK                   0x1\n#define ACCDET_EINT_M_DETECT_EN_MASK_SFT               (0x1 << 12)\n#define ACCDET_CMP_PWM_EN_ADDR                         \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_CMP_PWM_EN_SFT                          0\n#define ACCDET_CMP_PWM_EN_MASK                         0x1\n#define ACCDET_CMP_PWM_EN_MASK_SFT                     (0x1 << 0)\n#define ACCDET_VTH_PWM_EN_ADDR                         \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_VTH_PWM_EN_SFT                          1\n#define ACCDET_VTH_PWM_EN_MASK                         0x1\n#define ACCDET_VTH_PWM_EN_MASK_SFT                     (0x1 << 1)\n#define ACCDET_MBIAS_PWM_EN_ADDR                       \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_MBIAS_PWM_EN_SFT                        2\n#define ACCDET_MBIAS_PWM_EN_MASK                       0x1\n#define ACCDET_MBIAS_PWM_EN_MASK_SFT                   (0x1 << 2)\n#define ACCDET_EINT_EN_PWM_EN_ADDR                     \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_EINT_EN_PWM_EN_SFT                      3\n#define ACCDET_EINT_EN_PWM_EN_MASK                     0x1\n#define ACCDET_EINT_EN_PWM_EN_MASK_SFT                 (0x1 << 3)\n#define ACCDET_EINT_CMPEN_PWM_EN_ADDR                  \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_EINT_CMPEN_PWM_EN_SFT                   4\n#define ACCDET_EINT_CMPEN_PWM_EN_MASK                  0x1\n#define ACCDET_EINT_CMPEN_PWM_EN_MASK_SFT              (0x1 << 4)\n#define ACCDET_EINT_CMPMEN_PWM_EN_ADDR                 \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_EINT_CMPMEN_PWM_EN_SFT                  5\n#define ACCDET_EINT_CMPMEN_PWM_EN_MASK                 0x1\n#define ACCDET_EINT_CMPMEN_PWM_EN_MASK_SFT             (0x1 << 5)\n#define ACCDET_EINT_CTURBO_PWM_EN_ADDR                 \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_EINT_CTURBO_PWM_EN_SFT                  6\n#define ACCDET_EINT_CTURBO_PWM_EN_MASK                 0x1\n#define ACCDET_EINT_CTURBO_PWM_EN_MASK_SFT             (0x1 << 6)\n#define ACCDET_CMP_PWM_IDLE_ADDR                       \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_CMP_PWM_IDLE_SFT                        8\n#define ACCDET_CMP_PWM_IDLE_MASK                       0x1\n#define ACCDET_CMP_PWM_IDLE_MASK_SFT                   (0x1 << 8)\n#define ACCDET_VTH_PWM_IDLE_ADDR                       \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_VTH_PWM_IDLE_SFT                        9\n#define ACCDET_VTH_PWM_IDLE_MASK                       0x1\n#define ACCDET_VTH_PWM_IDLE_MASK_SFT                   (0x1 << 9)\n#define ACCDET_MBIAS_PWM_IDLE_ADDR                     \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_MBIAS_PWM_IDLE_SFT                      10\n#define ACCDET_MBIAS_PWM_IDLE_MASK                     0x1\n#define ACCDET_MBIAS_PWM_IDLE_MASK_SFT                 (0x1 << 10)\n#define ACCDET_EINT0_CMPEN_PWM_IDLE_ADDR               \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_EINT0_CMPEN_PWM_IDLE_SFT                11\n#define ACCDET_EINT0_CMPEN_PWM_IDLE_MASK               0x1\n#define ACCDET_EINT0_CMPEN_PWM_IDLE_MASK_SFT           (0x1 << 11)\n#define ACCDET_EINT1_CMPEN_PWM_IDLE_ADDR               \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_EINT1_CMPEN_PWM_IDLE_SFT                12\n#define ACCDET_EINT1_CMPEN_PWM_IDLE_MASK               0x1\n#define ACCDET_EINT1_CMPEN_PWM_IDLE_MASK_SFT           (0x1 << 12)\n#define ACCDET_PWM_EN_SW_ADDR                          \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_PWM_EN_SW_SFT                           13\n#define ACCDET_PWM_EN_SW_MASK                          0x1\n#define ACCDET_PWM_EN_SW_MASK_SFT                      (0x1 << 13)\n#define ACCDET_PWM_EN_SEL_ADDR                         \\\n\tMT6359_ACCDET_CON2\n#define ACCDET_PWM_EN_SEL_SFT                          14\n#define ACCDET_PWM_EN_SEL_MASK                         0x3\n#define ACCDET_PWM_EN_SEL_MASK_SFT                     (0x3 << 14)\n#define ACCDET_PWM_WIDTH_ADDR                          \\\n\tMT6359_ACCDET_CON3\n#define ACCDET_PWM_WIDTH_SFT                           0\n#define ACCDET_PWM_WIDTH_MASK                          0xFFFF\n#define ACCDET_PWM_WIDTH_MASK_SFT                      (0xFFFF << 0)\n#define ACCDET_PWM_THRESH_ADDR                         \\\n\tMT6359_ACCDET_CON4\n#define ACCDET_PWM_THRESH_SFT                          0\n#define ACCDET_PWM_THRESH_MASK                         0xFFFF\n#define ACCDET_PWM_THRESH_MASK_SFT                     (0xFFFF << 0)\n#define ACCDET_RISE_DELAY_ADDR                         \\\n\tMT6359_ACCDET_CON5\n#define ACCDET_RISE_DELAY_SFT                          0\n#define ACCDET_RISE_DELAY_MASK                         0x7FFF\n#define ACCDET_RISE_DELAY_MASK_SFT                     (0x7FFF << 0)\n#define ACCDET_FALL_DELAY_ADDR                         \\\n\tMT6359_ACCDET_CON5\n#define ACCDET_FALL_DELAY_SFT                          15\n#define ACCDET_FALL_DELAY_MASK                         0x1\n#define ACCDET_FALL_DELAY_MASK_SFT                     (0x1 << 15)\n#define ACCDET_EINT_CMPMEN_PWM_THRESH_ADDR             \\\n\tMT6359_ACCDET_CON6\n#define ACCDET_EINT_CMPMEN_PWM_THRESH_SFT              0\n#define ACCDET_EINT_CMPMEN_PWM_THRESH_MASK             0x7\n#define ACCDET_EINT_CMPMEN_PWM_THRESH_MASK_SFT         (0x7 << 0)\n#define ACCDET_EINT_CMPMEN_PWM_WIDTH_ADDR              \\\n\tMT6359_ACCDET_CON6\n#define ACCDET_EINT_CMPMEN_PWM_WIDTH_SFT               4\n#define ACCDET_EINT_CMPMEN_PWM_WIDTH_MASK              0x7\n#define ACCDET_EINT_CMPMEN_PWM_WIDTH_MASK_SFT          (0x7 << 4)\n#define ACCDET_EINT_EN_PWM_THRESH_ADDR                 \\\n\tMT6359_ACCDET_CON7\n#define ACCDET_EINT_EN_PWM_THRESH_SFT                  0\n#define ACCDET_EINT_EN_PWM_THRESH_MASK                 0x7\n#define ACCDET_EINT_EN_PWM_THRESH_MASK_SFT             (0x7 << 0)\n#define ACCDET_EINT_EN_PWM_WIDTH_ADDR                  \\\n\tMT6359_ACCDET_CON7\n#define ACCDET_EINT_EN_PWM_WIDTH_SFT                   4\n#define ACCDET_EINT_EN_PWM_WIDTH_MASK                  0x3\n#define ACCDET_EINT_EN_PWM_WIDTH_MASK_SFT              (0x3 << 4)\n#define ACCDET_EINT_CMPEN_PWM_THRESH_ADDR              \\\n\tMT6359_ACCDET_CON7\n#define ACCDET_EINT_CMPEN_PWM_THRESH_SFT               8\n#define ACCDET_EINT_CMPEN_PWM_THRESH_MASK              0x7\n#define ACCDET_EINT_CMPEN_PWM_THRESH_MASK_SFT          (0x7 << 8)\n#define ACCDET_EINT_CMPEN_PWM_WIDTH_ADDR               \\\n\tMT6359_ACCDET_CON7\n#define ACCDET_EINT_CMPEN_PWM_WIDTH_SFT                12\n#define ACCDET_EINT_CMPEN_PWM_WIDTH_MASK               0x3\n#define ACCDET_EINT_CMPEN_PWM_WIDTH_MASK_SFT           (0x3 << 12)\n#define ACCDET_DEBOUNCE0_ADDR                          \\\n\tMT6359_ACCDET_CON8\n#define ACCDET_DEBOUNCE0_SFT                           0\n#define ACCDET_DEBOUNCE0_MASK                          0xFFFF\n#define ACCDET_DEBOUNCE0_MASK_SFT                      (0xFFFF << 0)\n#define ACCDET_DEBOUNCE1_ADDR                          \\\n\tMT6359_ACCDET_CON9\n#define ACCDET_DEBOUNCE1_SFT                           0\n#define ACCDET_DEBOUNCE1_MASK                          0xFFFF\n#define ACCDET_DEBOUNCE1_MASK_SFT                      (0xFFFF << 0)\n#define ACCDET_DEBOUNCE2_ADDR                          \\\n\tMT6359_ACCDET_CON10\n#define ACCDET_DEBOUNCE2_SFT                           0\n#define ACCDET_DEBOUNCE2_MASK                          0xFFFF\n#define ACCDET_DEBOUNCE2_MASK_SFT                      (0xFFFF << 0)\n#define ACCDET_DEBOUNCE3_ADDR                          \\\n\tMT6359_ACCDET_CON11\n#define ACCDET_DEBOUNCE3_SFT                           0\n#define ACCDET_DEBOUNCE3_MASK                          0xFFFF\n#define ACCDET_DEBOUNCE3_MASK_SFT                      (0xFFFF << 0)\n#define ACCDET_CONNECT_AUXADC_TIME_DIG_ADDR            \\\n\tMT6359_ACCDET_CON12\n#define ACCDET_CONNECT_AUXADC_TIME_DIG_SFT             0\n#define ACCDET_CONNECT_AUXADC_TIME_DIG_MASK            0xFFFF\n#define ACCDET_CONNECT_AUXADC_TIME_DIG_MASK_SFT        (0xFFFF << 0)\n#define ACCDET_CONNECT_AUXADC_TIME_ANA_ADDR            \\\n\tMT6359_ACCDET_CON13\n#define ACCDET_CONNECT_AUXADC_TIME_ANA_SFT             0\n#define ACCDET_CONNECT_AUXADC_TIME_ANA_MASK            0xFFFF\n#define ACCDET_CONNECT_AUXADC_TIME_ANA_MASK_SFT        (0xFFFF << 0)\n#define ACCDET_EINT_DEBOUNCE0_ADDR                     \\\n\tMT6359_ACCDET_CON14\n#define ACCDET_EINT_DEBOUNCE0_SFT                      0\n#define ACCDET_EINT_DEBOUNCE0_MASK                     0xF\n#define ACCDET_EINT_DEBOUNCE0_MASK_SFT                 (0xF << 0)\n#define ACCDET_EINT_DEBOUNCE1_ADDR                     \\\n\tMT6359_ACCDET_CON14\n#define ACCDET_EINT_DEBOUNCE1_SFT                      4\n#define ACCDET_EINT_DEBOUNCE1_MASK                     0xF\n#define ACCDET_EINT_DEBOUNCE1_MASK_SFT                 (0xF << 4)\n#define ACCDET_EINT_DEBOUNCE2_ADDR                     \\\n\tMT6359_ACCDET_CON14\n#define ACCDET_EINT_DEBOUNCE2_SFT                      8\n#define ACCDET_EINT_DEBOUNCE2_MASK                     0xF\n#define ACCDET_EINT_DEBOUNCE2_MASK_SFT                 (0xF << 8)\n#define ACCDET_EINT_DEBOUNCE3_ADDR                     \\\n\tMT6359_ACCDET_CON14\n#define ACCDET_EINT_DEBOUNCE3_SFT                      12\n#define ACCDET_EINT_DEBOUNCE3_MASK                     0xF\n#define ACCDET_EINT_DEBOUNCE3_MASK_SFT                 (0xF << 12)\n#define ACCDET_EINT_INVERTER_DEBOUNCE_ADDR             \\\n\tMT6359_ACCDET_CON15\n#define ACCDET_EINT_INVERTER_DEBOUNCE_SFT              0\n#define ACCDET_EINT_INVERTER_DEBOUNCE_MASK             0xF\n#define ACCDET_EINT_INVERTER_DEBOUNCE_MASK_SFT         (0xF << 0)\n#define ACCDET_IVAL_CUR_IN_ADDR                        \\\n\tMT6359_ACCDET_CON16\n#define ACCDET_IVAL_CUR_IN_SFT                         0\n#define ACCDET_IVAL_CUR_IN_MASK                        0x3\n#define ACCDET_IVAL_CUR_IN_MASK_SFT                    (0x3 << 0)\n#define ACCDET_IVAL_SAM_IN_ADDR                        \\\n\tMT6359_ACCDET_CON16\n#define ACCDET_IVAL_SAM_IN_SFT                         2\n#define ACCDET_IVAL_SAM_IN_MASK                        0x3\n#define ACCDET_IVAL_SAM_IN_MASK_SFT                    (0x3 << 2)\n#define ACCDET_IVAL_MEM_IN_ADDR                        \\\n\tMT6359_ACCDET_CON16\n#define ACCDET_IVAL_MEM_IN_SFT                         4\n#define ACCDET_IVAL_MEM_IN_MASK                        0x3\n#define ACCDET_IVAL_MEM_IN_MASK_SFT                    (0x3 << 4)\n#define ACCDET_EINT_IVAL_CUR_IN_ADDR                   \\\n\tMT6359_ACCDET_CON16\n#define ACCDET_EINT_IVAL_CUR_IN_SFT                    6\n#define ACCDET_EINT_IVAL_CUR_IN_MASK                   0x3\n#define ACCDET_EINT_IVAL_CUR_IN_MASK_SFT               (0x3 << 6)\n#define ACCDET_EINT_IVAL_SAM_IN_ADDR                   \\\n\tMT6359_ACCDET_CON16\n#define ACCDET_EINT_IVAL_SAM_IN_SFT                    8\n#define ACCDET_EINT_IVAL_SAM_IN_MASK                   0x3\n#define ACCDET_EINT_IVAL_SAM_IN_MASK_SFT               (0x3 << 8)\n#define ACCDET_EINT_IVAL_MEM_IN_ADDR                   \\\n\tMT6359_ACCDET_CON16\n#define ACCDET_EINT_IVAL_MEM_IN_SFT                    10\n#define ACCDET_EINT_IVAL_MEM_IN_MASK                   0x3\n#define ACCDET_EINT_IVAL_MEM_IN_MASK_SFT               (0x3 << 10)\n#define ACCDET_IVAL_SEL_ADDR                           \\\n\tMT6359_ACCDET_CON16\n#define ACCDET_IVAL_SEL_SFT                            12\n#define ACCDET_IVAL_SEL_MASK                           0x1\n#define ACCDET_IVAL_SEL_MASK_SFT                       (0x1 << 12)\n#define ACCDET_EINT_IVAL_SEL_ADDR                      \\\n\tMT6359_ACCDET_CON16\n#define ACCDET_EINT_IVAL_SEL_SFT                       13\n#define ACCDET_EINT_IVAL_SEL_MASK                      0x1\n#define ACCDET_EINT_IVAL_SEL_MASK_SFT                  (0x1 << 13)\n#define ACCDET_EINT_INVERTER_IVAL_CUR_IN_ADDR          \\\n\tMT6359_ACCDET_CON17\n#define ACCDET_EINT_INVERTER_IVAL_CUR_IN_SFT           0\n#define ACCDET_EINT_INVERTER_IVAL_CUR_IN_MASK          0x1\n#define ACCDET_EINT_INVERTER_IVAL_CUR_IN_MASK_SFT      (0x1 << 0)\n#define ACCDET_EINT_INVERTER_IVAL_SAM_IN_ADDR          \\\n\tMT6359_ACCDET_CON17\n#define ACCDET_EINT_INVERTER_IVAL_SAM_IN_SFT           1\n#define ACCDET_EINT_INVERTER_IVAL_SAM_IN_MASK          0x1\n#define ACCDET_EINT_INVERTER_IVAL_SAM_IN_MASK_SFT      (0x1 << 1)\n#define ACCDET_EINT_INVERTER_IVAL_MEM_IN_ADDR          \\\n\tMT6359_ACCDET_CON17\n#define ACCDET_EINT_INVERTER_IVAL_MEM_IN_SFT           2\n#define ACCDET_EINT_INVERTER_IVAL_MEM_IN_MASK          0x1\n#define ACCDET_EINT_INVERTER_IVAL_MEM_IN_MASK_SFT      (0x1 << 2)\n#define ACCDET_EINT_INVERTER_IVAL_SEL_ADDR             \\\n\tMT6359_ACCDET_CON17\n#define ACCDET_EINT_INVERTER_IVAL_SEL_SFT              3\n#define ACCDET_EINT_INVERTER_IVAL_SEL_MASK             0x1\n#define ACCDET_EINT_INVERTER_IVAL_SEL_MASK_SFT         (0x1 << 3)\n#define ACCDET_IRQ_ADDR                                \\\n\tMT6359_ACCDET_CON18\n#define ACCDET_IRQ_SFT                                 0\n#define ACCDET_IRQ_MASK                                0x1\n#define ACCDET_IRQ_MASK_SFT                            (0x1 << 0)\n#define ACCDET_EINT0_IRQ_ADDR                          \\\n\tMT6359_ACCDET_CON18\n#define ACCDET_EINT0_IRQ_SFT                           2\n#define ACCDET_EINT0_IRQ_MASK                          0x1\n#define ACCDET_EINT0_IRQ_MASK_SFT                      (0x1 << 2)\n#define ACCDET_EINT1_IRQ_ADDR                          \\\n\tMT6359_ACCDET_CON18\n#define ACCDET_EINT1_IRQ_SFT                           3\n#define ACCDET_EINT1_IRQ_MASK                          0x1\n#define ACCDET_EINT1_IRQ_MASK_SFT                      (0x1 << 3)\n#define ACCDET_EINT_IN_INVERSE_ADDR                    \\\n\tMT6359_ACCDET_CON18\n#define ACCDET_EINT_IN_INVERSE_SFT                     4\n#define ACCDET_EINT_IN_INVERSE_MASK                    0x1\n#define ACCDET_EINT_IN_INVERSE_MASK_SFT                (0x1 << 4)\n#define ACCDET_IRQ_CLR_ADDR                            \\\n\tMT6359_ACCDET_CON18\n#define ACCDET_IRQ_CLR_SFT                             8\n#define ACCDET_IRQ_CLR_MASK                            0x1\n#define ACCDET_IRQ_CLR_MASK_SFT                        (0x1 << 8)\n#define ACCDET_EINT0_IRQ_CLR_ADDR                      \\\n\tMT6359_ACCDET_CON18\n#define ACCDET_EINT0_IRQ_CLR_SFT                       10\n#define ACCDET_EINT0_IRQ_CLR_MASK                      0x1\n#define ACCDET_EINT0_IRQ_CLR_MASK_SFT                  (0x1 << 10)\n#define ACCDET_EINT1_IRQ_CLR_ADDR                      \\\n\tMT6359_ACCDET_CON18\n#define ACCDET_EINT1_IRQ_CLR_SFT                       11\n#define ACCDET_EINT1_IRQ_CLR_MASK                      0x1\n#define ACCDET_EINT1_IRQ_CLR_MASK_SFT                  (0x1 << 11)\n#define ACCDET_EINT_M_PLUG_IN_NUM_ADDR                 \\\n\tMT6359_ACCDET_CON18\n#define ACCDET_EINT_M_PLUG_IN_NUM_SFT                  12\n#define ACCDET_EINT_M_PLUG_IN_NUM_MASK                 0x7\n#define ACCDET_EINT_M_PLUG_IN_NUM_MASK_SFT             (0x7 << 12)\n#define ACCDET_DA_STABLE_ADDR                          \\\n\tMT6359_ACCDET_CON19\n#define ACCDET_DA_STABLE_SFT                           0\n#define ACCDET_DA_STABLE_MASK                          0x1\n#define ACCDET_DA_STABLE_MASK_SFT                      (0x1 << 0)\n#define ACCDET_EINT0_EN_STABLE_ADDR                    \\\n\tMT6359_ACCDET_CON19\n#define ACCDET_EINT0_EN_STABLE_SFT                     1\n#define ACCDET_EINT0_EN_STABLE_MASK                    0x1\n#define ACCDET_EINT0_EN_STABLE_MASK_SFT                (0x1 << 1)\n#define ACCDET_EINT0_CMPEN_STABLE_ADDR                 \\\n\tMT6359_ACCDET_CON19\n#define ACCDET_EINT0_CMPEN_STABLE_SFT                  2\n#define ACCDET_EINT0_CMPEN_STABLE_MASK                 0x1\n#define ACCDET_EINT0_CMPEN_STABLE_MASK_SFT             (0x1 << 2)\n#define ACCDET_EINT0_CMPMEN_STABLE_ADDR                \\\n\tMT6359_ACCDET_CON19\n#define ACCDET_EINT0_CMPMEN_STABLE_SFT                 3\n#define ACCDET_EINT0_CMPMEN_STABLE_MASK                0x1\n#define ACCDET_EINT0_CMPMEN_STABLE_MASK_SFT            (0x1 << 3)\n#define ACCDET_EINT0_CTURBO_STABLE_ADDR                \\\n\tMT6359_ACCDET_CON19\n#define ACCDET_EINT0_CTURBO_STABLE_SFT                 4\n#define ACCDET_EINT0_CTURBO_STABLE_MASK                0x1\n#define ACCDET_EINT0_CTURBO_STABLE_MASK_SFT            (0x1 << 4)\n#define ACCDET_EINT0_CEN_STABLE_ADDR                   \\\n\tMT6359_ACCDET_CON19\n#define ACCDET_EINT0_CEN_STABLE_SFT                    5\n#define ACCDET_EINT0_CEN_STABLE_MASK                   0x1\n#define ACCDET_EINT0_CEN_STABLE_MASK_SFT               (0x1 << 5)\n#define ACCDET_EINT1_EN_STABLE_ADDR                    \\\n\tMT6359_ACCDET_CON19\n#define ACCDET_EINT1_EN_STABLE_SFT                     6\n#define ACCDET_EINT1_EN_STABLE_MASK                    0x1\n#define ACCDET_EINT1_EN_STABLE_MASK_SFT                (0x1 << 6)\n#define ACCDET_EINT1_CMPEN_STABLE_ADDR                 \\\n\tMT6359_ACCDET_CON19\n#define ACCDET_EINT1_CMPEN_STABLE_SFT                  7\n#define ACCDET_EINT1_CMPEN_STABLE_MASK                 0x1\n#define ACCDET_EINT1_CMPEN_STABLE_MASK_SFT             (0x1 << 7)\n#define ACCDET_EINT1_CMPMEN_STABLE_ADDR                \\\n\tMT6359_ACCDET_CON19\n#define ACCDET_EINT1_CMPMEN_STABLE_SFT                 8\n#define ACCDET_EINT1_CMPMEN_STABLE_MASK                0x1\n#define ACCDET_EINT1_CMPMEN_STABLE_MASK_SFT            (0x1 << 8)\n#define ACCDET_EINT1_CTURBO_STABLE_ADDR                \\\n\tMT6359_ACCDET_CON19\n#define ACCDET_EINT1_CTURBO_STABLE_SFT                 9\n#define ACCDET_EINT1_CTURBO_STABLE_MASK                0x1\n#define ACCDET_EINT1_CTURBO_STABLE_MASK_SFT            (0x1 << 9)\n#define ACCDET_EINT1_CEN_STABLE_ADDR                   \\\n\tMT6359_ACCDET_CON19\n#define ACCDET_EINT1_CEN_STABLE_SFT                    10\n#define ACCDET_EINT1_CEN_STABLE_MASK                   0x1\n#define ACCDET_EINT1_CEN_STABLE_MASK_SFT               (0x1 << 10)\n#define ACCDET_HWMODE_EN_ADDR                          \\\n\tMT6359_ACCDET_CON20\n#define ACCDET_HWMODE_EN_SFT                           0\n#define ACCDET_HWMODE_EN_MASK                          0x1\n#define ACCDET_HWMODE_EN_MASK_SFT                      (0x1 << 0)\n#define ACCDET_HWMODE_SEL_ADDR                         \\\n\tMT6359_ACCDET_CON20\n#define ACCDET_HWMODE_SEL_SFT                          1\n#define ACCDET_HWMODE_SEL_MASK                         0x3\n#define ACCDET_HWMODE_SEL_MASK_SFT                     (0x3 << 1)\n#define ACCDET_PLUG_OUT_DETECT_ADDR                    \\\n\tMT6359_ACCDET_CON20\n#define ACCDET_PLUG_OUT_DETECT_SFT                     3\n#define ACCDET_PLUG_OUT_DETECT_MASK                    0x1\n#define ACCDET_PLUG_OUT_DETECT_MASK_SFT                (0x1 << 3)\n#define ACCDET_EINT0_REVERSE_ADDR                      \\\n\tMT6359_ACCDET_CON20\n#define ACCDET_EINT0_REVERSE_SFT                       4\n#define ACCDET_EINT0_REVERSE_MASK                      0x1\n#define ACCDET_EINT0_REVERSE_MASK_SFT                  (0x1 << 4)\n#define ACCDET_EINT1_REVERSE_ADDR                      \\\n\tMT6359_ACCDET_CON20\n#define ACCDET_EINT1_REVERSE_SFT                       5\n#define ACCDET_EINT1_REVERSE_MASK                      0x1\n#define ACCDET_EINT1_REVERSE_MASK_SFT                  (0x1 << 5)\n#define ACCDET_EINT_HWMODE_EN_ADDR                     \\\n\tMT6359_ACCDET_CON20\n#define ACCDET_EINT_HWMODE_EN_SFT                      8\n#define ACCDET_EINT_HWMODE_EN_MASK                     0x1\n#define ACCDET_EINT_HWMODE_EN_MASK_SFT                 (0x1 << 8)\n#define ACCDET_EINT_PLUG_OUT_BYPASS_DEB_ADDR           \\\n\tMT6359_ACCDET_CON20\n#define ACCDET_EINT_PLUG_OUT_BYPASS_DEB_SFT            9\n#define ACCDET_EINT_PLUG_OUT_BYPASS_DEB_MASK           0x1\n#define ACCDET_EINT_PLUG_OUT_BYPASS_DEB_MASK_SFT       (0x1 << 9)\n#define ACCDET_EINT_M_PLUG_IN_EN_ADDR                  \\\n\tMT6359_ACCDET_CON20\n#define ACCDET_EINT_M_PLUG_IN_EN_SFT                   10\n#define ACCDET_EINT_M_PLUG_IN_EN_MASK                  0x1\n#define ACCDET_EINT_M_PLUG_IN_EN_MASK_SFT              (0x1 << 10)\n#define ACCDET_EINT_M_HWMODE_EN_ADDR                   \\\n\tMT6359_ACCDET_CON20\n#define ACCDET_EINT_M_HWMODE_EN_SFT                    11\n#define ACCDET_EINT_M_HWMODE_EN_MASK                   0x1\n#define ACCDET_EINT_M_HWMODE_EN_MASK_SFT               (0x1 << 11)\n#define ACCDET_TEST_CMPEN_ADDR                         \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_TEST_CMPEN_SFT                          0\n#define ACCDET_TEST_CMPEN_MASK                         0x1\n#define ACCDET_TEST_CMPEN_MASK_SFT                     (0x1 << 0)\n#define ACCDET_TEST_VTHEN_ADDR                         \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_TEST_VTHEN_SFT                          1\n#define ACCDET_TEST_VTHEN_MASK                         0x1\n#define ACCDET_TEST_VTHEN_MASK_SFT                     (0x1 << 1)\n#define ACCDET_TEST_MBIASEN_ADDR                       \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_TEST_MBIASEN_SFT                        2\n#define ACCDET_TEST_MBIASEN_MASK                       0x1\n#define ACCDET_TEST_MBIASEN_MASK_SFT                   (0x1 << 2)\n#define ACCDET_EINT_TEST_EN_ADDR                       \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_EINT_TEST_EN_SFT                        3\n#define ACCDET_EINT_TEST_EN_MASK                       0x1\n#define ACCDET_EINT_TEST_EN_MASK_SFT                   (0x1 << 3)\n#define ACCDET_EINT_TEST_INVEN_ADDR                    \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_EINT_TEST_INVEN_SFT                     4\n#define ACCDET_EINT_TEST_INVEN_MASK                    0x1\n#define ACCDET_EINT_TEST_INVEN_MASK_SFT                (0x1 << 4)\n#define ACCDET_EINT_TEST_CMPEN_ADDR                    \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_EINT_TEST_CMPEN_SFT                     5\n#define ACCDET_EINT_TEST_CMPEN_MASK                    0x1\n#define ACCDET_EINT_TEST_CMPEN_MASK_SFT                (0x1 << 5)\n#define ACCDET_EINT_TEST_CMPMEN_ADDR                   \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_EINT_TEST_CMPMEN_SFT                    6\n#define ACCDET_EINT_TEST_CMPMEN_MASK                   0x1\n#define ACCDET_EINT_TEST_CMPMEN_MASK_SFT               (0x1 << 6)\n#define ACCDET_EINT_TEST_CTURBO_ADDR                   \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_EINT_TEST_CTURBO_SFT                    7\n#define ACCDET_EINT_TEST_CTURBO_MASK                   0x1\n#define ACCDET_EINT_TEST_CTURBO_MASK_SFT               (0x1 << 7)\n#define ACCDET_EINT_TEST_CEN_ADDR                      \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_EINT_TEST_CEN_SFT                       8\n#define ACCDET_EINT_TEST_CEN_MASK                      0x1\n#define ACCDET_EINT_TEST_CEN_MASK_SFT                  (0x1 << 8)\n#define ACCDET_TEST_B_ADDR                             \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_TEST_B_SFT                              9\n#define ACCDET_TEST_B_MASK                             0x1\n#define ACCDET_TEST_B_MASK_SFT                         (0x1 << 9)\n#define ACCDET_TEST_A_ADDR                             \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_TEST_A_SFT                              10\n#define ACCDET_TEST_A_MASK                             0x1\n#define ACCDET_TEST_A_MASK_SFT                         (0x1 << 10)\n#define ACCDET_EINT_TEST_CMPOUT_ADDR                   \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_EINT_TEST_CMPOUT_SFT                    11\n#define ACCDET_EINT_TEST_CMPOUT_MASK                   0x1\n#define ACCDET_EINT_TEST_CMPOUT_MASK_SFT               (0x1 << 11)\n#define ACCDET_EINT_TEST_CMPMOUT_ADDR                  \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_EINT_TEST_CMPMOUT_SFT                   12\n#define ACCDET_EINT_TEST_CMPMOUT_MASK                  0x1\n#define ACCDET_EINT_TEST_CMPMOUT_MASK_SFT              (0x1 << 12)\n#define ACCDET_EINT_TEST_INVOUT_ADDR                   \\\n\tMT6359_ACCDET_CON21\n#define ACCDET_EINT_TEST_INVOUT_SFT                    13\n#define ACCDET_EINT_TEST_INVOUT_MASK                   0x1\n#define ACCDET_EINT_TEST_INVOUT_MASK_SFT               (0x1 << 13)\n#define ACCDET_CMPEN_SEL_ADDR                          \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_CMPEN_SEL_SFT                           0\n#define ACCDET_CMPEN_SEL_MASK                          0x1\n#define ACCDET_CMPEN_SEL_MASK_SFT                      (0x1 << 0)\n#define ACCDET_VTHEN_SEL_ADDR                          \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_VTHEN_SEL_SFT                           1\n#define ACCDET_VTHEN_SEL_MASK                          0x1\n#define ACCDET_VTHEN_SEL_MASK_SFT                      (0x1 << 1)\n#define ACCDET_MBIASEN_SEL_ADDR                        \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_MBIASEN_SEL_SFT                         2\n#define ACCDET_MBIASEN_SEL_MASK                        0x1\n#define ACCDET_MBIASEN_SEL_MASK_SFT                    (0x1 << 2)\n#define ACCDET_EINT_EN_SEL_ADDR                        \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_EINT_EN_SEL_SFT                         3\n#define ACCDET_EINT_EN_SEL_MASK                        0x1\n#define ACCDET_EINT_EN_SEL_MASK_SFT                    (0x1 << 3)\n#define ACCDET_EINT_INVEN_SEL_ADDR                     \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_EINT_INVEN_SEL_SFT                      4\n#define ACCDET_EINT_INVEN_SEL_MASK                     0x1\n#define ACCDET_EINT_INVEN_SEL_MASK_SFT                 (0x1 << 4)\n#define ACCDET_EINT_CMPEN_SEL_ADDR                     \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_EINT_CMPEN_SEL_SFT                      5\n#define ACCDET_EINT_CMPEN_SEL_MASK                     0x1\n#define ACCDET_EINT_CMPEN_SEL_MASK_SFT                 (0x1 << 5)\n#define ACCDET_EINT_CMPMEN_SEL_ADDR                    \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_EINT_CMPMEN_SEL_SFT                     6\n#define ACCDET_EINT_CMPMEN_SEL_MASK                    0x1\n#define ACCDET_EINT_CMPMEN_SEL_MASK_SFT                (0x1 << 6)\n#define ACCDET_EINT_CTURBO_SEL_ADDR                    \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_EINT_CTURBO_SEL_SFT                     7\n#define ACCDET_EINT_CTURBO_SEL_MASK                    0x1\n#define ACCDET_EINT_CTURBO_SEL_MASK_SFT                (0x1 << 7)\n#define ACCDET_B_SEL_ADDR                              \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_B_SEL_SFT                               9\n#define ACCDET_B_SEL_MASK                              0x1\n#define ACCDET_B_SEL_MASK_SFT                          (0x1 << 9)\n#define ACCDET_A_SEL_ADDR                              \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_A_SEL_SFT                               10\n#define ACCDET_A_SEL_MASK                              0x1\n#define ACCDET_A_SEL_MASK_SFT                          (0x1 << 10)\n#define ACCDET_EINT_CMPOUT_SEL_ADDR                    \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_EINT_CMPOUT_SEL_SFT                     11\n#define ACCDET_EINT_CMPOUT_SEL_MASK                    0x1\n#define ACCDET_EINT_CMPOUT_SEL_MASK_SFT                (0x1 << 11)\n#define ACCDET_EINT_CMPMOUT_SEL_ADDR                   \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_EINT_CMPMOUT_SEL_SFT                    12\n#define ACCDET_EINT_CMPMOUT_SEL_MASK                   0x1\n#define ACCDET_EINT_CMPMOUT_SEL_MASK_SFT               (0x1 << 12)\n#define ACCDET_EINT_INVOUT_SEL_ADDR                    \\\n\tMT6359_ACCDET_CON22\n#define ACCDET_EINT_INVOUT_SEL_SFT                     13\n#define ACCDET_EINT_INVOUT_SEL_MASK                    0x1\n#define ACCDET_EINT_INVOUT_SEL_MASK_SFT                (0x1 << 13)\n#define ACCDET_CMPEN_SW_ADDR                           \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_CMPEN_SW_SFT                            0\n#define ACCDET_CMPEN_SW_MASK                           0x1\n#define ACCDET_CMPEN_SW_MASK_SFT                       (0x1 << 0)\n#define ACCDET_VTHEN_SW_ADDR                           \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_VTHEN_SW_SFT                            1\n#define ACCDET_VTHEN_SW_MASK                           0x1\n#define ACCDET_VTHEN_SW_MASK_SFT                       (0x1 << 1)\n#define ACCDET_MBIASEN_SW_ADDR                         \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_MBIASEN_SW_SFT                          2\n#define ACCDET_MBIASEN_SW_MASK                         0x1\n#define ACCDET_MBIASEN_SW_MASK_SFT                     (0x1 << 2)\n#define ACCDET_EINT0_EN_SW_ADDR                        \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_EINT0_EN_SW_SFT                         3\n#define ACCDET_EINT0_EN_SW_MASK                        0x1\n#define ACCDET_EINT0_EN_SW_MASK_SFT                    (0x1 << 3)\n#define ACCDET_EINT0_INVEN_SW_ADDR                     \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_EINT0_INVEN_SW_SFT                      4\n#define ACCDET_EINT0_INVEN_SW_MASK                     0x1\n#define ACCDET_EINT0_INVEN_SW_MASK_SFT                 (0x1 << 4)\n#define ACCDET_EINT0_CMPEN_SW_ADDR                     \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_EINT0_CMPEN_SW_SFT                      5\n#define ACCDET_EINT0_CMPEN_SW_MASK                     0x1\n#define ACCDET_EINT0_CMPEN_SW_MASK_SFT                 (0x1 << 5)\n#define ACCDET_EINT0_CMPMEN_SW_ADDR                    \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_EINT0_CMPMEN_SW_SFT                     6\n#define ACCDET_EINT0_CMPMEN_SW_MASK                    0x1\n#define ACCDET_EINT0_CMPMEN_SW_MASK_SFT                (0x1 << 6)\n#define ACCDET_EINT0_CTURBO_SW_ADDR                    \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_EINT0_CTURBO_SW_SFT                     7\n#define ACCDET_EINT0_CTURBO_SW_MASK                    0x1\n#define ACCDET_EINT0_CTURBO_SW_MASK_SFT                (0x1 << 7)\n#define ACCDET_EINT1_EN_SW_ADDR                        \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_EINT1_EN_SW_SFT                         8\n#define ACCDET_EINT1_EN_SW_MASK                        0x1\n#define ACCDET_EINT1_EN_SW_MASK_SFT                    (0x1 << 8)\n#define ACCDET_EINT1_INVEN_SW_ADDR                     \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_EINT1_INVEN_SW_SFT                      9\n#define ACCDET_EINT1_INVEN_SW_MASK                     0x1\n#define ACCDET_EINT1_INVEN_SW_MASK_SFT                 (0x1 << 9)\n#define ACCDET_EINT1_CMPEN_SW_ADDR                     \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_EINT1_CMPEN_SW_SFT                      10\n#define ACCDET_EINT1_CMPEN_SW_MASK                     0x1\n#define ACCDET_EINT1_CMPEN_SW_MASK_SFT                 (0x1 << 10)\n#define ACCDET_EINT1_CMPMEN_SW_ADDR                    \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_EINT1_CMPMEN_SW_SFT                     11\n#define ACCDET_EINT1_CMPMEN_SW_MASK                    0x1\n#define ACCDET_EINT1_CMPMEN_SW_MASK_SFT                (0x1 << 11)\n#define ACCDET_EINT1_CTURBO_SW_ADDR                    \\\n\tMT6359_ACCDET_CON23\n#define ACCDET_EINT1_CTURBO_SW_SFT                     12\n#define ACCDET_EINT1_CTURBO_SW_MASK                    0x1\n#define ACCDET_EINT1_CTURBO_SW_MASK_SFT                (0x1 << 12)\n#define ACCDET_B_SW_ADDR                               \\\n\tMT6359_ACCDET_CON24\n#define ACCDET_B_SW_SFT                                0\n#define ACCDET_B_SW_MASK                               0x1\n#define ACCDET_B_SW_MASK_SFT                           (0x1 << 0)\n#define ACCDET_A_SW_ADDR                               \\\n\tMT6359_ACCDET_CON24\n#define ACCDET_A_SW_SFT                                1\n#define ACCDET_A_SW_MASK                               0x1\n#define ACCDET_A_SW_MASK_SFT                           (0x1 << 1)\n#define ACCDET_EINT0_CMPOUT_SW_ADDR                    \\\n\tMT6359_ACCDET_CON24\n#define ACCDET_EINT0_CMPOUT_SW_SFT                     2\n#define ACCDET_EINT0_CMPOUT_SW_MASK                    0x1\n#define ACCDET_EINT0_CMPOUT_SW_MASK_SFT                (0x1 << 2)\n#define ACCDET_EINT0_CMPMOUT_SW_ADDR                   \\\n\tMT6359_ACCDET_CON24\n#define ACCDET_EINT0_CMPMOUT_SW_SFT                    3\n#define ACCDET_EINT0_CMPMOUT_SW_MASK                   0x1\n#define ACCDET_EINT0_CMPMOUT_SW_MASK_SFT               (0x1 << 3)\n#define ACCDET_EINT0_INVOUT_SW_ADDR                    \\\n\tMT6359_ACCDET_CON24\n#define ACCDET_EINT0_INVOUT_SW_SFT                     4\n#define ACCDET_EINT0_INVOUT_SW_MASK                    0x1\n#define ACCDET_EINT0_INVOUT_SW_MASK_SFT                (0x1 << 4)\n#define ACCDET_EINT1_CMPOUT_SW_ADDR                    \\\n\tMT6359_ACCDET_CON24\n#define ACCDET_EINT1_CMPOUT_SW_SFT                     5\n#define ACCDET_EINT1_CMPOUT_SW_MASK                    0x1\n#define ACCDET_EINT1_CMPOUT_SW_MASK_SFT                (0x1 << 5)\n#define ACCDET_EINT1_CMPMOUT_SW_ADDR                   \\\n\tMT6359_ACCDET_CON24\n#define ACCDET_EINT1_CMPMOUT_SW_SFT                    6\n#define ACCDET_EINT1_CMPMOUT_SW_MASK                   0x1\n#define ACCDET_EINT1_CMPMOUT_SW_MASK_SFT               (0x1 << 6)\n#define ACCDET_EINT1_INVOUT_SW_ADDR                    \\\n\tMT6359_ACCDET_CON24\n#define ACCDET_EINT1_INVOUT_SW_SFT                     7\n#define ACCDET_EINT1_INVOUT_SW_MASK                    0x1\n#define ACCDET_EINT1_INVOUT_SW_MASK_SFT                (0x1 << 7)\n#define AD_AUDACCDETCMPOB_ADDR                         \\\n\tMT6359_ACCDET_CON25\n#define AD_AUDACCDETCMPOB_SFT                          0\n#define AD_AUDACCDETCMPOB_MASK                         0x1\n#define AD_AUDACCDETCMPOB_MASK_SFT                     (0x1 << 0)\n#define AD_AUDACCDETCMPOA_ADDR                         \\\n\tMT6359_ACCDET_CON25\n#define AD_AUDACCDETCMPOA_SFT                          1\n#define AD_AUDACCDETCMPOA_MASK                         0x1\n#define AD_AUDACCDETCMPOA_MASK_SFT                     (0x1 << 1)\n#define ACCDET_CUR_IN_ADDR                             \\\n\tMT6359_ACCDET_CON25\n#define ACCDET_CUR_IN_SFT                              2\n#define ACCDET_CUR_IN_MASK                             0x3\n#define ACCDET_CUR_IN_MASK_SFT                         (0x3 << 2)\n#define ACCDET_SAM_IN_ADDR                             \\\n\tMT6359_ACCDET_CON25\n#define ACCDET_SAM_IN_SFT                              4\n#define ACCDET_SAM_IN_MASK                             0x3\n#define ACCDET_SAM_IN_MASK_SFT                         (0x3 << 4)\n#define ACCDET_MEM_IN_ADDR                             \\\n\tMT6359_ACCDET_CON25\n#define ACCDET_MEM_IN_SFT                              6\n#define ACCDET_MEM_IN_MASK                             0x3\n#define ACCDET_MEM_IN_MASK_SFT                         (0x3 << 6)\n#define ACCDET_STATE_ADDR                              \\\n\tMT6359_ACCDET_CON25\n#define ACCDET_STATE_SFT                               8\n#define ACCDET_STATE_MASK                              0x7\n#define ACCDET_STATE_MASK_SFT                          (0x7 << 8)\n#define DA_AUDACCDETMBIASCLK_ADDR                      \\\n\tMT6359_ACCDET_CON25\n#define DA_AUDACCDETMBIASCLK_SFT                       12\n#define DA_AUDACCDETMBIASCLK_MASK                      0x1\n#define DA_AUDACCDETMBIASCLK_MASK_SFT                  (0x1 << 12)\n#define DA_AUDACCDETVTHCLK_ADDR                        \\\n\tMT6359_ACCDET_CON25\n#define DA_AUDACCDETVTHCLK_SFT                         13\n#define DA_AUDACCDETVTHCLK_MASK                        0x1\n#define DA_AUDACCDETVTHCLK_MASK_SFT                    (0x1 << 13)\n#define DA_AUDACCDETCMPCLK_ADDR                        \\\n\tMT6359_ACCDET_CON25\n#define DA_AUDACCDETCMPCLK_SFT                         14\n#define DA_AUDACCDETCMPCLK_MASK                        0x1\n#define DA_AUDACCDETCMPCLK_MASK_SFT                    (0x1 << 14)\n#define DA_AUDACCDETAUXADCSWCTRL_ADDR                  \\\n\tMT6359_ACCDET_CON25\n#define DA_AUDACCDETAUXADCSWCTRL_SFT                   15\n#define DA_AUDACCDETAUXADCSWCTRL_MASK                  0x1\n#define DA_AUDACCDETAUXADCSWCTRL_MASK_SFT              (0x1 << 15)\n#define AD_EINT0CMPMOUT_ADDR                           \\\n\tMT6359_ACCDET_CON26\n#define AD_EINT0CMPMOUT_SFT                            0\n#define AD_EINT0CMPMOUT_MASK                           0x1\n#define AD_EINT0CMPMOUT_MASK_SFT                       (0x1 << 0)\n#define AD_EINT0CMPOUT_ADDR                            \\\n\tMT6359_ACCDET_CON26\n#define AD_EINT0CMPOUT_SFT                             1\n#define AD_EINT0CMPOUT_MASK                            0x1\n#define AD_EINT0CMPOUT_MASK_SFT                        (0x1 << 1)\n#define ACCDET_EINT0_CUR_IN_ADDR                       \\\n\tMT6359_ACCDET_CON26\n#define ACCDET_EINT0_CUR_IN_SFT                        2\n#define ACCDET_EINT0_CUR_IN_MASK                       0x3\n#define ACCDET_EINT0_CUR_IN_MASK_SFT                   (0x3 << 2)\n#define ACCDET_EINT0_SAM_IN_ADDR                       \\\n\tMT6359_ACCDET_CON26\n#define ACCDET_EINT0_SAM_IN_SFT                        4\n#define ACCDET_EINT0_SAM_IN_MASK                       0x3\n#define ACCDET_EINT0_SAM_IN_MASK_SFT                   (0x3 << 4)\n#define ACCDET_EINT0_MEM_IN_ADDR                       \\\n\tMT6359_ACCDET_CON26\n#define ACCDET_EINT0_MEM_IN_SFT                        6\n#define ACCDET_EINT0_MEM_IN_MASK                       0x3\n#define ACCDET_EINT0_MEM_IN_MASK_SFT                   (0x3 << 6)\n#define ACCDET_EINT0_STATE_ADDR                        \\\n\tMT6359_ACCDET_CON26\n#define ACCDET_EINT0_STATE_SFT                         8\n#define ACCDET_EINT0_STATE_MASK                        0x7\n#define ACCDET_EINT0_STATE_MASK_SFT                    (0x7 << 8)\n#define DA_EINT0CMPEN_ADDR                             \\\n\tMT6359_ACCDET_CON26\n#define DA_EINT0CMPEN_SFT                              13\n#define DA_EINT0CMPEN_MASK                             0x1\n#define DA_EINT0CMPEN_MASK_SFT                         (0x1 << 13)\n#define DA_EINT0CMPMEN_ADDR                            \\\n\tMT6359_ACCDET_CON26\n#define DA_EINT0CMPMEN_SFT                             14\n#define DA_EINT0CMPMEN_MASK                            0x1\n#define DA_EINT0CMPMEN_MASK_SFT                        (0x1 << 14)\n#define DA_EINT0CTURBO_ADDR                            \\\n\tMT6359_ACCDET_CON26\n#define DA_EINT0CTURBO_SFT                             15\n#define DA_EINT0CTURBO_MASK                            0x1\n#define DA_EINT0CTURBO_MASK_SFT                        (0x1 << 15)\n#define AD_EINT1CMPMOUT_ADDR                           \\\n\tMT6359_ACCDET_CON27\n#define AD_EINT1CMPMOUT_SFT                            0\n#define AD_EINT1CMPMOUT_MASK                           0x1\n#define AD_EINT1CMPMOUT_MASK_SFT                       (0x1 << 0)\n#define AD_EINT1CMPOUT_ADDR                            \\\n\tMT6359_ACCDET_CON27\n#define AD_EINT1CMPOUT_SFT                             1\n#define AD_EINT1CMPOUT_MASK                            0x1\n#define AD_EINT1CMPOUT_MASK_SFT                        (0x1 << 1)\n#define ACCDET_EINT1_CUR_IN_ADDR                       \\\n\tMT6359_ACCDET_CON27\n#define ACCDET_EINT1_CUR_IN_SFT                        2\n#define ACCDET_EINT1_CUR_IN_MASK                       0x3\n#define ACCDET_EINT1_CUR_IN_MASK_SFT                   (0x3 << 2)\n#define ACCDET_EINT1_SAM_IN_ADDR                       \\\n\tMT6359_ACCDET_CON27\n#define ACCDET_EINT1_SAM_IN_SFT                        4\n#define ACCDET_EINT1_SAM_IN_MASK                       0x3\n#define ACCDET_EINT1_SAM_IN_MASK_SFT                   (0x3 << 4)\n#define ACCDET_EINT1_MEM_IN_ADDR                       \\\n\tMT6359_ACCDET_CON27\n#define ACCDET_EINT1_MEM_IN_SFT                        6\n#define ACCDET_EINT1_MEM_IN_MASK                       0x3\n#define ACCDET_EINT1_MEM_IN_MASK_SFT                   (0x3 << 6)\n#define ACCDET_EINT1_STATE_ADDR                        \\\n\tMT6359_ACCDET_CON27\n#define ACCDET_EINT1_STATE_SFT                         8\n#define ACCDET_EINT1_STATE_MASK                        0x7\n#define ACCDET_EINT1_STATE_MASK_SFT                    (0x7 << 8)\n#define DA_EINT1CMPEN_ADDR                             \\\n\tMT6359_ACCDET_CON27\n#define DA_EINT1CMPEN_SFT                              13\n#define DA_EINT1CMPEN_MASK                             0x1\n#define DA_EINT1CMPEN_MASK_SFT                         (0x1 << 13)\n#define DA_EINT1CMPMEN_ADDR                            \\\n\tMT6359_ACCDET_CON27\n#define DA_EINT1CMPMEN_SFT                             14\n#define DA_EINT1CMPMEN_MASK                            0x1\n#define DA_EINT1CMPMEN_MASK_SFT                        (0x1 << 14)\n#define DA_EINT1CTURBO_ADDR                            \\\n\tMT6359_ACCDET_CON27\n#define DA_EINT1CTURBO_SFT                             15\n#define DA_EINT1CTURBO_MASK                            0x1\n#define DA_EINT1CTURBO_MASK_SFT                        (0x1 << 15)\n#define AD_EINT0INVOUT_ADDR                            \\\n\tMT6359_ACCDET_CON28\n#define AD_EINT0INVOUT_SFT                             0\n#define AD_EINT0INVOUT_MASK                            0x1\n#define AD_EINT0INVOUT_MASK_SFT                        (0x1 << 0)\n#define ACCDET_EINT0_INVERTER_CUR_IN_ADDR              \\\n\tMT6359_ACCDET_CON28\n#define ACCDET_EINT0_INVERTER_CUR_IN_SFT               1\n#define ACCDET_EINT0_INVERTER_CUR_IN_MASK              0x1\n#define ACCDET_EINT0_INVERTER_CUR_IN_MASK_SFT          (0x1 << 1)\n#define ACCDET_EINT0_INVERTER_SAM_IN_ADDR              \\\n\tMT6359_ACCDET_CON28\n#define ACCDET_EINT0_INVERTER_SAM_IN_SFT               2\n#define ACCDET_EINT0_INVERTER_SAM_IN_MASK              0x1\n#define ACCDET_EINT0_INVERTER_SAM_IN_MASK_SFT          (0x1 << 2)\n#define ACCDET_EINT0_INVERTER_MEM_IN_ADDR              \\\n\tMT6359_ACCDET_CON28\n#define ACCDET_EINT0_INVERTER_MEM_IN_SFT               3\n#define ACCDET_EINT0_INVERTER_MEM_IN_MASK              0x1\n#define ACCDET_EINT0_INVERTER_MEM_IN_MASK_SFT          (0x1 << 3)\n#define ACCDET_EINT0_INVERTER_STATE_ADDR               \\\n\tMT6359_ACCDET_CON28\n#define ACCDET_EINT0_INVERTER_STATE_SFT                8\n#define ACCDET_EINT0_INVERTER_STATE_MASK               0x7\n#define ACCDET_EINT0_INVERTER_STATE_MASK_SFT           (0x7 << 8)\n#define DA_EINT0EN_ADDR                                \\\n\tMT6359_ACCDET_CON28\n#define DA_EINT0EN_SFT                                 12\n#define DA_EINT0EN_MASK                                0x1\n#define DA_EINT0EN_MASK_SFT                            (0x1 << 12)\n#define DA_EINT0INVEN_ADDR                             \\\n\tMT6359_ACCDET_CON28\n#define DA_EINT0INVEN_SFT                              13\n#define DA_EINT0INVEN_MASK                             0x1\n#define DA_EINT0INVEN_MASK_SFT                         (0x1 << 13)\n#define DA_EINT0CEN_ADDR                               \\\n\tMT6359_ACCDET_CON28\n#define DA_EINT0CEN_SFT                                14\n#define DA_EINT0CEN_MASK                               0x1\n#define DA_EINT0CEN_MASK_SFT                           (0x1 << 14)\n#define AD_EINT1INVOUT_ADDR                            \\\n\tMT6359_ACCDET_CON29\n#define AD_EINT1INVOUT_SFT                             0\n#define AD_EINT1INVOUT_MASK                            0x1\n#define AD_EINT1INVOUT_MASK_SFT                        (0x1 << 0)\n#define ACCDET_EINT1_INVERTER_CUR_IN_ADDR              \\\n\tMT6359_ACCDET_CON29\n#define ACCDET_EINT1_INVERTER_CUR_IN_SFT               1\n#define ACCDET_EINT1_INVERTER_CUR_IN_MASK              0x1\n#define ACCDET_EINT1_INVERTER_CUR_IN_MASK_SFT          (0x1 << 1)\n#define ACCDET_EINT1_INVERTER_SAM_IN_ADDR              \\\n\tMT6359_ACCDET_CON29\n#define ACCDET_EINT1_INVERTER_SAM_IN_SFT               2\n#define ACCDET_EINT1_INVERTER_SAM_IN_MASK              0x1\n#define ACCDET_EINT1_INVERTER_SAM_IN_MASK_SFT          (0x1 << 2)\n#define ACCDET_EINT1_INVERTER_MEM_IN_ADDR              \\\n\tMT6359_ACCDET_CON29\n#define ACCDET_EINT1_INVERTER_MEM_IN_SFT               3\n#define ACCDET_EINT1_INVERTER_MEM_IN_MASK              0x1\n#define ACCDET_EINT1_INVERTER_MEM_IN_MASK_SFT          (0x1 << 3)\n#define ACCDET_EINT1_INVERTER_STATE_ADDR               \\\n\tMT6359_ACCDET_CON29\n#define ACCDET_EINT1_INVERTER_STATE_SFT                8\n#define ACCDET_EINT1_INVERTER_STATE_MASK               0x7\n#define ACCDET_EINT1_INVERTER_STATE_MASK_SFT           (0x7 << 8)\n#define DA_EINT1EN_ADDR                                \\\n\tMT6359_ACCDET_CON29\n#define DA_EINT1EN_SFT                                 12\n#define DA_EINT1EN_MASK                                0x1\n#define DA_EINT1EN_MASK_SFT                            (0x1 << 12)\n#define DA_EINT1INVEN_ADDR                             \\\n\tMT6359_ACCDET_CON29\n#define DA_EINT1INVEN_SFT                              13\n#define DA_EINT1INVEN_MASK                             0x1\n#define DA_EINT1INVEN_MASK_SFT                         (0x1 << 13)\n#define DA_EINT1CEN_ADDR                               \\\n\tMT6359_ACCDET_CON29\n#define DA_EINT1CEN_SFT                                14\n#define DA_EINT1CEN_MASK                               0x1\n#define DA_EINT1CEN_MASK_SFT                           (0x1 << 14)\n#define ACCDET_EN_ADDR                                 \\\n\tMT6359_ACCDET_CON30\n#define ACCDET_EN_SFT                                  0\n#define ACCDET_EN_MASK                                 0x1\n#define ACCDET_EN_MASK_SFT                             (0x1 << 0)\n#define ACCDET_EINT0_EN_ADDR                           \\\n\tMT6359_ACCDET_CON30\n#define ACCDET_EINT0_EN_SFT                            1\n#define ACCDET_EINT0_EN_MASK                           0x1\n#define ACCDET_EINT0_EN_MASK_SFT                       (0x1 << 1)\n#define ACCDET_EINT1_EN_ADDR                           \\\n\tMT6359_ACCDET_CON30\n#define ACCDET_EINT1_EN_SFT                            2\n#define ACCDET_EINT1_EN_MASK                           0x1\n#define ACCDET_EINT1_EN_MASK_SFT                       (0x1 << 2)\n#define ACCDET_EINT0_M_EN_ADDR                         \\\n\tMT6359_ACCDET_CON30\n#define ACCDET_EINT0_M_EN_SFT                          3\n#define ACCDET_EINT0_M_EN_MASK                         0x1\n#define ACCDET_EINT0_M_EN_MASK_SFT                     (0x1 << 3)\n#define ACCDET_EINT0_DETECT_MOISTURE_ADDR              \\\n\tMT6359_ACCDET_CON30\n#define ACCDET_EINT0_DETECT_MOISTURE_SFT               4\n#define ACCDET_EINT0_DETECT_MOISTURE_MASK              0x1\n#define ACCDET_EINT0_DETECT_MOISTURE_MASK_SFT          (0x1 << 4)\n#define ACCDET_EINT0_PLUG_IN_ADDR                      \\\n\tMT6359_ACCDET_CON30\n#define ACCDET_EINT0_PLUG_IN_SFT                       5\n#define ACCDET_EINT0_PLUG_IN_MASK                      0x1\n#define ACCDET_EINT0_PLUG_IN_MASK_SFT                  (0x1 << 5)\n#define ACCDET_EINT0_M_PLUG_IN_ADDR                    \\\n\tMT6359_ACCDET_CON30\n#define ACCDET_EINT0_M_PLUG_IN_SFT                     6\n#define ACCDET_EINT0_M_PLUG_IN_MASK                    0x1\n#define ACCDET_EINT0_M_PLUG_IN_MASK_SFT                (0x1 << 6)\n#define ACCDET_EINT1_M_EN_ADDR                         \\\n\tMT6359_ACCDET_CON30\n#define ACCDET_EINT1_M_EN_SFT                          7\n#define ACCDET_EINT1_M_EN_MASK                         0x1\n#define ACCDET_EINT1_M_EN_MASK_SFT                     (0x1 << 7)\n#define ACCDET_EINT1_DETECT_MOISTURE_ADDR              \\\n\tMT6359_ACCDET_CON30\n#define ACCDET_EINT1_DETECT_MOISTURE_SFT               8\n#define ACCDET_EINT1_DETECT_MOISTURE_MASK              0x1\n#define ACCDET_EINT1_DETECT_MOISTURE_MASK_SFT          (0x1 << 8)\n#define ACCDET_EINT1_PLUG_IN_ADDR                      \\\n\tMT6359_ACCDET_CON30\n#define ACCDET_EINT1_PLUG_IN_SFT                       9\n#define ACCDET_EINT1_PLUG_IN_MASK                      0x1\n#define ACCDET_EINT1_PLUG_IN_MASK_SFT                  (0x1 << 9)\n#define ACCDET_EINT1_M_PLUG_IN_ADDR                    \\\n\tMT6359_ACCDET_CON30\n#define ACCDET_EINT1_M_PLUG_IN_SFT                     10\n#define ACCDET_EINT1_M_PLUG_IN_MASK                    0x1\n#define ACCDET_EINT1_M_PLUG_IN_MASK_SFT                (0x1 << 10)\n#define ACCDET_CUR_DEB_ADDR                            \\\n\tMT6359_ACCDET_CON31\n#define ACCDET_CUR_DEB_SFT                             0\n#define ACCDET_CUR_DEB_MASK                            0xFFFF\n#define ACCDET_CUR_DEB_MASK_SFT                        (0xFFFF << 0)\n#define ACCDET_EINT0_CUR_DEB_ADDR                      \\\n\tMT6359_ACCDET_CON32\n#define ACCDET_EINT0_CUR_DEB_SFT                       0\n#define ACCDET_EINT0_CUR_DEB_MASK                      0x7FFF\n#define ACCDET_EINT0_CUR_DEB_MASK_SFT                  (0x7FFF << 0)\n#define ACCDET_EINT1_CUR_DEB_ADDR                      \\\n\tMT6359_ACCDET_CON33\n#define ACCDET_EINT1_CUR_DEB_SFT                       0\n#define ACCDET_EINT1_CUR_DEB_MASK                      0x7FFF\n#define ACCDET_EINT1_CUR_DEB_MASK_SFT                  (0x7FFF << 0)\n#define ACCDET_EINT0_INVERTER_CUR_DEB_ADDR             \\\n\tMT6359_ACCDET_CON34\n#define ACCDET_EINT0_INVERTER_CUR_DEB_SFT              0\n#define ACCDET_EINT0_INVERTER_CUR_DEB_MASK             0x7FFF\n#define ACCDET_EINT0_INVERTER_CUR_DEB_MASK_SFT         (0x7FFF << 0)\n#define ACCDET_EINT1_INVERTER_CUR_DEB_ADDR             \\\n\tMT6359_ACCDET_CON35\n#define ACCDET_EINT1_INVERTER_CUR_DEB_SFT              0\n#define ACCDET_EINT1_INVERTER_CUR_DEB_MASK             0x7FFF\n#define ACCDET_EINT1_INVERTER_CUR_DEB_MASK_SFT         (0x7FFF << 0)\n#define AD_AUDACCDETCMPOB_MON_ADDR                     \\\n\tMT6359_ACCDET_CON36\n#define AD_AUDACCDETCMPOB_MON_SFT                      0\n#define AD_AUDACCDETCMPOB_MON_MASK                     0x1\n#define AD_AUDACCDETCMPOB_MON_MASK_SFT                 (0x1 << 0)\n#define AD_AUDACCDETCMPOA_MON_ADDR                     \\\n\tMT6359_ACCDET_CON36\n#define AD_AUDACCDETCMPOA_MON_SFT                      1\n#define AD_AUDACCDETCMPOA_MON_MASK                     0x1\n#define AD_AUDACCDETCMPOA_MON_MASK_SFT                 (0x1 << 1)\n#define AD_EINT0CMPMOUT_MON_ADDR                       \\\n\tMT6359_ACCDET_CON36\n#define AD_EINT0CMPMOUT_MON_SFT                        2\n#define AD_EINT0CMPMOUT_MON_MASK                       0x1\n#define AD_EINT0CMPMOUT_MON_MASK_SFT                   (0x1 << 2)\n#define AD_EINT0CMPOUT_MON_ADDR                        \\\n\tMT6359_ACCDET_CON36\n#define AD_EINT0CMPOUT_MON_SFT                         3\n#define AD_EINT0CMPOUT_MON_MASK                        0x1\n#define AD_EINT0CMPOUT_MON_MASK_SFT                    (0x1 << 3)\n#define AD_EINT0INVOUT_MON_ADDR                        \\\n\tMT6359_ACCDET_CON36\n#define AD_EINT0INVOUT_MON_SFT                         4\n#define AD_EINT0INVOUT_MON_MASK                        0x1\n#define AD_EINT0INVOUT_MON_MASK_SFT                    (0x1 << 4)\n#define AD_EINT1CMPMOUT_MON_ADDR                       \\\n\tMT6359_ACCDET_CON36\n#define AD_EINT1CMPMOUT_MON_SFT                        5\n#define AD_EINT1CMPMOUT_MON_MASK                       0x1\n#define AD_EINT1CMPMOUT_MON_MASK_SFT                   (0x1 << 5)\n#define AD_EINT1CMPOUT_MON_ADDR                        \\\n\tMT6359_ACCDET_CON36\n#define AD_EINT1CMPOUT_MON_SFT                         6\n#define AD_EINT1CMPOUT_MON_MASK                        0x1\n#define AD_EINT1CMPOUT_MON_MASK_SFT                    (0x1 << 6)\n#define AD_EINT1INVOUT_MON_ADDR                        \\\n\tMT6359_ACCDET_CON36\n#define AD_EINT1INVOUT_MON_SFT                         7\n#define AD_EINT1INVOUT_MON_MASK                        0x1\n#define AD_EINT1INVOUT_MON_MASK_SFT                    (0x1 << 7)\n#define DA_AUDACCDETCMPCLK_MON_ADDR                    \\\n\tMT6359_ACCDET_CON37\n#define DA_AUDACCDETCMPCLK_MON_SFT                     0\n#define DA_AUDACCDETCMPCLK_MON_MASK                    0x1\n#define DA_AUDACCDETCMPCLK_MON_MASK_SFT                (0x1 << 0)\n#define DA_AUDACCDETVTHCLK_MON_ADDR                    \\\n\tMT6359_ACCDET_CON37\n#define DA_AUDACCDETVTHCLK_MON_SFT                     1\n#define DA_AUDACCDETVTHCLK_MON_MASK                    0x1\n#define DA_AUDACCDETVTHCLK_MON_MASK_SFT                (0x1 << 1)\n#define DA_AUDACCDETMBIASCLK_MON_ADDR                  \\\n\tMT6359_ACCDET_CON37\n#define DA_AUDACCDETMBIASCLK_MON_SFT                   2\n#define DA_AUDACCDETMBIASCLK_MON_MASK                  0x1\n#define DA_AUDACCDETMBIASCLK_MON_MASK_SFT              (0x1 << 2)\n#define DA_AUDACCDETAUXADCSWCTRL_MON_ADDR              \\\n\tMT6359_ACCDET_CON37\n#define DA_AUDACCDETAUXADCSWCTRL_MON_SFT               3\n#define DA_AUDACCDETAUXADCSWCTRL_MON_MASK              0x1\n#define DA_AUDACCDETAUXADCSWCTRL_MON_MASK_SFT          (0x1 << 3)\n#define DA_EINT0CTURBO_MON_ADDR                        \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT0CTURBO_MON_SFT                         0\n#define DA_EINT0CTURBO_MON_MASK                        0x1\n#define DA_EINT0CTURBO_MON_MASK_SFT                    (0x1 << 0)\n#define DA_EINT0CMPMEN_MON_ADDR                        \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT0CMPMEN_MON_SFT                         1\n#define DA_EINT0CMPMEN_MON_MASK                        0x1\n#define DA_EINT0CMPMEN_MON_MASK_SFT                    (0x1 << 1)\n#define DA_EINT0CMPEN_MON_ADDR                         \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT0CMPEN_MON_SFT                          2\n#define DA_EINT0CMPEN_MON_MASK                         0x1\n#define DA_EINT0CMPEN_MON_MASK_SFT                     (0x1 << 2)\n#define DA_EINT0INVEN_MON_ADDR                         \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT0INVEN_MON_SFT                          3\n#define DA_EINT0INVEN_MON_MASK                         0x1\n#define DA_EINT0INVEN_MON_MASK_SFT                     (0x1 << 3)\n#define DA_EINT0CEN_MON_ADDR                           \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT0CEN_MON_SFT                            4\n#define DA_EINT0CEN_MON_MASK                           0x1\n#define DA_EINT0CEN_MON_MASK_SFT                       (0x1 << 4)\n#define DA_EINT0EN_MON_ADDR                            \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT0EN_MON_SFT                             5\n#define DA_EINT0EN_MON_MASK                            0x1\n#define DA_EINT0EN_MON_MASK_SFT                        (0x1 << 5)\n#define DA_EINT1CTURBO_MON_ADDR                        \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT1CTURBO_MON_SFT                         8\n#define DA_EINT1CTURBO_MON_MASK                        0x1\n#define DA_EINT1CTURBO_MON_MASK_SFT                    (0x1 << 8)\n#define DA_EINT1CMPMEN_MON_ADDR                        \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT1CMPMEN_MON_SFT                         9\n#define DA_EINT1CMPMEN_MON_MASK                        0x1\n#define DA_EINT1CMPMEN_MON_MASK_SFT                    (0x1 << 9)\n#define DA_EINT1CMPEN_MON_ADDR                         \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT1CMPEN_MON_SFT                          10\n#define DA_EINT1CMPEN_MON_MASK                         0x1\n#define DA_EINT1CMPEN_MON_MASK_SFT                     (0x1 << 10)\n#define DA_EINT1INVEN_MON_ADDR                         \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT1INVEN_MON_SFT                          11\n#define DA_EINT1INVEN_MON_MASK                         0x1\n#define DA_EINT1INVEN_MON_MASK_SFT                     (0x1 << 11)\n#define DA_EINT1CEN_MON_ADDR                           \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT1CEN_MON_SFT                            12\n#define DA_EINT1CEN_MON_MASK                           0x1\n#define DA_EINT1CEN_MON_MASK_SFT                       (0x1 << 12)\n#define DA_EINT1EN_MON_ADDR                            \\\n\tMT6359_ACCDET_CON38\n#define DA_EINT1EN_MON_SFT                             13\n#define DA_EINT1EN_MON_MASK                            0x1\n#define DA_EINT1EN_MON_MASK_SFT                        (0x1 << 13)\n#define ACCDET_EINT0_M_PLUG_IN_COUNT_ADDR              \\\n\tMT6359_ACCDET_CON39\n#define ACCDET_EINT0_M_PLUG_IN_COUNT_SFT               0\n#define ACCDET_EINT0_M_PLUG_IN_COUNT_MASK              0x7\n#define ACCDET_EINT0_M_PLUG_IN_COUNT_MASK_SFT          (0x7 << 0)\n#define ACCDET_EINT1_M_PLUG_IN_COUNT_ADDR              \\\n\tMT6359_ACCDET_CON39\n#define ACCDET_EINT1_M_PLUG_IN_COUNT_SFT               4\n#define ACCDET_EINT1_M_PLUG_IN_COUNT_MASK              0x7\n#define ACCDET_EINT1_M_PLUG_IN_COUNT_MASK_SFT          (0x7 << 4)\n#define ACCDET_MON_FLAG_EN_ADDR                        \\\n\tMT6359_ACCDET_CON40\n#define ACCDET_MON_FLAG_EN_SFT                         0\n#define ACCDET_MON_FLAG_EN_MASK                        0x1\n#define ACCDET_MON_FLAG_EN_MASK_SFT                    (0x1 << 0)\n#define ACCDET_MON_FLAG_SEL_ADDR                       \\\n\tMT6359_ACCDET_CON40\n#define ACCDET_MON_FLAG_SEL_SFT                        4\n#define ACCDET_MON_FLAG_SEL_MASK                       0xF\n#define ACCDET_MON_FLAG_SEL_MASK_SFT                   (0xF << 4)\n\n#define RG_AUDPWDBMICBIAS0_ADDR                        \\\n\tMT6359_AUDENC_ANA_CON15\n#define RG_AUDPWDBMICBIAS0_SFT                         0\n#define RG_AUDPWDBMICBIAS0_MASK                        0x1\n#define RG_AUDPWDBMICBIAS0_MASK_SFT                    (0x1 << 0)\n#define RG_AUDPREAMPLON_ADDR                           \\\n\tMT6359_AUDENC_ANA_CON0\n#define RG_AUDPREAMPLON_SFT                            0\n#define RG_AUDPREAMPLON_MASK                           0x1\n#define RG_AUDPREAMPLON_MASK_SFT                       (0x1 << 0)\n#define RG_CLKSQ_EN_ADDR                               \\\n\tMT6359_AUDENC_ANA_CON23\n#define RG_CLKSQ_EN_SFT                                0\n#define RG_CLKSQ_EN_MASK                               0x1\n#define RG_CLKSQ_EN_MASK_SFT                           (0x1 << 0)\n#define RG_RTC32K_CK_PDN_ADDR                          \\\n\tMT6359_TOP_CKPDN_CON0\n#define RG_RTC32K_CK_PDN_SFT                           15\n#define RG_RTC32K_CK_PDN_MASK                          0x1\n#define RG_RTC32K_CK_PDN_MASK_SFT                      (0x1 << 15)\n#define RG_HPLOUTPUTSTBENH_VAUDP32_ADDR                \\\n\tMT6359_AUDDEC_ANA_CON2\n#define RG_HPLOUTPUTSTBENH_VAUDP32_SFT                 0\n#define RG_HPLOUTPUTSTBENH_VAUDP32_MASK                0x7\n#define RG_HPLOUTPUTSTBENH_VAUDP32_MASK_SFT            (0x7 << 0)\n#define AUXADC_RQST_CH5_ADDR                           \\\n\tMT6359_AUXADC_RQST0\n#define AUXADC_RQST_CH5_SFT                            5\n#define AUXADC_RQST_CH5_MASK                           0x1\n#define AUXADC_RQST_CH5_MASK_SFT                       (0x1 << 5)\n#define RG_LDO_VUSB_HW0_OP_EN_ADDR                     \\\n\tMT6359_LDO_VUSB_OP_EN\n#define RG_LDO_VUSB_HW0_OP_EN_SFT                      0\n#define RG_LDO_VUSB_HW0_OP_EN_MASK                     0x1\n#define RG_LDO_VUSB_HW0_OP_EN_MASK_SFT                 (0x1 << 0)\n#define RG_HPROUTPUTSTBENH_VAUDP32_ADDR                \\\n\tMT6359_AUDDEC_ANA_CON2\n#define RG_HPROUTPUTSTBENH_VAUDP32_SFT                 4\n#define RG_HPROUTPUTSTBENH_VAUDP32_MASK                0x7\n#define RG_HPROUTPUTSTBENH_VAUDP32_MASK_SFT            (0x7 << 4)\n#define RG_NCP_PDDIS_EN_ADDR                           \\\n\tMT6359_AFE_NCP_CFG2\n#define RG_NCP_PDDIS_EN_SFT                            0\n#define RG_NCP_PDDIS_EN_MASK                           0x1\n#define RG_NCP_PDDIS_EN_MASK_SFT                       (0x1 << 0)\n#define RG_SCK32K_CK_PDN_ADDR                          \\\n\tMT6359_TOP_CKPDN_CON0\n#define RG_SCK32K_CK_PDN_SFT                           0\n#define RG_SCK32K_CK_PDN_MASK                          0x1\n#define RG_SCK32K_CK_PDN_MASK_SFT                      (0x1 << 0)\n \n#define RG_ACCDET_MODE_ANA11_MODE1\t(0x000F)\n#define RG_ACCDET_MODE_ANA11_MODE2\t(0x008F)\n#define RG_ACCDET_MODE_ANA11_MODE6\t(0x008F)\n\n \n#define AUXADC_DATA_RDY_CH5\t\tBIT(15)\n#define AUXADC_DATA_PROCEED_CH5\t\tBIT(15)\n#define AUXADC_DATA_MASK\t\t(0x0FFF)\n\n \n#define AUXADC_RQST_CH5_SET\t\tBIT(5)\n \n#define AUXADC_RQST_CH5_CLR\t\tBIT(5)\n\n#define ACCDET_CALI_MASK0\t\t(0xFF)\n#define ACCDET_CALI_MASK1\t\t(0xFF << 8)\n#define ACCDET_CALI_MASK2\t\t(0xFF)\n#define ACCDET_CALI_MASK3\t\t(0xFF << 8)\n#define ACCDET_CALI_MASK4\t\t(0xFF)\n\n#define ACCDET_EINT_IRQ_B2_B3\t\t(0x03 << ACCDET_EINT0_IRQ_SFT)\n\n \n#define ACCDET_STATE_MEM_IN_OFFSET\t(ACCDET_MEM_IN_SFT)\n#define ACCDET_STATE_AB_MASK\t\t(0x03)\n#define ACCDET_STATE_AB_00\t\t(0x00)\n#define ACCDET_STATE_AB_01\t\t(0x01)\n#define ACCDET_STATE_AB_10\t\t(0x02)\n#define ACCDET_STATE_AB_11\t\t(0x03)\n\n \n#define ACCDET_EINT0_STABLE_VAL ((ACCDET_DA_STABLE_MASK_SFT) | \\\n\t\t\t\t(ACCDET_EINT0_EN_STABLE_MASK_SFT) | \\\n\t\t\t\t(ACCDET_EINT0_CMPEN_STABLE_MASK_SFT) | \\\n\t\t\t\t(ACCDET_EINT0_CEN_STABLE_MASK_SFT))\n\n#define ACCDET_EINT1_STABLE_VAL ((ACCDET_DA_STABLE_MASK_SFT) | \\\n\t\t\t\t(ACCDET_EINT1_EN_STABLE_MASK_SFT) | \\\n\t\t\t\t(ACCDET_EINT1_CMPEN_STABLE_MASK_SFT) | \\\n\t\t\t\t(ACCDET_EINT1_CEN_STABLE_MASK_SFT))\n \n \n#define RG_XO_AUDIO_EN_M_SFT\t\t\t\t13\n\n \n#define RG_VOW13M_CK_PDN_SFT\t\t\t\t13\n#define RG_VOW13M_CK_PDN_MASK\t\t\t\t0x1\n#define RG_VOW13M_CK_PDN_MASK_SFT\t\t\t(0x1 << 13)\n#define RG_VOW32K_CK_PDN_SFT\t\t\t\t12\n#define RG_VOW32K_CK_PDN_MASK\t\t\t\t0x1\n#define RG_VOW32K_CK_PDN_MASK_SFT\t\t\t(0x1 << 12)\n#define RG_AUD_INTRP_CK_PDN_SFT\t\t\t\t8\n#define RG_AUD_INTRP_CK_PDN_MASK\t\t\t0x1\n#define RG_AUD_INTRP_CK_PDN_MASK_SFT\t\t\t(0x1 << 8)\n#define RG_PAD_AUD_CLK_MISO_CK_PDN_SFT\t\t\t7\n#define RG_PAD_AUD_CLK_MISO_CK_PDN_MASK\t\t\t0x1\n#define RG_PAD_AUD_CLK_MISO_CK_PDN_MASK_SFT\t\t(0x1 << 7)\n#define RG_AUDNCP_CK_PDN_SFT\t\t\t\t6\n#define RG_AUDNCP_CK_PDN_MASK\t\t\t\t0x1\n#define RG_AUDNCP_CK_PDN_MASK_SFT\t\t\t(0x1 << 6)\n#define RG_ZCD13M_CK_PDN_SFT\t\t\t\t5\n#define RG_ZCD13M_CK_PDN_MASK\t\t\t\t0x1\n#define RG_ZCD13M_CK_PDN_MASK_SFT\t\t\t(0x1 << 5)\n#define RG_AUDIF_CK_PDN_SFT\t\t\t\t2\n#define RG_AUDIF_CK_PDN_MASK\t\t\t\t0x1\n#define RG_AUDIF_CK_PDN_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUD_CK_PDN_SFT\t\t\t\t1\n#define RG_AUD_CK_PDN_MASK\t\t\t\t0x1\n#define RG_AUD_CK_PDN_MASK_SFT\t\t\t\t(0x1 << 1)\n#define RG_ACCDET_CK_PDN_SFT\t\t\t\t0\n#define RG_ACCDET_CK_PDN_MASK\t\t\t\t0x1\n#define RG_ACCDET_CK_PDN_MASK_SFT\t\t\t(0x1 << 0)\n\n \n#define RG_AUD_TOP_CKPDN_CON0_SET_SFT\t\t\t0\n#define RG_AUD_TOP_CKPDN_CON0_SET_MASK\t\t\t0x3fff\n#define RG_AUD_TOP_CKPDN_CON0_SET_MASK_SFT\t\t(0x3fff << 0)\n\n \n#define RG_AUD_TOP_CKPDN_CON0_CLR_SFT\t\t\t0\n#define RG_AUD_TOP_CKPDN_CON0_CLR_MASK\t\t\t0x3fff\n#define RG_AUD_TOP_CKPDN_CON0_CLR_MASK_SFT\t\t(0x3fff << 0)\n\n \n#define RG_AUDIF_CK_CKSEL_SFT\t\t\t\t3\n#define RG_AUDIF_CK_CKSEL_MASK\t\t\t\t0x1\n#define RG_AUDIF_CK_CKSEL_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_AUD_CK_CKSEL_SFT\t\t\t\t2\n#define RG_AUD_CK_CKSEL_MASK\t\t\t\t0x1\n#define RG_AUD_CK_CKSEL_MASK_SFT\t\t\t(0x1 << 2)\n\n \n#define RG_AUD_TOP_CKSEL_CON0_SET_SFT\t\t\t0\n#define RG_AUD_TOP_CKSEL_CON0_SET_MASK\t\t\t0xf\n#define RG_AUD_TOP_CKSEL_CON0_SET_MASK_SFT\t\t(0xf << 0)\n\n \n#define RG_AUD_TOP_CKSEL_CON0_CLR_SFT\t\t\t0\n#define RG_AUD_TOP_CKSEL_CON0_CLR_MASK\t\t\t0xf\n#define RG_AUD_TOP_CKSEL_CON0_CLR_MASK_SFT\t\t(0xf << 0)\n\n \n#define RG_VOW13M_CK_TSTSEL_SFT\t\t\t\t9\n#define RG_VOW13M_CK_TSTSEL_MASK\t\t\t0x1\n#define RG_VOW13M_CK_TSTSEL_MASK_SFT\t\t\t(0x1 << 9)\n#define RG_VOW13M_CK_TST_DIS_SFT\t\t\t8\n#define RG_VOW13M_CK_TST_DIS_MASK\t\t\t0x1\n#define RG_VOW13M_CK_TST_DIS_MASK_SFT\t\t\t(0x1 << 8)\n#define RG_AUD26M_CK_TSTSEL_SFT\t\t\t\t4\n#define RG_AUD26M_CK_TSTSEL_MASK\t\t\t0x1\n#define RG_AUD26M_CK_TSTSEL_MASK_SFT\t\t\t(0x1 << 4)\n#define RG_AUDIF_CK_TSTSEL_SFT\t\t\t\t3\n#define RG_AUDIF_CK_TSTSEL_MASK\t\t\t\t0x1\n#define RG_AUDIF_CK_TSTSEL_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_AUD_CK_TSTSEL_SFT\t\t\t\t2\n#define RG_AUD_CK_TSTSEL_MASK\t\t\t\t0x1\n#define RG_AUD_CK_TSTSEL_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUD26M_CK_TST_DIS_SFT\t\t\t0\n#define RG_AUD26M_CK_TST_DIS_MASK\t\t\t0x1\n#define RG_AUD26M_CK_TST_DIS_MASK_SFT\t\t\t(0x1 << 0)\n\n \n#define RG_AUD_INTRP_CK_PDN_HWEN_SFT\t\t\t0\n#define RG_AUD_INTRP_CK_PDN_HWEN_MASK\t\t\t0x1\n#define RG_AUD_INTRP_CK_PDN_HWEN_MASK_SFT\t\t(0x1 << 0)\n\n \n#define RG_AUD_INTRP_CK_PND_HWEN_CON0_SET_SFT\t\t0\n#define RG_AUD_INTRP_CK_PND_HWEN_CON0_SET_MASK\t\t0xffff\n#define RG_AUD_INTRP_CK_PND_HWEN_CON0_SET_MASK_SFT\t(0xffff << 0)\n\n \n#define RG_AUD_INTRP_CLK_PDN_HWEN_CON0_CLR_SFT\t\t0\n#define RG_AUD_INTRP_CLK_PDN_HWEN_CON0_CLR_MASK\t\t0xffff\n#define RG_AUD_INTRP_CLK_PDN_HWEN_CON0_CLR_MASK_SFT\t(0xffff << 0)\n\n \n#define RG_AUDNCP_RST_SFT\t\t\t\t3\n#define RG_AUDNCP_RST_MASK\t\t\t\t0x1\n#define RG_AUDNCP_RST_MASK_SFT\t\t\t\t(0x1 << 3)\n#define RG_ZCD_RST_SFT\t\t\t\t\t2\n#define RG_ZCD_RST_MASK\t\t\t\t\t0x1\n#define RG_ZCD_RST_MASK_SFT\t\t\t\t(0x1 << 2)\n#define RG_ACCDET_RST_SFT\t\t\t\t1\n#define RG_ACCDET_RST_MASK\t\t\t\t0x1\n#define RG_ACCDET_RST_MASK_SFT\t\t\t\t(0x1 << 1)\n#define RG_AUDIO_RST_SFT\t\t\t\t0\n#define RG_AUDIO_RST_MASK\t\t\t\t0x1\n#define RG_AUDIO_RST_MASK_SFT\t\t\t\t(0x1 << 0)\n\n \n#define RG_AUD_TOP_RST_CON0_SET_SFT\t\t\t0\n#define RG_AUD_TOP_RST_CON0_SET_MASK\t\t\t0xf\n#define RG_AUD_TOP_RST_CON0_SET_MASK_SFT\t\t(0xf << 0)\n\n \n#define RG_AUD_TOP_RST_CON0_CLR_SFT\t\t\t0\n#define RG_AUD_TOP_RST_CON0_CLR_MASK\t\t\t0xf\n#define RG_AUD_TOP_RST_CON0_CLR_MASK_SFT\t\t(0xf << 0)\n\n \n#define BANK_AUDZCD_SWRST_SFT\t\t\t\t2\n#define BANK_AUDZCD_SWRST_MASK\t\t\t\t0x1\n#define BANK_AUDZCD_SWRST_MASK_SFT\t\t\t(0x1 << 2)\n#define BANK_AUDIO_SWRST_SFT\t\t\t\t1\n#define BANK_AUDIO_SWRST_MASK\t\t\t\t0x1\n#define BANK_AUDIO_SWRST_MASK_SFT\t\t\t(0x1 << 1)\n#define BANK_ACCDET_SWRST_SFT\t\t\t\t0\n#define BANK_ACCDET_SWRST_MASK\t\t\t\t0x1\n#define BANK_ACCDET_SWRST_MASK_SFT\t\t\t(0x1 << 0)\n\n \n#define AFE_UL_LR_SWAP_SFT\t\t\t\t15\n#define AFE_UL_LR_SWAP_MASK\t\t\t\t0x1\n#define AFE_UL_LR_SWAP_MASK_SFT\t\t\t\t(0x1 << 15)\n#define AFE_DL_LR_SWAP_SFT\t\t\t\t14\n#define AFE_DL_LR_SWAP_MASK\t\t\t\t0x1\n#define AFE_DL_LR_SWAP_MASK_SFT\t\t\t\t(0x1 << 14)\n#define AFE_ON_SFT\t\t\t\t\t0\n#define AFE_ON_MASK\t\t\t\t\t0x1\n#define AFE_ON_MASK_SFT\t\t\t\t\t(0x1 << 0)\n\n \n#define DL_2_SRC_ON_TMP_CTL_PRE_SFT\t\t\t0\n#define DL_2_SRC_ON_TMP_CTL_PRE_MASK\t\t\t0x1\n#define DL_2_SRC_ON_TMP_CTL_PRE_MASK_SFT\t\t(0x1 << 0)\n\n \n#define C_DIGMIC_PHASE_SEL_CH1_CTL_SFT\t\t\t11\n#define C_DIGMIC_PHASE_SEL_CH1_CTL_MASK\t\t\t0x7\n#define C_DIGMIC_PHASE_SEL_CH1_CTL_MASK_SFT\t\t(0x7 << 11)\n#define C_DIGMIC_PHASE_SEL_CH2_CTL_SFT\t\t\t8\n#define C_DIGMIC_PHASE_SEL_CH2_CTL_MASK\t\t\t0x7\n#define C_DIGMIC_PHASE_SEL_CH2_CTL_MASK_SFT\t\t(0x7 << 8)\n#define C_TWO_DIGITAL_MIC_CTL_SFT\t\t\t7\n#define C_TWO_DIGITAL_MIC_CTL_MASK\t\t\t0x1\n#define C_TWO_DIGITAL_MIC_CTL_MASK_SFT\t\t\t(0x1 << 7)\n\n \n#define DMIC_LOW_POWER_MODE_CTL_SFT\t\t\t14\n#define DMIC_LOW_POWER_MODE_CTL_MASK\t\t\t0x3\n#define DMIC_LOW_POWER_MODE_CTL_MASK_SFT\t\t(0x3 << 14)\n#define DIGMIC_4P33M_SEL_CTL_SFT\t\t\t6\n#define DIGMIC_4P33M_SEL_CTL_MASK\t\t\t0x1\n#define DIGMIC_4P33M_SEL_CTL_MASK_SFT\t\t\t(0x1 << 6)\n#define DIGMIC_3P25M_1P625M_SEL_CTL_SFT\t\t\t5\n#define DIGMIC_3P25M_1P625M_SEL_CTL_MASK\t\t0x1\n#define DIGMIC_3P25M_1P625M_SEL_CTL_MASK_SFT\t\t(0x1 << 5)\n#define UL_LOOP_BACK_MODE_CTL_SFT\t\t\t2\n#define UL_LOOP_BACK_MODE_CTL_MASK\t\t\t0x1\n#define UL_LOOP_BACK_MODE_CTL_MASK_SFT\t\t\t(0x1 << 2)\n#define UL_SDM_3_LEVEL_CTL_SFT\t\t\t\t1\n#define UL_SDM_3_LEVEL_CTL_MASK\t\t\t\t0x1\n#define UL_SDM_3_LEVEL_CTL_MASK_SFT\t\t\t(0x1 << 1)\n#define UL_SRC_ON_TMP_CTL_SFT\t\t\t\t0\n#define UL_SRC_ON_TMP_CTL_MASK\t\t\t\t0x1\n#define UL_SRC_ON_TMP_CTL_MASK_SFT\t\t\t(0x1 << 0)\n\n \n#define ADDA6_C_DIGMIC_PHASE_SEL_CH1_CTL_SFT\t\t11\n#define ADDA6_C_DIGMIC_PHASE_SEL_CH1_CTL_MASK\t\t0x7\n#define ADDA6_C_DIGMIC_PHASE_SEL_CH1_CTL_MASK_SFT\t(0x7 << 11)\n#define ADDA6_C_DIGMIC_PHASE_SEL_CH2_CTL_SFT\t\t8\n#define ADDA6_C_DIGMIC_PHASE_SEL_CH2_CTL_MASK\t\t0x7\n#define ADDA6_C_DIGMIC_PHASE_SEL_CH2_CTL_MASK_SFT\t(0x7 << 8)\n#define ADDA6_C_TWO_DIGITAL_MIC_CTL_SFT\t\t\t7\n#define ADDA6_C_TWO_DIGITAL_MIC_CTL_MASK\t\t0x1\n#define ADDA6_C_TWO_DIGITAL_MIC_CTL_MASK_SFT\t\t(0x1 << 7)\n\n \n#define ADDA6_DMIC_LOW_POWER_MODE_CTL_SFT\t\t14\n#define ADDA6_DMIC_LOW_POWER_MODE_CTL_MASK\t\t0x3\n#define ADDA6_DMIC_LOW_POWER_MODE_CTL_MASK_SFT\t\t(0x3 << 14)\n#define ADDA6_DIGMIC_4P33M_SEL_CTL_SFT\t\t\t6\n#define ADDA6_DIGMIC_4P33M_SEL_CTL_MASK\t\t\t0x1\n#define ADDA6_DIGMIC_4P33M_SEL_CTL_MASK_SFT\t\t(0x1 << 6)\n#define ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL_SFT\t\t5\n#define ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL_MASK\t\t0x1\n#define ADDA6_DIGMIC_3P25M_1P625M_SEL_CTL_MASK_SFT\t(0x1 << 5)\n#define ADDA6_UL_LOOP_BACK_MODE_CTL_SFT\t\t\t2\n#define ADDA6_UL_LOOP_BACK_MODE_CTL_MASK\t\t0x1\n#define ADDA6_UL_LOOP_BACK_MODE_CTL_MASK_SFT\t\t(0x1 << 2)\n#define ADDA6_UL_SDM_3_LEVEL_CTL_SFT\t\t\t1\n#define ADDA6_UL_SDM_3_LEVEL_CTL_MASK\t\t\t0x1\n#define ADDA6_UL_SDM_3_LEVEL_CTL_MASK_SFT\t\t(0x1 << 1)\n#define ADDA6_UL_SRC_ON_TMP_CTL_SFT\t\t\t0\n#define ADDA6_UL_SRC_ON_TMP_CTL_MASK\t\t\t0x1\n#define ADDA6_UL_SRC_ON_TMP_CTL_MASK_SFT\t\t(0x1 << 0)\n\n \n#define ADDA6_MTKAIF_SINE_ON_SFT\t\t\t4\n#define ADDA6_MTKAIF_SINE_ON_MASK\t\t\t0x1\n#define ADDA6_MTKAIF_SINE_ON_MASK_SFT\t\t\t(0x1 << 4)\n#define ADDA6_UL_SINE_ON_SFT\t\t\t\t3\n#define ADDA6_UL_SINE_ON_MASK\t\t\t\t0x1\n#define ADDA6_UL_SINE_ON_MASK_SFT\t\t\t(0x1 << 3)\n#define MTKAIF_SINE_ON_SFT\t\t\t\t2\n#define MTKAIF_SINE_ON_MASK\t\t\t\t0x1\n#define MTKAIF_SINE_ON_MASK_SFT\t\t\t\t(0x1 << 2)\n#define UL_SINE_ON_SFT\t\t\t\t\t1\n#define UL_SINE_ON_MASK\t\t\t\t\t0x1\n#define UL_SINE_ON_MASK_SFT\t\t\t\t(0x1 << 1)\n#define DL_SINE_ON_SFT\t\t\t\t\t0\n#define DL_SINE_ON_MASK\t\t\t\t\t0x1\n#define DL_SINE_ON_MASK_SFT\t\t\t\t(0x1 << 0)\n\n \n#define PDN_AFE_CTL_SFT\t\t\t\t\t7\n#define PDN_AFE_CTL_MASK\t\t\t\t0x1\n#define PDN_AFE_CTL_MASK_SFT\t\t\t\t(0x1 << 7)\n#define PDN_DAC_CTL_SFT\t\t\t\t\t6\n#define PDN_DAC_CTL_MASK\t\t\t\t0x1\n#define PDN_DAC_CTL_MASK_SFT\t\t\t\t(0x1 << 6)\n#define PDN_ADC_CTL_SFT\t\t\t\t\t5\n#define PDN_ADC_CTL_MASK\t\t\t\t0x1\n#define PDN_ADC_CTL_MASK_SFT\t\t\t\t(0x1 << 5)\n#define PDN_ADDA6_ADC_CTL_SFT\t\t\t\t4\n#define PDN_ADDA6_ADC_CTL_MASK\t\t\t\t0x1\n#define PDN_ADDA6_ADC_CTL_MASK_SFT\t\t\t(0x1 << 4)\n#define PDN_I2S_DL_CTL_SFT\t\t\t\t3\n#define PDN_I2S_DL_CTL_MASK\t\t\t\t0x1\n#define PDN_I2S_DL_CTL_MASK_SFT\t\t\t\t(0x1 << 3)\n#define PWR_CLK_DIS_CTL_SFT\t\t\t\t2\n#define PWR_CLK_DIS_CTL_MASK\t\t\t\t0x1\n#define PWR_CLK_DIS_CTL_MASK_SFT\t\t\t(0x1 << 2)\n#define PDN_AFE_TESTMODEL_CTL_SFT\t\t\t1\n#define PDN_AFE_TESTMODEL_CTL_MASK\t\t\t0x1\n#define PDN_AFE_TESTMODEL_CTL_MASK_SFT\t\t\t(0x1 << 1)\n#define PDN_RESERVED_SFT\t\t\t\t0\n#define PDN_RESERVED_MASK\t\t\t\t0x1\n#define PDN_RESERVED_MASK_SFT\t\t\t\t(0x1 << 0)\n\n \n#define AUDIO_SYS_TOP_MON_SWAP_SFT\t\t\t14\n#define AUDIO_SYS_TOP_MON_SWAP_MASK\t\t\t0x3\n#define AUDIO_SYS_TOP_MON_SWAP_MASK_SFT\t\t\t(0x3 << 14)\n#define AUDIO_SYS_TOP_MON_SEL_SFT\t\t\t8\n#define AUDIO_SYS_TOP_MON_SEL_MASK\t\t\t0x1f\n#define AUDIO_SYS_TOP_MON_SEL_MASK_SFT\t\t\t(0x1f << 8)\n#define AFE_MON_SEL_SFT\t\t\t\t\t0\n#define AFE_MON_SEL_MASK\t\t\t\t0xff\n#define AFE_MON_SEL_MASK_SFT\t\t\t\t(0xff << 0)\n\n \n#define CCI_AUD_ANACK_SEL_SFT\t\t\t\t15\n#define CCI_AUD_ANACK_SEL_MASK\t\t\t\t0x1\n#define CCI_AUD_ANACK_SEL_MASK_SFT\t\t\t(0x1 << 15)\n#define CCI_AUDIO_FIFO_WPTR_SFT\t\t\t\t12\n#define CCI_AUDIO_FIFO_WPTR_MASK\t\t\t0x7\n#define CCI_AUDIO_FIFO_WPTR_MASK_SFT\t\t\t(0x7 << 12)\n#define CCI_SCRAMBLER_CG_EN_SFT\t\t\t\t11\n#define CCI_SCRAMBLER_CG_EN_MASK\t\t\t0x1\n#define CCI_SCRAMBLER_CG_EN_MASK_SFT\t\t\t(0x1 << 11)\n#define CCI_LCH_INV_SFT\t\t\t\t\t10\n#define CCI_LCH_INV_MASK\t\t\t\t0x1\n#define CCI_LCH_INV_MASK_SFT\t\t\t\t(0x1 << 10)\n#define CCI_RAND_EN_SFT\t\t\t\t\t9\n#define CCI_RAND_EN_MASK\t\t\t\t0x1\n#define CCI_RAND_EN_MASK_SFT\t\t\t\t(0x1 << 9)\n#define CCI_SPLT_SCRMB_CLK_ON_SFT\t\t\t8\n#define CCI_SPLT_SCRMB_CLK_ON_MASK\t\t\t0x1\n#define CCI_SPLT_SCRMB_CLK_ON_MASK_SFT\t\t\t(0x1 << 8)\n#define CCI_SPLT_SCRMB_ON_SFT\t\t\t\t7\n#define CCI_SPLT_SCRMB_ON_MASK\t\t\t\t0x1\n#define CCI_SPLT_SCRMB_ON_MASK_SFT\t\t\t(0x1 << 7)\n#define CCI_AUD_IDAC_TEST_EN_SFT\t\t\t6\n#define CCI_AUD_IDAC_TEST_EN_MASK\t\t\t0x1\n#define CCI_AUD_IDAC_TEST_EN_MASK_SFT\t\t\t(0x1 << 6)\n#define CCI_ZERO_PAD_DISABLE_SFT\t\t\t5\n#define CCI_ZERO_PAD_DISABLE_MASK\t\t\t0x1\n#define CCI_ZERO_PAD_DISABLE_MASK_SFT\t\t\t(0x1 << 5)\n#define CCI_AUD_SPLIT_TEST_EN_SFT\t\t\t4\n#define CCI_AUD_SPLIT_TEST_EN_MASK\t\t\t0x1\n#define CCI_AUD_SPLIT_TEST_EN_MASK_SFT\t\t\t(0x1 << 4)\n#define CCI_AUD_SDM_MUTEL_SFT\t\t\t\t3\n#define CCI_AUD_SDM_MUTEL_MASK\t\t\t\t0x1\n#define CCI_AUD_SDM_MUTEL_MASK_SFT\t\t\t(0x1 << 3)\n#define CCI_AUD_SDM_MUTER_SFT\t\t\t\t2\n#define CCI_AUD_SDM_MUTER_MASK\t\t\t\t0x1\n#define CCI_AUD_SDM_MUTER_MASK_SFT\t\t\t(0x1 << 2)\n#define CCI_AUD_SDM_7BIT_SEL_SFT\t\t\t1\n#define CCI_AUD_SDM_7BIT_SEL_MASK\t\t\t0x1\n#define CCI_AUD_SDM_7BIT_SEL_MASK_SFT\t\t\t(0x1 << 1)\n#define CCI_SCRAMBLER_EN_SFT\t\t\t\t0\n#define CCI_SCRAMBLER_EN_MASK\t\t\t\t0x1\n#define CCI_SCRAMBLER_EN_MASK_SFT\t\t\t(0x1 << 0)\n\n \n#define AUD_SDM_TEST_L_SFT\t\t\t\t8\n#define AUD_SDM_TEST_L_MASK\t\t\t\t0xff\n#define AUD_SDM_TEST_L_MASK_SFT\t\t\t\t(0xff << 8)\n#define AUD_SDM_TEST_R_SFT\t\t\t\t0\n#define AUD_SDM_TEST_R_MASK\t\t\t\t0xff\n#define AUD_SDM_TEST_R_MASK_SFT\t\t\t\t(0xff << 0)\n\n \n#define CCI_AUD_DAC_ANA_MUTE_SFT\t\t\t7\n#define CCI_AUD_DAC_ANA_MUTE_MASK\t\t\t0x1\n#define CCI_AUD_DAC_ANA_MUTE_MASK_SFT\t\t\t(0x1 << 7)\n#define CCI_AUD_DAC_ANA_RSTB_SEL_SFT\t\t\t6\n#define CCI_AUD_DAC_ANA_RSTB_SEL_MASK\t\t\t0x1\n#define CCI_AUD_DAC_ANA_RSTB_SEL_MASK_SFT\t\t(0x1 << 6)\n#define CCI_AUDIO_FIFO_CLKIN_INV_SFT\t\t\t4\n#define CCI_AUDIO_FIFO_CLKIN_INV_MASK\t\t\t0x1\n#define CCI_AUDIO_FIFO_CLKIN_INV_MASK_SFT\t\t(0x1 << 4)\n#define CCI_AUDIO_FIFO_ENABLE_SFT\t\t\t3\n#define CCI_AUDIO_FIFO_ENABLE_MASK\t\t\t0x1\n#define CCI_AUDIO_FIFO_ENABLE_MASK_SFT\t\t\t(0x1 << 3)\n#define CCI_ACD_MODE_SFT\t\t\t\t2\n#define CCI_ACD_MODE_MASK\t\t\t\t0x1\n#define CCI_ACD_MODE_MASK_SFT\t\t\t\t(0x1 << 2)\n#define CCI_AFIFO_CLK_PWDB_SFT\t\t\t\t1\n#define CCI_AFIFO_CLK_PWDB_MASK\t\t\t\t0x1\n#define CCI_AFIFO_CLK_PWDB_MASK_SFT\t\t\t(0x1 << 1)\n#define CCI_ACD_FUNC_RSTB_SFT\t\t\t\t0\n#define CCI_ACD_FUNC_RSTB_MASK\t\t\t\t0x1\n#define CCI_ACD_FUNC_RSTB_MASK_SFT\t\t\t(0x1 << 0)\n\n \n#define SDM_ANA13M_TESTCK_SEL_SFT\t\t\t15\n#define SDM_ANA13M_TESTCK_SEL_MASK\t\t\t0x1\n#define SDM_ANA13M_TESTCK_SEL_MASK_SFT\t\t\t(0x1 << 15)\n#define SDM_ANA13M_TESTCK_SRC_SEL_SFT\t\t\t12\n#define SDM_ANA13M_TESTCK_SRC_SEL_MASK\t\t\t0x7\n#define SDM_ANA13M_TESTCK_SRC_SEL_MASK_SFT\t\t(0x7 << 12)\n#define SDM_TESTCK_SRC_SEL_SFT\t\t\t\t8\n#define SDM_TESTCK_SRC_SEL_MASK\t\t\t\t0x7\n#define SDM_TESTCK_SRC_SEL_MASK_SFT\t\t\t(0x7 << 8)\n#define DIGMIC_TESTCK_SRC_SEL_SFT\t\t\t4\n#define DIGMIC_TESTCK_SRC_SEL_MASK\t\t\t0x7\n#define DIGMIC_TESTCK_SRC_SEL_MASK_SFT\t\t\t(0x7 << 4)\n#define DIGMIC_TESTCK_SEL_SFT\t\t\t\t0\n#define DIGMIC_TESTCK_SEL_MASK\t\t\t\t0x1\n#define DIGMIC_TESTCK_SEL_MASK_SFT\t\t\t(0x1 << 0)\n\n \n#define UL_FIFO_WCLK_INV_SFT\t\t\t\t8\n#define UL_FIFO_WCLK_INV_MASK\t\t\t\t0x1\n#define UL_FIFO_WCLK_INV_MASK_SFT\t\t\t(0x1 << 8)\n#define UL_FIFO_DIGMIC_WDATA_TESTSRC_SEL_SFT\t\t6\n#define UL_FIFO_DIGMIC_WDATA_TESTSRC_SEL_MASK\t\t0x1\n#define UL_FIFO_DIGMIC_WDATA_TESTSRC_SEL_MASK_SFT\t(0x1 << 6)\n#define UL_FIFO_WDATA_TESTEN_SFT\t\t\t5\n#define UL_FIFO_WDATA_TESTEN_MASK\t\t\t0x1\n#define UL_FIFO_WDATA_TESTEN_MASK_SFT\t\t\t(0x1 << 5)\n#define UL_FIFO_WDATA_TESTSRC_SEL_SFT\t\t\t4\n#define UL_FIFO_WDATA_TESTSRC_SEL_MASK\t\t\t0x1\n#define UL_FIFO_WDATA_TESTSRC_SEL_MASK_SFT\t\t(0x1 << 4)\n#define UL_FIFO_WCLK_6P5M_TESTCK_SEL_SFT\t\t 3\n#define UL_FIFO_WCLK_6P5M_TESTCK_SEL_MASK\t\t0x1\n#define UL_FIFO_WCLK_6P5M_TESTCK_SEL_MASK_SFT\t\t(0x1 << 3)\n#define UL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_SFT\t\t0\n#define UL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_MASK\t\t0x7\n#define UL_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_MASK_SFT\t(0x7 << 0)\n\n \n#define R_AUD_DAC_POS_LARGE_MONO_SFT\t\t\t8\n#define R_AUD_DAC_POS_LARGE_MONO_MASK\t\t\t0xff\n#define R_AUD_DAC_POS_LARGE_MONO_MASK_SFT\t\t(0xff << 8)\n#define R_AUD_DAC_NEG_LARGE_MONO_SFT\t\t\t0\n#define R_AUD_DAC_NEG_LARGE_MONO_MASK\t\t\t0xff\n#define R_AUD_DAC_NEG_LARGE_MONO_MASK_SFT\t\t(0xff << 0)\n\n \n#define R_AUD_DAC_POS_SMALL_MONO_SFT\t\t\t12\n#define R_AUD_DAC_POS_SMALL_MONO_MASK\t\t\t0xf\n#define R_AUD_DAC_POS_SMALL_MONO_MASK_SFT\t\t(0xf << 12)\n#define R_AUD_DAC_NEG_SMALL_MONO_SFT\t\t\t8\n#define R_AUD_DAC_NEG_SMALL_MONO_MASK\t\t\t0xf\n#define R_AUD_DAC_NEG_SMALL_MONO_MASK_SFT\t\t(0xf << 8)\n#define R_AUD_DAC_POS_TINY_MONO_SFT\t\t\t6\n#define R_AUD_DAC_POS_TINY_MONO_MASK\t\t\t0x3\n#define R_AUD_DAC_POS_TINY_MONO_MASK_SFT\t\t(0x3 << 6)\n#define R_AUD_DAC_NEG_TINY_MONO_SFT\t\t\t4\n#define R_AUD_DAC_NEG_TINY_MONO_MASK\t\t\t0x3\n#define R_AUD_DAC_NEG_TINY_MONO_MASK_SFT\t\t(0x3 << 4)\n#define R_AUD_DAC_MONO_SEL_SFT\t\t\t\t3\n#define R_AUD_DAC_MONO_SEL_MASK\t\t\t\t0x1\n#define R_AUD_DAC_MONO_SEL_MASK_SFT\t\t\t(0x1 << 3)\n#define R_AUD_DAC_3TH_SEL_SFT\t\t\t\t1\n#define R_AUD_DAC_3TH_SEL_MASK\t\t\t\t0x1\n#define R_AUD_DAC_3TH_SEL_MASK_SFT\t\t\t(0x1 << 1)\n#define R_AUD_DAC_SW_RSTB_SFT\t\t\t\t0\n#define R_AUD_DAC_SW_RSTB_MASK\t\t\t\t0x1\n#define R_AUD_DAC_SW_RSTB_MASK_SFT\t\t\t(0x1 << 0)\n\n \n#define UL2_DIGMIC_TESTCK_SRC_SEL_SFT\t\t\t10\n#define UL2_DIGMIC_TESTCK_SRC_SEL_MASK\t\t\t0x7\n#define UL2_DIGMIC_TESTCK_SRC_SEL_MASK_SFT\t\t(0x7 << 10)\n#define UL2_DIGMIC_TESTCK_SEL_SFT\t\t\t9\n#define UL2_DIGMIC_TESTCK_SEL_MASK\t\t\t0x1\n#define UL2_DIGMIC_TESTCK_SEL_MASK_SFT\t\t\t(0x1 << 9)\n#define UL2_FIFO_WCLK_INV_SFT\t\t\t\t8\n#define UL2_FIFO_WCLK_INV_MASK\t\t\t\t0x1\n#define UL2_FIFO_WCLK_INV_MASK_SFT\t\t\t(0x1 << 8)\n#define UL2_FIFO_DIGMIC_WDATA_TESTSRC_SEL_SFT\t\t6\n#define UL2_FIFO_DIGMIC_WDATA_TESTSRC_SEL_MASK\t\t0x1\n#define UL2_FIFO_DIGMIC_WDATA_TESTSRC_SEL_MASK_SFT\t(0x1 << 6)\n#define UL2_FIFO_WDATA_TESTEN_SFT\t\t\t5\n#define UL2_FIFO_WDATA_TESTEN_MASK\t\t\t0x1\n#define UL2_FIFO_WDATA_TESTEN_MASK_SFT\t\t\t(0x1 << 5)\n#define UL2_FIFO_WDATA_TESTSRC_SEL_SFT\t\t\t4\n#define UL2_FIFO_WDATA_TESTSRC_SEL_MASK\t\t\t0x1\n#define UL2_FIFO_WDATA_TESTSRC_SEL_MASK_SFT\t\t(0x1 << 4)\n#define UL2_FIFO_WCLK_6P5M_TESTCK_SEL_SFT\t\t3\n#define UL2_FIFO_WCLK_6P5M_TESTCK_SEL_MASK\t\t0x1\n#define UL2_FIFO_WCLK_6P5M_TESTCK_SEL_MASK_SFT\t\t(0x1 << 3)\n#define UL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_SFT\t\t0\n#define UL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_MASK\t\t0x7\n#define UL2_FIFO_WCLK_6P5M_TESTCK_SRC_SEL_MASK_SFT\t(0x7 << 0)\n\n \n#define SPLITTER2_DITHER_EN_SFT\t\t\t\t9\n#define SPLITTER2_DITHER_EN_MASK\t\t\t0x1\n#define SPLITTER2_DITHER_EN_MASK_SFT\t\t\t(0x1 << 9)\n#define SPLITTER1_DITHER_EN_SFT\t\t\t\t8\n#define SPLITTER1_DITHER_EN_MASK\t\t\t0x1\n#define SPLITTER1_DITHER_EN_MASK_SFT\t\t\t(0x1 << 8)\n#define SPLITTER2_DITHER_GAIN_SFT\t\t\t4\n#define SPLITTER2_DITHER_GAIN_MASK\t\t\t0xf\n#define SPLITTER2_DITHER_GAIN_MASK_SFT\t\t\t(0xf << 4)\n#define SPLITTER1_DITHER_GAIN_SFT\t\t\t0\n#define SPLITTER1_DITHER_GAIN_MASK\t\t\t0xf\n#define SPLITTER1_DITHER_GAIN_MASK_SFT\t\t\t(0xf << 0)\n\n \n#define CCI_AUD_ANACK_SEL_2ND_SFT\t\t\t15\n#define CCI_AUD_ANACK_SEL_2ND_MASK\t\t\t0x1\n#define CCI_AUD_ANACK_SEL_2ND_MASK_SFT\t\t\t(0x1 << 15)\n#define CCI_AUDIO_FIFO_WPTR_2ND_SFT\t\t\t12\n#define CCI_AUDIO_FIFO_WPTR_2ND_MASK\t\t\t0x7\n#define CCI_AUDIO_FIFO_WPTR_2ND_MASK_SFT\t\t(0x7 << 12)\n#define CCI_SCRAMBLER_CG_EN_2ND_SFT\t\t\t11\n#define CCI_SCRAMBLER_CG_EN_2ND_MASK\t\t\t0x1\n#define CCI_SCRAMBLER_CG_EN_2ND_MASK_SFT\t\t (0x1 << 11)\n#define CCI_LCH_INV_2ND_SFT\t\t\t\t10\n#define CCI_LCH_INV_2ND_MASK\t\t\t\t0x1\n#define CCI_LCH_INV_2ND_MASK_SFT\t\t\t(0x1 << 10)\n#define CCI_RAND_EN_2ND_SFT\t\t\t\t9\n#define CCI_RAND_EN_2ND_MASK\t\t\t\t0x1\n#define CCI_RAND_EN_2ND_MASK_SFT\t\t\t(0x1 << 9)\n#define CCI_SPLT_SCRMB_CLK_ON_2ND_SFT\t\t\t8\n#define CCI_SPLT_SCRMB_CLK_ON_2ND_MASK\t\t\t0x1\n#define CCI_SPLT_SCRMB_CLK_ON_2ND_MASK_SFT\t\t(0x1 << 8)\n#define CCI_SPLT_SCRMB_ON_2ND_SFT\t\t\t7\n#define CCI_SPLT_SCRMB_ON_2ND_MASK\t\t\t0x1\n#define CCI_SPLT_SCRMB_ON_2ND_MASK_SFT\t\t\t(0x1 << 7)\n#define CCI_AUD_IDAC_TEST_EN_2ND_SFT\t\t\t6\n#define CCI_AUD_IDAC_TEST_EN_2ND_MASK\t\t\t0x1\n#define CCI_AUD_IDAC_TEST_EN_2ND_MASK_SFT\t\t(0x1 << 6)\n#define CCI_ZERO_PAD_DISABLE_2ND_SFT\t\t\t5\n#define CCI_ZERO_PAD_DISABLE_2ND_MASK\t\t\t0x1\n#define CCI_ZERO_PAD_DISABLE_2ND_MASK_SFT\t\t(0x1 << 5)\n#define CCI_AUD_SPLIT_TEST_EN_2ND_SFT\t\t\t4\n#define CCI_AUD_SPLIT_TEST_EN_2ND_MASK\t\t\t0x1\n#define CCI_AUD_SPLIT_TEST_EN_2ND_MASK_SFT\t\t(0x1 << 4)\n#define CCI_AUD_SDM_MUTEL_2ND_SFT\t\t\t3\n#define CCI_AUD_SDM_MUTEL_2ND_MASK\t\t\t0x1\n#define CCI_AUD_SDM_MUTEL_2ND_MASK_SFT\t\t\t(0x1 << 3)\n#define CCI_AUD_SDM_MUTER_2ND_SFT\t\t\t2\n#define CCI_AUD_SDM_MUTER_2ND_MASK\t\t\t0x1\n#define CCI_AUD_SDM_MUTER_2ND_MASK_SFT\t\t\t(0x1 << 2)\n#define CCI_AUD_SDM_7BIT_SEL_2ND_SFT\t\t\t1\n#define CCI_AUD_SDM_7BIT_SEL_2ND_MASK\t\t\t0x1\n#define CCI_AUD_SDM_7BIT_SEL_2ND_MASK_SFT\t\t(0x1 << 1)\n#define CCI_SCRAMBLER_EN_2ND_SFT\t\t\t0\n#define CCI_SCRAMBLER_EN_2ND_MASK\t\t\t0x1\n#define CCI_SCRAMBLER_EN_2ND_MASK_SFT\t\t\t(0x1 << 0)\n\n \n#define AUD_SDM_TEST_L_2ND_SFT\t\t\t\t8\n#define AUD_SDM_TEST_L_2ND_MASK\t\t\t\t0xff\n#define AUD_SDM_TEST_L_2ND_MASK_SFT\t\t\t(0xff << 8)\n#define AUD_SDM_TEST_R_2ND_SFT\t\t\t\t0\n#define AUD_SDM_TEST_R_2ND_MASK\t\t\t\t0xff\n#define AUD_SDM_TEST_R_2ND_MASK_SFT\t\t\t(0xff << 0)\n\n \n#define CCI_AUD_DAC_ANA_MUTE_2ND_SFT\t\t\t7\n#define CCI_AUD_DAC_ANA_MUTE_2ND_MASK\t\t\t0x1\n#define CCI_AUD_DAC_ANA_MUTE_2ND_MASK_SFT\t\t(0x1 << 7)\n#define CCI_AUD_DAC_ANA_RSTB_SEL_2ND_SFT\t\t6\n#define CCI_AUD_DAC_ANA_RSTB_SEL_2ND_MASK\t\t0x1\n#define CCI_AUD_DAC_ANA_RSTB_SEL_2ND_MASK_SFT\t\t(0x1 << 6)\n#define CCI_AUDIO_FIFO_CLKIN_INV_2ND_SFT\t\t4\n#define CCI_AUDIO_FIFO_CLKIN_INV_2ND_MASK\t\t0x1\n#define CCI_AUDIO_FIFO_CLKIN_INV_2ND_MASK_SFT\t\t(0x1 << 4)\n#define CCI_AUDIO_FIFO_ENABLE_2ND_SFT\t\t\t3\n#define CCI_AUDIO_FIFO_ENABLE_2ND_MASK\t\t\t0x1\n#define CCI_AUDIO_FIFO_ENABLE_2ND_MASK_SFT\t\t(0x1 << 3)\n#define CCI_ACD_MODE_2ND_SFT\t\t\t\t2\n#define CCI_ACD_MODE_2ND_MASK\t\t\t\t0x1\n#define CCI_ACD_MODE_2ND_MASK_SFT\t\t\t(0x1 << 2)\n#define CCI_AFIFO_CLK_PWDB_2ND_SFT\t\t\t1\n#define CCI_AFIFO_CLK_PWDB_2ND_MASK\t\t\t0x1\n#define CCI_AFIFO_CLK_PWDB_2ND_MASK_SFT\t\t\t(0x1 << 1)\n#define CCI_ACD_FUNC_RSTB_2ND_SFT\t\t\t0\n#define CCI_ACD_FUNC_RSTB_2ND_MASK\t\t\t0x1\n#define CCI_ACD_FUNC_RSTB_2ND_MASK_SFT\t\t\t(0x1 << 0)\n\n \n#define SPLITTER2_DITHER_EN_2ND_SFT\t\t\t9\n#define SPLITTER2_DITHER_EN_2ND_MASK\t\t\t0x1\n#define SPLITTER2_DITHER_EN_2ND_MASK_SFT\t\t(0x1 << 9)\n#define SPLITTER1_DITHER_EN_2ND_SFT\t\t\t8\n#define SPLITTER1_DITHER_EN_2ND_MASK\t\t\t0x1\n#define SPLITTER1_DITHER_EN_2ND_MASK_SFT\t\t(0x1 << 8)\n#define SPLITTER2_DITHER_GAIN_2ND_SFT\t\t\t4\n#define SPLITTER2_DITHER_GAIN_2ND_MASK\t\t\t0xf\n#define SPLITTER2_DITHER_GAIN_2ND_MASK_SFT\t\t(0xf << 4)\n#define SPLITTER1_DITHER_GAIN_2ND_SFT\t\t\t0\n#define SPLITTER1_DITHER_GAIN_2ND_MASK\t\t\t0xf\n#define SPLITTER1_DITHER_GAIN_2ND_MASK_SFT\t\t(0xf << 0)\n\n \n#define AUD_SCR_OUT_L_SFT\t\t\t\t8\n#define AUD_SCR_OUT_L_MASK\t\t\t\t0xff\n#define AUD_SCR_OUT_L_MASK_SFT\t\t\t\t(0xff << 8)\n#define AUD_SCR_OUT_R_SFT\t\t\t\t0\n#define AUD_SCR_OUT_R_MASK\t\t\t\t0xff\n#define AUD_SCR_OUT_R_MASK_SFT\t\t\t\t(0xff << 0)\n\n \n#define AUD_SCR_OUT_L_2ND_SFT\t\t\t\t8\n#define AUD_SCR_OUT_L_2ND_MASK\t\t\t\t0xff\n#define AUD_SCR_OUT_L_2ND_MASK_SFT\t\t\t(0xff << 8)\n#define AUD_SCR_OUT_R_2ND_SFT\t\t\t\t0\n#define AUD_SCR_OUT_R_2ND_MASK\t\t\t\t0xff\n#define AUD_SCR_OUT_R_2ND_MASK_SFT\t\t\t(0xff << 0)\n\n \n#define ASYNC_TEST_OUT_BCK_SFT\t\t\t\t15\n#define ASYNC_TEST_OUT_BCK_MASK\t\t\t\t0x1\n#define ASYNC_TEST_OUT_BCK_MASK_SFT\t\t\t(0x1 << 15)\n#define RGS_AUDRCTUNE1READ_SFT\t\t\t\t8\n#define RGS_AUDRCTUNE1READ_MASK\t\t\t\t0x1f\n#define RGS_AUDRCTUNE1READ_MASK_SFT\t\t\t(0x1f << 8)\n#define RGS_AUDRCTUNE0READ_SFT\t\t\t\t0\n#define RGS_AUDRCTUNE0READ_MASK\t\t\t\t0x1f\n#define RGS_AUDRCTUNE0READ_MASK_SFT\t\t\t(0x1f << 0)\n\n \n#define AFE_RESERVED_SFT\t\t\t\t1\n#define AFE_RESERVED_MASK\t\t\t\t0x7fff\n#define AFE_RESERVED_MASK_SFT\t\t\t\t(0x7fff << 1)\n#define RG_MTKAIF_RXIF_FIFO_INTEN_SFT\t\t\t0\n#define RG_MTKAIF_RXIF_FIFO_INTEN_MASK\t\t\t0x1\n#define RG_MTKAIF_RXIF_FIFO_INTEN_MASK_SFT\t\t(0x1 << 0)\n\n \n#define MTKAIF_RXIF_WR_FULL_STATUS_SFT\t\t\t1\n#define MTKAIF_RXIF_WR_FULL_STATUS_MASK\t\t\t0x1\n#define MTKAIF_RXIF_WR_FULL_STATUS_MASK_SFT\t\t(0x1 << 1)\n#define MTKAIF_RXIF_RD_EMPTY_STATUS_SFT\t\t\t0\n#define MTKAIF_RXIF_RD_EMPTY_STATUS_MASK\t\t0x1\n#define MTKAIF_RXIF_RD_EMPTY_STATUS_MASK_SFT\t\t(0x1 << 0)\n\n \n#define MTKAIFTX_V3_SYNC_OUT_SFT\t\t\t15\n#define MTKAIFTX_V3_SYNC_OUT_MASK\t\t\t0x1\n#define MTKAIFTX_V3_SYNC_OUT_MASK_SFT\t\t\t(0x1 << 15)\n#define MTKAIFTX_V3_SDATA_OUT3_SFT\t\t\t14\n#define MTKAIFTX_V3_SDATA_OUT3_MASK\t\t\t0x1\n#define MTKAIFTX_V3_SDATA_OUT3_MASK_SFT\t\t\t(0x1 << 14)\n#define MTKAIFTX_V3_SDATA_OUT2_SFT\t\t\t13\n#define MTKAIFTX_V3_SDATA_OUT2_MASK\t\t\t0x1\n#define MTKAIFTX_V3_SDATA_OUT2_MASK_SFT\t\t\t(0x1 << 13)\n#define MTKAIFTX_V3_SDATA_OUT1_SFT\t\t\t12\n#define MTKAIFTX_V3_SDATA_OUT1_MASK\t\t\t0x1\n#define MTKAIFTX_V3_SDATA_OUT1_MASK_SFT\t\t\t(0x1 << 12)\n#define MTKAIF_RXIF_FIFO_STATUS_SFT\t\t\t0\n#define MTKAIF_RXIF_FIFO_STATUS_MASK\t\t\t0xfff\n#define MTKAIF_RXIF_FIFO_STATUS_MASK_SFT\t\t(0xfff << 0)\n\n \n#define MTKAIFRX_V3_SYNC_IN_SFT\t\t\t\t15\n#define MTKAIFRX_V3_SYNC_IN_MASK\t\t\t0x1\n#define MTKAIFRX_V3_SYNC_IN_MASK_SFT\t\t\t(0x1 << 15)\n#define MTKAIFRX_V3_SDATA_IN3_SFT\t\t\t14\n#define MTKAIFRX_V3_SDATA_IN3_MASK\t\t\t0x1\n#define MTKAIFRX_V3_SDATA_IN3_MASK_SFT\t\t\t(0x1 << 14)\n#define MTKAIFRX_V3_SDATA_IN2_SFT\t\t\t13\n#define MTKAIFRX_V3_SDATA_IN2_MASK\t\t\t0x1\n#define MTKAIFRX_V3_SDATA_IN2_MASK_SFT\t\t\t(0x1 << 13)\n#define MTKAIFRX_V3_SDATA_IN1_SFT\t\t\t12\n#define MTKAIFRX_V3_SDATA_IN1_MASK\t\t\t0x1\n#define MTKAIFRX_V3_SDATA_IN1_MASK_SFT\t\t\t(0x1 << 12)\n#define MTKAIF_RXIF_SEARCH_FAIL_FLAG_SFT\t\t11\n#define MTKAIF_RXIF_SEARCH_FAIL_FLAG_MASK\t\t0x1\n#define MTKAIF_RXIF_SEARCH_FAIL_FLAG_MASK_SFT\t\t(0x1 << 11)\n#define MTKAIF_RXIF_INVALID_FLAG_SFT\t\t\t8\n#define MTKAIF_RXIF_INVALID_FLAG_MASK\t\t\t0x1\n#define MTKAIF_RXIF_INVALID_FLAG_MASK_SFT\t\t(0x1 << 8)\n#define MTKAIF_RXIF_INVALID_CYCLE_SFT\t\t\t0\n#define MTKAIF_RXIF_INVALID_CYCLE_MASK\t\t\t0xff\n#define MTKAIF_RXIF_INVALID_CYCLE_MASK_SFT\t\t(0xff << 0)\n\n \n#define MTKAIF_TXIF_IN_CH2_SFT\t\t\t\t8\n#define MTKAIF_TXIF_IN_CH2_MASK\t\t\t\t0xff\n#define MTKAIF_TXIF_IN_CH2_MASK_SFT\t\t\t(0xff << 8)\n#define MTKAIF_TXIF_IN_CH1_SFT\t\t\t\t0\n#define MTKAIF_TXIF_IN_CH1_MASK\t\t\t\t0xff\n#define MTKAIF_TXIF_IN_CH1_MASK_SFT\t\t\t(0xff << 0)\n\n \n#define ADDA6_MTKAIF_TXIF_IN_CH2_SFT\t\t\t8\n#define ADDA6_MTKAIF_TXIF_IN_CH2_MASK\t\t\t0xff\n#define ADDA6_MTKAIF_TXIF_IN_CH2_MASK_SFT\t\t(0xff << 8)\n#define ADDA6_MTKAIF_TXIF_IN_CH1_SFT\t\t\t0\n#define ADDA6_MTKAIF_TXIF_IN_CH1_MASK\t\t\t0xff\n#define ADDA6_MTKAIF_TXIF_IN_CH1_MASK_SFT\t\t(0xff << 0)\n\n \n#define MTKAIF_RXIF_OUT_CH2_SFT\t\t\t\t8\n#define MTKAIF_RXIF_OUT_CH2_MASK\t\t\t0xff\n#define MTKAIF_RXIF_OUT_CH2_MASK_SFT\t\t\t(0xff << 8)\n#define MTKAIF_RXIF_OUT_CH1_SFT\t\t\t\t0\n#define MTKAIF_RXIF_OUT_CH1_MASK\t\t\t0xff\n#define MTKAIF_RXIF_OUT_CH1_MASK_SFT\t\t\t(0xff << 0)\n\n \n#define MTKAIF_RXIF_OUT_CH3_SFT\t\t\t\t0\n#define MTKAIF_RXIF_OUT_CH3_MASK\t\t\t0xff\n#define MTKAIF_RXIF_OUT_CH3_MASK_SFT\t\t\t(0xff << 0)\n\n \n#define RG_MTKAIF_RXIF_CLKINV_SFT\t\t\t15\n#define RG_MTKAIF_RXIF_CLKINV_MASK\t\t\t0x1\n#define RG_MTKAIF_RXIF_CLKINV_MASK_SFT\t\t\t(0x1 << 15)\n#define RG_ADDA6_MTKAIF_TXIF_PROTOCOL2_SFT\t\t9\n#define RG_ADDA6_MTKAIF_TXIF_PROTOCOL2_MASK\t\t0x1\n#define RG_ADDA6_MTKAIF_TXIF_PROTOCOL2_MASK_SFT\t\t(0x1 << 9)\n#define RG_MTKAIF_RXIF_PROTOCOL2_SFT\t\t\t8\n#define RG_MTKAIF_RXIF_PROTOCOL2_MASK\t\t\t0x1\n#define RG_MTKAIF_RXIF_PROTOCOL2_MASK_SFT\t\t(0x1 << 8)\n#define RG_MTKAIF_BYPASS_SRC_MODE_SFT\t\t\t6\n#define RG_MTKAIF_BYPASS_SRC_MODE_MASK\t\t\t0x3\n#define RG_MTKAIF_BYPASS_SRC_MODE_MASK_SFT\t\t(0x3 << 6)\n#define RG_MTKAIF_BYPASS_SRC_TEST_SFT\t\t\t5\n#define RG_MTKAIF_BYPASS_SRC_TEST_MASK\t\t\t0x1\n#define RG_MTKAIF_BYPASS_SRC_TEST_MASK_SFT\t\t(0x1 << 5)\n#define RG_MTKAIF_TXIF_PROTOCOL2_SFT\t\t\t4\n#define RG_MTKAIF_TXIF_PROTOCOL2_MASK\t\t\t0x1\n#define RG_MTKAIF_TXIF_PROTOCOL2_MASK_SFT\t\t(0x1 << 4)\n#define RG_ADDA6_MTKAIF_PMIC_TXIF_8TO5_SFT\t\t3\n#define RG_ADDA6_MTKAIF_PMIC_TXIF_8TO5_MASK\t\t0x1\n#define RG_ADDA6_MTKAIF_PMIC_TXIF_8TO5_MASK_SFT\t\t(0x1 << 3)\n#define RG_MTKAIF_PMIC_TXIF_8TO5_SFT\t\t\t2\n#define RG_MTKAIF_PMIC_TXIF_8TO5_MASK\t\t\t0x1\n#define RG_MTKAIF_PMIC_TXIF_8TO5_MASK_SFT\t\t(0x1 << 2)\n#define RG_MTKAIF_LOOPBACK_TEST2_SFT\t\t\t1\n#define RG_MTKAIF_LOOPBACK_TEST2_MASK\t\t\t0x1\n#define RG_MTKAIF_LOOPBACK_TEST2_MASK_SFT\t\t(0x1 << 1)\n#define RG_MTKAIF_LOOPBACK_TEST1_SFT\t\t\t0\n#define RG_MTKAIF_LOOPBACK_TEST1_MASK\t\t\t0x1\n#define RG_MTKAIF_LOOPBACK_TEST1_MASK_SFT\t\t(0x1 << 0)\n\n \n#define RG_MTKAIF_RXIF_VOICE_MODE_SFT\t\t\t12\n#define RG_MTKAIF_RXIF_VOICE_MODE_MASK\t\t\t0xf\n#define RG_MTKAIF_RXIF_VOICE_MODE_MASK_SFT\t\t(0xf << 12)\n#define RG_MTKAIF_RXIF_DATA_BIT_SFT\t\t\t8\n#define RG_MTKAIF_RXIF_DATA_BIT_MASK\t\t\t0x7\n#define RG_MTKAIF_RXIF_DATA_BIT_MASK_SFT\t\t(0x7 << 8)\n#define RG_MTKAIF_RXIF_FIFO_RSP_SFT\t\t\t4\n#define RG_MTKAIF_RXIF_FIFO_RSP_MASK\t\t\t0x7\n#define RG_MTKAIF_RXIF_FIFO_RSP_MASK_SFT\t\t(0x7 << 4)\n#define RG_MTKAIF_RXIF_DETECT_ON_SFT\t\t\t3\n#define RG_MTKAIF_RXIF_DETECT_ON_MASK\t\t\t0x1\n#define RG_MTKAIF_RXIF_DETECT_ON_MASK_SFT\t\t(0x1 << 3)\n#define RG_MTKAIF_RXIF_DATA_MODE_SFT\t\t\t0\n#define RG_MTKAIF_RXIF_DATA_MODE_MASK\t\t\t0x1\n#define RG_MTKAIF_RXIF_DATA_MODE_MASK_SFT\t\t(0x1 << 0)\n\n \n#define RG_MTKAIF_RXIF_SYNC_SEARCH_TABLE_SFT\t\t12\n#define RG_MTKAIF_RXIF_SYNC_SEARCH_TABLE_MASK\t\t0xf\n#define RG_MTKAIF_RXIF_SYNC_SEARCH_TABLE_MASK_SFT\t(0xf << 12)\n#define RG_MTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND_SFT\t8\n#define RG_MTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND_MASK\t0xf\n#define RG_MTKAIF_RXIF_INVALID_SYNC_CHECK_ROUND_MASK_SFT\t(0xf << 8)\n#define RG_MTKAIF_RXIF_SYNC_CHECK_ROUND_SFT\t\t4\n#define RG_MTKAIF_RXIF_SYNC_CHECK_ROUND_MASK\t\t0xf\n#define RG_MTKAIF_RXIF_SYNC_CHECK_ROUND_MASK_SFT\t(0xf << 4)\n#define RG_MTKAIF_RXIF_VOICE_MODE_PROTOCOL2_SFT\t\t0\n#define RG_MTKAIF_RXIF_VOICE_MODE_PROTOCOL2_MASK\t0xf\n#define RG_MTKAIF_RXIF_VOICE_MODE_PROTOCOL2_MASK_SFT\t(0xf << 0)\n\n \n#define RG_MTKAIF_RXIF_P2_INPUT_SEL_SFT\t\t\t15\n#define RG_MTKAIF_RXIF_P2_INPUT_SEL_MASK\t\t0x1\n#define RG_MTKAIF_RXIF_P2_INPUT_SEL_MASK_SFT\t\t(0x1 << 15)\n#define RG_MTKAIF_RXIF_SYNC_WORD2_DISABLE_SFT\t\t14\n#define RG_MTKAIF_RXIF_SYNC_WORD2_DISABLE_MASK\t\t0x1\n#define RG_MTKAIF_RXIF_SYNC_WORD2_DISABLE_MASK_SFT\t(0x1 << 14)\n#define RG_MTKAIF_RXIF_SYNC_WORD1_DISABLE_SFT\t\t13\n#define RG_MTKAIF_RXIF_SYNC_WORD1_DISABLE_MASK\t\t0x1\n#define RG_MTKAIF_RXIF_SYNC_WORD1_DISABLE_MASK_SFT\t(0x1 << 13)\n#define RG_MTKAIF_RXIF_CLEAR_SYNC_FAIL_SFT\t\t12\n#define RG_MTKAIF_RXIF_CLEAR_SYNC_FAIL_MASK\t\t0x1\n#define RG_MTKAIF_RXIF_CLEAR_SYNC_FAIL_MASK_SFT\t\t(0x1 << 12)\n#define RG_MTKAIF_RXIF_SYNC_CNT_TABLE_SFT\t\t0\n#define RG_MTKAIF_RXIF_SYNC_CNT_TABLE_MASK\t\t0xfff\n#define RG_MTKAIF_RXIF_SYNC_CNT_TABLE_MASK_SFT\t\t(0xfff << 0)\n\n \n#define RG_MTKAIF_RXIF_LOOPBACK_USE_NLE_SFT\t\t7\n#define RG_MTKAIF_RXIF_LOOPBACK_USE_NLE_MASK\t\t0x1\n#define RG_MTKAIF_RXIF_LOOPBACK_USE_NLE_MASK_SFT\t(0x1 << 7)\n#define RG_MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_SFT\t\t4\n#define RG_MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_MASK\t\t0x7\n#define RG_MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_MASK_SFT\t(0x7 << 4)\n#define RG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2_SFT\t\t3\n#define RG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2_MASK\t\t0x1\n#define RG_MTKAIF_RXIF_DETECT_ON_PROTOCOL2_MASK_SFT\t(0x1 << 3)\n\n \n#define RG_MTKAIF_RX_SYNC_WORD2_SFT\t\t\t4\n#define RG_MTKAIF_RX_SYNC_WORD2_MASK\t\t\t0x7\n#define RG_MTKAIF_RX_SYNC_WORD2_MASK_SFT\t\t(0x7 << 4)\n#define RG_MTKAIF_RX_SYNC_WORD1_SFT\t\t\t0\n#define RG_MTKAIF_RX_SYNC_WORD1_MASK\t\t\t0x7\n#define RG_MTKAIF_RX_SYNC_WORD1_MASK_SFT\t\t(0x7 << 0)\n\n \n#define RG_ADDA6_MTKAIF_TX_SYNC_WORD2_SFT\t\t12\n#define RG_ADDA6_MTKAIF_TX_SYNC_WORD2_MASK\t\t0x7\n#define RG_ADDA6_MTKAIF_TX_SYNC_WORD2_MASK_SFT\t\t(0x7 << 12)\n#define RG_ADDA6_MTKAIF_TX_SYNC_WORD1_SFT\t\t8\n#define RG_ADDA6_MTKAIF_TX_SYNC_WORD1_MASK\t\t0x7\n#define RG_ADDA6_MTKAIF_TX_SYNC_WORD1_MASK_SFT\t\t(0x7 << 8)\n#define RG_ADDA_MTKAIF_TX_SYNC_WORD2_SFT\t\t4\n#define RG_ADDA_MTKAIF_TX_SYNC_WORD2_MASK\t\t0x7\n#define RG_ADDA_MTKAIF_TX_SYNC_WORD2_MASK_SFT\t\t(0x7 << 4)\n#define RG_ADDA_MTKAIF_TX_SYNC_WORD1_SFT\t\t0\n#define RG_ADDA_MTKAIF_TX_SYNC_WORD1_MASK\t\t0x7\n#define RG_ADDA_MTKAIF_TX_SYNC_WORD1_MASK_SFT\t\t(0x7 << 0)\n\n \n#define SGEN_AMP_DIV_CH1_CTL_SFT\t\t\t12\n#define SGEN_AMP_DIV_CH1_CTL_MASK\t\t\t0xf\n#define SGEN_AMP_DIV_CH1_CTL_MASK_SFT\t\t\t(0xf << 12)\n#define SGEN_DAC_EN_CTL_SFT\t\t\t\t7\n#define SGEN_DAC_EN_CTL_MASK\t\t\t\t0x1\n#define SGEN_DAC_EN_CTL_MASK_SFT\t\t\t(0x1 << 7)\n#define SGEN_MUTE_SW_CTL_SFT\t\t\t\t6\n#define SGEN_MUTE_SW_CTL_MASK\t\t\t\t0x1\n#define SGEN_MUTE_SW_CTL_MASK_SFT\t\t\t(0x1 << 6)\n#define R_AUD_SDM_MUTE_L_SFT\t\t\t\t5\n#define R_AUD_SDM_MUTE_L_MASK\t\t\t\t0x1\n#define R_AUD_SDM_MUTE_L_MASK_SFT\t\t\t(0x1 << 5)\n#define R_AUD_SDM_MUTE_R_SFT\t\t\t\t4\n#define R_AUD_SDM_MUTE_R_MASK\t\t\t\t0x1\n#define R_AUD_SDM_MUTE_R_MASK_SFT\t\t\t(0x1 << 4)\n#define R_AUD_SDM_MUTE_L_2ND_SFT\t\t\t3\n#define R_AUD_SDM_MUTE_L_2ND_MASK\t\t\t0x1\n#define R_AUD_SDM_MUTE_L_2ND_MASK_SFT\t\t\t(0x1 << 3)\n#define R_AUD_SDM_MUTE_R_2ND_SFT\t\t\t2\n#define R_AUD_SDM_MUTE_R_2ND_MASK\t\t\t0x1\n#define R_AUD_SDM_MUTE_R_2ND_MASK_SFT\t\t\t(0x1 << 2)\n\n \n#define C_SGEN_RCH_INV_5BIT_SFT\t\t\t\t15\n#define C_SGEN_RCH_INV_5BIT_MASK\t\t\t0x1\n#define C_SGEN_RCH_INV_5BIT_MASK_SFT\t\t\t(0x1 << 15)\n#define C_SGEN_RCH_INV_8BIT_SFT\t\t\t\t14\n#define C_SGEN_RCH_INV_8BIT_MASK\t\t\t0x1\n#define C_SGEN_RCH_INV_8BIT_MASK_SFT\t\t\t(0x1 << 14)\n#define SGEN_FREQ_DIV_CH1_CTL_SFT\t\t\t0\n#define SGEN_FREQ_DIV_CH1_CTL_MASK\t\t\t0x1f\n#define SGEN_FREQ_DIV_CH1_CTL_MASK_SFT\t\t\t(0x1f << 0)\n\n \n#define RG_UL_ASYNC_FIFO_SOFT_RST_EN_SFT\t\t5\n#define RG_UL_ASYNC_FIFO_SOFT_RST_EN_MASK\t\t0x1\n#define RG_UL_ASYNC_FIFO_SOFT_RST_EN_MASK_SFT\t\t(0x1 << 5)\n#define RG_UL_ASYNC_FIFO_SOFT_RST_SFT\t\t\t4\n#define RG_UL_ASYNC_FIFO_SOFT_RST_MASK\t\t\t0x1\n#define RG_UL_ASYNC_FIFO_SOFT_RST_MASK_SFT\t\t(0x1 << 4)\n#define RG_AMIC_UL_ADC_CLK_SEL_SFT\t\t\t1\n#define RG_AMIC_UL_ADC_CLK_SEL_MASK\t\t\t0x1\n#define RG_AMIC_UL_ADC_CLK_SEL_MASK_SFT\t\t\t(0x1 << 1)\n\n \n#define RG_UL2_ASYNC_FIFO_SOFT_RST_EN_SFT\t\t5\n#define RG_UL2_ASYNC_FIFO_SOFT_RST_EN_MASK\t\t0x1\n#define RG_UL2_ASYNC_FIFO_SOFT_RST_EN_MASK_SFT\t\t(0x1 << 5)\n#define RG_UL2_ASYNC_FIFO_SOFT_RST_SFT\t\t\t4\n#define RG_UL2_ASYNC_FIFO_SOFT_RST_MASK\t\t\t0x1\n#define RG_UL2_ASYNC_FIFO_SOFT_RST_MASK_SFT\t\t(0x1 << 4)\n\n \n#define DCCLK_DIV_SFT\t\t\t\t\t5\n#define DCCLK_DIV_MASK\t\t\t\t\t0x7ff\n#define DCCLK_DIV_MASK_SFT\t\t\t\t(0x7ff << 5)\n#define DCCLK_INV_SFT\t\t\t\t\t4\n#define DCCLK_INV_MASK\t\t\t\t\t0x1\n#define DCCLK_INV_MASK_SFT\t\t\t\t(0x1 << 4)\n#define DCCLK_REF_CK_SEL_SFT\t\t\t\t2\n#define DCCLK_REF_CK_SEL_MASK\t\t\t\t0x3\n#define DCCLK_REF_CK_SEL_MASK_SFT\t\t\t(0x3 << 2)\n#define DCCLK_PDN_SFT\t\t\t\t\t1\n#define DCCLK_PDN_MASK\t\t\t\t\t0x1\n#define DCCLK_PDN_MASK_SFT\t\t\t\t(0x1 << 1)\n#define DCCLK_GEN_ON_SFT\t\t\t\t0\n#define DCCLK_GEN_ON_MASK\t\t\t\t0x1\n#define DCCLK_GEN_ON_MASK_SFT\t\t\t\t(0x1 << 0)\n\n \n#define RESYNC_SRC_SEL_SFT\t\t\t\t10\n#define RESYNC_SRC_SEL_MASK\t\t\t\t0x3\n#define RESYNC_SRC_SEL_MASK_SFT\t\t\t\t(0x3 << 10)\n#define RESYNC_SRC_CK_INV_SFT\t\t\t\t9\n#define RESYNC_SRC_CK_INV_MASK\t\t\t\t0x1\n#define RESYNC_SRC_CK_INV_MASK_SFT\t\t\t(0x1 << 9)\n#define DCCLK_RESYNC_BYPASS_SFT\t\t\t\t8\n#define DCCLK_RESYNC_BYPASS_MASK\t\t\t0x1\n#define DCCLK_RESYNC_BYPASS_MASK_SFT\t\t\t(0x1 << 8)\n#define DCCLK_PHASE_SEL_SFT\t\t\t\t4\n#define DCCLK_PHASE_SEL_MASK\t\t\t\t0xf\n#define DCCLK_PHASE_SEL_MASK_SFT\t\t\t(0xf << 4)\n\n \n#define RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_SFT\t\t15\n#define RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_MASK\t\t0x1\n#define RG_AUD_PAD_TOP_DAT_MISO2_LOOPBACK_MASK_SFT\t(0x1 << 15)\n#define RG_AUD_PAD_TOP_PHASE_MODE2_SFT\t\t\t8\n#define RG_AUD_PAD_TOP_PHASE_MODE2_MASK\t\t\t0x7f\n#define RG_AUD_PAD_TOP_PHASE_MODE2_MASK_SFT\t\t(0x7f << 8)\n#define RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_SFT\t\t7\n#define RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_MASK\t\t0x1\n#define RG_AUD_PAD_TOP_DAT_MISO_LOOPBACK_MASK_SFT\t(0x1 << 7)\n#define RG_AUD_PAD_TOP_PHASE_MODE_SFT\t\t\t0\n#define RG_AUD_PAD_TOP_PHASE_MODE_MASK\t\t\t0x7f\n#define RG_AUD_PAD_TOP_PHASE_MODE_MASK_SFT\t\t(0x7f << 0)\n\n \n#define RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_SFT\t\t7\n#define RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_MASK\t\t0x1\n#define RG_AUD_PAD_TOP_DAT_MISO3_LOOPBACK_MASK_SFT\t(0x1 << 7)\n#define RG_AUD_PAD_TOP_PHASE_MODE3_SFT\t\t\t0\n#define RG_AUD_PAD_TOP_PHASE_MODE3_MASK\t\t\t0x7f\n#define RG_AUD_PAD_TOP_PHASE_MODE3_MASK_SFT\t\t(0x7f << 0)\n\n \n#define RG_AUD_PAD_TOP_TX_FIFO_RSP_SFT\t\t\t12\n#define RG_AUD_PAD_TOP_TX_FIFO_RSP_MASK\t\t\t0x7\n#define RG_AUD_PAD_TOP_TX_FIFO_RSP_MASK_SFT\t\t(0x7 << 12)\n#define RG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2_SFT\t\t11\n#define RG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2_MASK\t0x1\n#define RG_AUD_PAD_TOP_MTKAIF_CLK_PROTOCOL2_MASK_SFT\t(0x1 << 11)\n#define RG_AUD_PAD_TOP_TX_FIFO_ON_SFT\t\t\t8\n#define RG_AUD_PAD_TOP_TX_FIFO_ON_MASK\t\t\t0x1\n#define RG_AUD_PAD_TOP_TX_FIFO_ON_MASK_SFT\t\t(0x1 << 8)\n\n \n#define ADDA_AUD_PAD_TOP_MON_SFT\t\t\t0\n#define ADDA_AUD_PAD_TOP_MON_MASK\t\t\t0xffff\n#define ADDA_AUD_PAD_TOP_MON_MASK_SFT\t\t\t(0xffff << 0)\n\n \n#define ADDA_AUD_PAD_TOP_MON1_SFT\t\t\t0\n#define ADDA_AUD_PAD_TOP_MON1_MASK\t\t\t0xffff\n#define ADDA_AUD_PAD_TOP_MON1_MASK_SFT\t\t\t(0xffff << 0)\n\n \n#define ADDA_AUD_PAD_TOP_MON2_SFT\t\t\t0\n#define ADDA_AUD_PAD_TOP_MON2_MASK\t\t\t0xffff\n#define ADDA_AUD_PAD_TOP_MON2_MASK_SFT\t\t\t(0xffff << 0)\n\n \n#define NLE_RCH_HPGAIN_SEL_SFT\t\t\t\t10\n#define NLE_RCH_HPGAIN_SEL_MASK\t\t\t\t0x1\n#define NLE_RCH_HPGAIN_SEL_MASK_SFT\t\t\t(0x1 << 10)\n#define NLE_RCH_CH_SEL_SFT\t\t\t\t9\n#define NLE_RCH_CH_SEL_MASK\t\t\t\t0x1\n#define NLE_RCH_CH_SEL_MASK_SFT\t\t\t\t(0x1 << 9)\n#define NLE_RCH_ON_SFT\t\t\t\t\t8\n#define NLE_RCH_ON_MASK\t\t\t\t\t0x1\n#define NLE_RCH_ON_MASK_SFT\t\t\t\t(0x1 << 8)\n#define NLE_LCH_HPGAIN_SEL_SFT\t\t\t\t2\n#define NLE_LCH_HPGAIN_SEL_MASK\t\t\t\t0x1\n#define NLE_LCH_HPGAIN_SEL_MASK_SFT\t\t\t(0x1 << 2)\n#define NLE_LCH_CH_SEL_SFT\t\t\t\t1\n#define NLE_LCH_CH_SEL_MASK\t\t\t\t0x1\n#define NLE_LCH_CH_SEL_MASK_SFT\t\t\t\t(0x1 << 1)\n#define NLE_LCH_ON_SFT\t\t\t\t\t0\n#define NLE_LCH_ON_MASK\t\t\t\t\t0x1\n#define NLE_LCH_ON_MASK_SFT\t\t\t\t(0x1 << 0)\n\n \n#define NLE_MONITOR_SFT\t\t\t\t\t0\n#define NLE_MONITOR_MASK\t\t\t\t0x3fff\n#define NLE_MONITOR_MASK_SFT\t\t\t\t(0x3fff << 0)\n\n \n#define CK_CG_EN_MON_SFT\t\t\t\t0\n#define CK_CG_EN_MON_MASK\t\t\t\t0x3f\n#define CK_CG_EN_MON_MASK_SFT\t\t\t\t(0x3f << 0)\n\n \n#define RG_AMIC_ADC1_SOURCE_SEL_SFT\t\t\t10\n#define RG_AMIC_ADC1_SOURCE_SEL_MASK\t\t\t0x3\n#define RG_AMIC_ADC1_SOURCE_SEL_MASK_SFT\t\t(0x3 << 10)\n#define RG_AMIC_ADC2_SOURCE_SEL_SFT\t\t\t8\n#define RG_AMIC_ADC2_SOURCE_SEL_MASK\t\t\t0x3\n#define RG_AMIC_ADC2_SOURCE_SEL_MASK_SFT\t\t(0x3 << 8)\n#define RG_AMIC_ADC3_SOURCE_SEL_SFT\t\t\t6\n#define RG_AMIC_ADC3_SOURCE_SEL_MASK\t\t\t0x3\n#define RG_AMIC_ADC3_SOURCE_SEL_MASK_SFT\t\t(0x3 << 6)\n#define RG_DMIC_ADC1_SOURCE_SEL_SFT\t\t\t4\n#define RG_DMIC_ADC1_SOURCE_SEL_MASK\t\t\t0x3\n#define RG_DMIC_ADC1_SOURCE_SEL_MASK_SFT\t\t(0x3 << 4)\n#define RG_DMIC_ADC2_SOURCE_SEL_SFT\t\t\t2\n#define RG_DMIC_ADC2_SOURCE_SEL_MASK\t\t\t0x3\n#define RG_DMIC_ADC2_SOURCE_SEL_MASK_SFT\t\t(0x3 << 2)\n#define RG_DMIC_ADC3_SOURCE_SEL_SFT\t\t\t0\n#define RG_DMIC_ADC3_SOURCE_SEL_MASK\t\t\t0x3\n#define RG_DMIC_ADC3_SOURCE_SEL_MASK_SFT\t\t(0x3 << 0)\n\n \n#define RG_CHOP_DIV_SEL_SFT\t\t\t\t4\n#define RG_CHOP_DIV_SEL_MASK\t\t\t\t0x1f\n#define RG_CHOP_DIV_SEL_MASK_SFT\t\t\t(0x1f << 4)\n#define RG_CHOP_DIV_EN_SFT\t\t\t\t0\n#define RG_CHOP_DIV_EN_MASK\t\t\t\t0x1\n#define RG_CHOP_DIV_EN_MASK_SFT\t\t\t\t(0x1 << 0)\n\n \n#define RG_ADDA6_EN_SEL_SFT\t\t\t\t12\n#define RG_ADDA6_EN_SEL_MASK\t\t\t\t0x1\n#define RG_ADDA6_EN_SEL_MASK_SFT\t\t\t(0x1 << 12)\n#define RG_ADDA6_CH2_SEL_SFT\t\t\t\t10\n#define RG_ADDA6_CH2_SEL_MASK\t\t\t\t0x3\n#define RG_ADDA6_CH2_SEL_MASK_SFT\t\t\t(0x3 << 10)\n#define RG_ADDA6_CH1_SEL_SFT\t\t\t\t8\n#define RG_ADDA6_CH1_SEL_MASK\t\t\t\t0x3\n#define RG_ADDA6_CH1_SEL_MASK_SFT\t\t\t(0x3 << 8)\n#define RG_ADDA_EN_SEL_SFT\t\t\t\t4\n#define RG_ADDA_EN_SEL_MASK\t\t\t\t0x1\n#define RG_ADDA_EN_SEL_MASK_SFT\t\t\t\t(0x1 << 4)\n#define RG_ADDA_CH2_SEL_SFT\t\t\t\t2\n#define RG_ADDA_CH2_SEL_MASK\t\t\t\t0x3\n#define RG_ADDA_CH2_SEL_MASK_SFT\t\t\t(0x3 << 2)\n#define RG_ADDA_CH1_SEL_SFT\t\t\t\t0\n#define RG_ADDA_CH1_SEL_MASK\t\t\t\t0x3\n#define RG_ADDA_CH1_SEL_MASK_SFT\t\t\t(0x3 << 0)\n\n \n#define RG_UP8X_SYNC_WORD_SFT\t\t\t\t0\n#define RG_UP8X_SYNC_WORD_MASK\t\t\t\t0xffff\n#define RG_UP8X_SYNC_WORD_MASK_SFT\t\t\t(0xffff << 0)\n\n \n#define  RG_NCP_CK1_VALID_CNT_SFT\t\t\t9\n#define  RG_NCP_CK1_VALID_CNT_MASK\t\t\t0x7f\n#define  RG_NCP_CK1_VALID_CNT_MASK_SFT\t\t\t(0x7f << 9)\n#define RG_NCP_ADITH_SFT\t\t\t\t8\n#define RG_NCP_ADITH_MASK\t\t\t\t0x1\n#define RG_NCP_ADITH_MASK_SFT\t\t\t\t(0x1 << 8)\n#define RG_NCP_DITHER_EN_SFT\t\t\t\t7\n#define RG_NCP_DITHER_EN_MASK\t\t\t\t0x1\n#define RG_NCP_DITHER_EN_MASK_SFT\t\t\t(0x1 << 7)\n#define RG_NCP_DITHER_FIXED_CK0_ACK1_2P_SFT\t\t4\n#define RG_NCP_DITHER_FIXED_CK0_ACK1_2P_MASK\t\t0x7\n#define RG_NCP_DITHER_FIXED_CK0_ACK1_2P_MASK_SFT\t(0x7 << 4)\n#define RG_NCP_DITHER_FIXED_CK0_ACK2_2P_SFT\t\t1\n#define RG_NCP_DITHER_FIXED_CK0_ACK2_2P_MASK\t\t0x7\n#define RG_NCP_DITHER_FIXED_CK0_ACK2_2P_MASK_SFT\t(0x7 << 1)\n#define RG_NCP_ON_SFT\t\t\t\t\t0\n#define RG_NCP_ON_MASK\t\t\t\t\t0x1\n#define RG_NCP_ON_MASK_SFT\t\t\t\t(0x1 << 0)\n\n \n#define RG_XY_VAL_CFG_EN_SFT\t\t\t\t15\n#define RG_XY_VAL_CFG_EN_MASK\t\t\t\t0x1\n#define RG_XY_VAL_CFG_EN_MASK_SFT\t\t\t(0x1 << 15)\n#define RG_X_VAL_CFG_SFT\t\t\t\t8\n#define RG_X_VAL_CFG_MASK\t\t\t\t0x7f\n#define RG_X_VAL_CFG_MASK_SFT\t\t\t\t(0x7f << 8)\n#define RG_Y_VAL_CFG_SFT\t\t\t\t0\n#define RG_Y_VAL_CFG_MASK\t\t\t\t0x7f\n#define RG_Y_VAL_CFG_MASK_SFT\t\t\t\t(0x7f << 0)\n\n \n#define RG_NCP_NONCLK_SET_SFT\t\t\t\t1\n#define RG_NCP_NONCLK_SET_MASK\t\t\t\t0x1\n#define RG_NCP_NONCLK_SET_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_NCP_PDDIS_EN_SFT\t\t\t\t0\n#define RG_NCP_PDDIS_EN_MASK\t\t\t\t0x1\n#define RG_NCP_PDDIS_EN_MASK_SFT\t\t\t(0x1 << 0)\n\n \n#define RG_AUDPREAMPLON_SFT\t\t\t\t0\n#define RG_AUDPREAMPLON_MASK\t\t\t\t0x1\n#define RG_AUDPREAMPLON_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDPREAMPLDCCEN_SFT\t\t\t\t1\n#define RG_AUDPREAMPLDCCEN_MASK\t\t\t\t0x1\n#define RG_AUDPREAMPLDCCEN_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_AUDPREAMPLDCPRECHARGE_SFT\t\t\t2\n#define RG_AUDPREAMPLDCPRECHARGE_MASK\t\t\t0x1\n#define RG_AUDPREAMPLDCPRECHARGE_MASK_SFT\t\t(0x1 << 2)\n#define RG_AUDPREAMPLPGATEST_SFT\t\t\t3\n#define RG_AUDPREAMPLPGATEST_MASK\t\t\t0x1\n#define RG_AUDPREAMPLPGATEST_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_AUDPREAMPLVSCALE_SFT\t\t\t\t4\n#define RG_AUDPREAMPLVSCALE_MASK\t\t\t0x3\n#define RG_AUDPREAMPLVSCALE_MASK_SFT\t\t\t(0x3 << 4)\n#define RG_AUDPREAMPLINPUTSEL_SFT\t\t\t6\n#define RG_AUDPREAMPLINPUTSEL_MASK\t\t\t0x3\n#define RG_AUDPREAMPLINPUTSEL_MASK_SFT\t\t\t(0x3 << 6)\n#define RG_AUDPREAMPLGAIN_SFT\t\t\t\t8\n#define RG_AUDPREAMPLGAIN_MASK\t\t\t\t0x7\n#define RG_AUDPREAMPLGAIN_MASK_SFT\t\t\t(0x7 << 8)\n#define RG_BULKL_VCM_EN_SFT\t\t\t\t11\n#define RG_BULKL_VCM_EN_MASK\t\t\t\t0x1\n#define RG_BULKL_VCM_EN_MASK_SFT\t\t\t(0x1 << 11)\n#define RG_AUDADCLPWRUP_SFT\t\t\t\t12\n#define RG_AUDADCLPWRUP_MASK\t\t\t\t0x1\n#define RG_AUDADCLPWRUP_MASK_SFT\t\t\t(0x1 << 12)\n#define RG_AUDADCLINPUTSEL_SFT\t\t\t\t13\n#define RG_AUDADCLINPUTSEL_MASK\t\t\t\t0x3\n#define RG_AUDADCLINPUTSEL_MASK_SFT\t\t\t(0x3 << 13)\n\n \n#define RG_AUDPREAMPRON_SFT\t\t\t\t0\n#define RG_AUDPREAMPRON_MASK\t\t\t\t0x1\n#define RG_AUDPREAMPRON_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDPREAMPRDCCEN_SFT\t\t\t\t1\n#define RG_AUDPREAMPRDCCEN_MASK\t\t\t\t0x1\n#define RG_AUDPREAMPRDCCEN_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_AUDPREAMPRDCPRECHARGE_SFT\t\t\t2\n#define RG_AUDPREAMPRDCPRECHARGE_MASK\t\t\t0x1\n#define RG_AUDPREAMPRDCPRECHARGE_MASK_SFT\t\t(0x1 << 2)\n#define RG_AUDPREAMPRPGATEST_SFT\t\t\t3\n#define RG_AUDPREAMPRPGATEST_MASK\t\t\t0x1\n#define RG_AUDPREAMPRPGATEST_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_AUDPREAMPRVSCALE_SFT\t\t\t\t4\n#define RG_AUDPREAMPRVSCALE_MASK\t\t\t0x3\n#define RG_AUDPREAMPRVSCALE_MASK_SFT\t\t\t(0x3 << 4)\n#define RG_AUDPREAMPRINPUTSEL_SFT\t\t\t6\n#define RG_AUDPREAMPRINPUTSEL_MASK\t\t\t0x3\n#define RG_AUDPREAMPRINPUTSEL_MASK_SFT\t\t\t(0x3 << 6)\n#define RG_AUDPREAMPRGAIN_SFT\t\t\t\t8\n#define RG_AUDPREAMPRGAIN_MASK\t\t\t\t0x7\n#define RG_AUDPREAMPRGAIN_MASK_SFT\t\t\t(0x7 << 8)\n#define RG_BULKR_VCM_EN_SFT\t\t\t\t11\n#define RG_BULKR_VCM_EN_MASK\t\t\t\t0x1\n#define RG_BULKR_VCM_EN_MASK_SFT\t\t\t(0x1 << 11)\n#define RG_AUDADCRPWRUP_SFT\t\t\t\t12\n#define RG_AUDADCRPWRUP_MASK\t\t\t\t0x1\n#define RG_AUDADCRPWRUP_MASK_SFT\t\t\t(0x1 << 12)\n#define RG_AUDADCRINPUTSEL_SFT\t\t\t\t13\n#define RG_AUDADCRINPUTSEL_MASK\t\t\t\t0x3\n#define RG_AUDADCRINPUTSEL_MASK_SFT\t\t\t(0x3 << 13)\n\n \n#define RG_AUDPREAMP3ON_SFT\t\t\t\t0\n#define RG_AUDPREAMP3ON_MASK\t\t\t\t0x1\n#define RG_AUDPREAMP3ON_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDPREAMP3DCCEN_SFT\t\t\t\t1\n#define RG_AUDPREAMP3DCCEN_MASK\t\t\t\t0x1\n#define RG_AUDPREAMP3DCCEN_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_AUDPREAMP3DCPRECHARGE_SFT\t\t\t2\n#define RG_AUDPREAMP3DCPRECHARGE_MASK\t\t\t0x1\n#define RG_AUDPREAMP3DCPRECHARGE_MASK_SFT\t\t(0x1 << 2)\n#define RG_AUDPREAMP3PGATEST_SFT\t\t\t3\n#define RG_AUDPREAMP3PGATEST_MASK\t\t\t0x1\n#define RG_AUDPREAMP3PGATEST_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_AUDPREAMP3VSCALE_SFT\t\t\t\t4\n#define RG_AUDPREAMP3VSCALE_MASK\t\t\t0x3\n#define RG_AUDPREAMP3VSCALE_MASK_SFT\t\t\t(0x3 << 4)\n#define RG_AUDPREAMP3INPUTSEL_SFT\t\t\t6\n#define RG_AUDPREAMP3INPUTSEL_MASK\t\t\t0x3\n#define RG_AUDPREAMP3INPUTSEL_MASK_SFT\t\t\t(0x3 << 6)\n#define RG_AUDPREAMP3GAIN_SFT\t\t\t\t8\n#define RG_AUDPREAMP3GAIN_MASK\t\t\t\t0x7\n#define RG_AUDPREAMP3GAIN_MASK_SFT\t\t\t(0x7 << 8)\n#define RG_BULK3_VCM_EN_SFT\t\t\t\t11\n#define RG_BULK3_VCM_EN_MASK\t\t\t\t0x1\n#define RG_BULK3_VCM_EN_MASK_SFT\t\t\t(0x1 << 11)\n#define RG_AUDADC3PWRUP_SFT\t\t\t\t12\n#define RG_AUDADC3PWRUP_MASK\t\t\t\t0x1\n#define RG_AUDADC3PWRUP_MASK_SFT\t\t\t(0x1 << 12)\n#define RG_AUDADC3INPUTSEL_SFT\t\t\t\t13\n#define RG_AUDADC3INPUTSEL_MASK\t\t\t\t0x3\n#define RG_AUDADC3INPUTSEL_MASK_SFT\t\t\t(0x3 << 13)\n\n \n#define RG_AUDULHALFBIAS_SFT\t\t\t\t0\n#define RG_AUDULHALFBIAS_MASK\t\t\t\t0x1\n#define RG_AUDULHALFBIAS_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDGLBVOWLPWEN_SFT\t\t\t\t1\n#define RG_AUDGLBVOWLPWEN_MASK\t\t\t\t0x1\n#define RG_AUDGLBVOWLPWEN_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_AUDPREAMPLPEN_SFT\t\t\t\t2\n#define RG_AUDPREAMPLPEN_MASK\t\t\t\t0x1\n#define RG_AUDPREAMPLPEN_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUDADC1STSTAGELPEN_SFT\t\t\t3\n#define RG_AUDADC1STSTAGELPEN_MASK\t\t\t0x1\n#define RG_AUDADC1STSTAGELPEN_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_AUDADC2NDSTAGELPEN_SFT\t\t\t4\n#define RG_AUDADC2NDSTAGELPEN_MASK\t\t\t0x1\n#define RG_AUDADC2NDSTAGELPEN_MASK_SFT\t\t\t(0x1 << 4)\n#define RG_AUDADCFLASHLPEN_SFT\t\t\t\t5\n#define RG_AUDADCFLASHLPEN_MASK\t\t\t\t0x1\n#define RG_AUDADCFLASHLPEN_MASK_SFT\t\t\t(0x1 << 5)\n#define RG_AUDPREAMPIDDTEST_SFT\t\t\t\t6\n#define RG_AUDPREAMPIDDTEST_MASK\t\t\t0x3\n#define RG_AUDPREAMPIDDTEST_MASK_SFT\t\t\t(0x3 << 6)\n#define RG_AUDADC1STSTAGEIDDTEST_SFT\t\t\t8\n#define RG_AUDADC1STSTAGEIDDTEST_MASK\t\t\t0x3\n#define RG_AUDADC1STSTAGEIDDTEST_MASK_SFT\t\t(0x3 << 8)\n#define RG_AUDADC2NDSTAGEIDDTEST_SFT\t\t\t10\n#define RG_AUDADC2NDSTAGEIDDTEST_MASK\t\t\t0x3\n#define RG_AUDADC2NDSTAGEIDDTEST_MASK_SFT\t\t(0x3 << 10)\n#define RG_AUDADCREFBUFIDDTEST_SFT\t\t\t12\n#define RG_AUDADCREFBUFIDDTEST_MASK\t\t\t0x3\n#define RG_AUDADCREFBUFIDDTEST_MASK_SFT\t\t\t(0x3 << 12)\n#define RG_AUDADCFLASHIDDTEST_SFT\t\t\t14\n#define RG_AUDADCFLASHIDDTEST_MASK\t\t\t0x3\n#define RG_AUDADCFLASHIDDTEST_MASK_SFT\t\t\t(0x3 << 14)\n\n \n#define RG_AUDRULHALFBIAS_SFT\t\t\t\t0\n#define RG_AUDRULHALFBIAS_MASK\t\t\t\t0x1\n#define RG_AUDRULHALFBIAS_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDGLBRVOWLPWEN_SFT\t\t\t\t1\n#define RG_AUDGLBRVOWLPWEN_MASK\t\t\t\t0x1\n#define RG_AUDGLBRVOWLPWEN_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_AUDRPREAMPLPEN_SFT\t\t\t\t2\n#define RG_AUDRPREAMPLPEN_MASK\t\t\t\t0x1\n#define RG_AUDRPREAMPLPEN_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUDRADC1STSTAGELPEN_SFT\t\t\t3\n#define RG_AUDRADC1STSTAGELPEN_MASK\t\t\t0x1\n#define RG_AUDRADC1STSTAGELPEN_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_AUDRADC2NDSTAGELPEN_SFT\t\t\t4\n#define RG_AUDRADC2NDSTAGELPEN_MASK\t\t\t0x1\n#define RG_AUDRADC2NDSTAGELPEN_MASK_SFT\t\t\t(0x1 << 4)\n#define RG_AUDRADCFLASHLPEN_SFT\t\t\t\t5\n#define RG_AUDRADCFLASHLPEN_MASK\t\t\t0x1\n#define RG_AUDRADCFLASHLPEN_MASK_SFT\t\t\t(0x1 << 5)\n#define RG_AUDRPREAMPIDDTEST_SFT\t\t\t6\n#define RG_AUDRPREAMPIDDTEST_MASK\t\t\t0x3\n#define RG_AUDRPREAMPIDDTEST_MASK_SFT\t\t\t(0x3 << 6)\n#define RG_AUDRADC1STSTAGEIDDTEST_SFT\t\t\t8\n#define RG_AUDRADC1STSTAGEIDDTEST_MASK\t\t\t0x3\n#define RG_AUDRADC1STSTAGEIDDTEST_MASK_SFT\t\t(0x3 << 8)\n#define RG_AUDRADC2NDSTAGEIDDTEST_SFT\t\t\t10\n#define RG_AUDRADC2NDSTAGEIDDTEST_MASK\t\t\t0x3\n#define RG_AUDRADC2NDSTAGEIDDTEST_MASK_SFT\t\t(0x3 << 10)\n#define RG_AUDRADCREFBUFIDDTEST_SFT\t\t\t12\n#define RG_AUDRADCREFBUFIDDTEST_MASK\t\t\t0x3\n#define RG_AUDRADCREFBUFIDDTEST_MASK_SFT\t\t(0x3 << 12)\n#define RG_AUDRADCFLASHIDDTEST_SFT\t\t\t14\n#define RG_AUDRADCFLASHIDDTEST_MASK\t\t\t0x3\n#define RG_AUDRADCFLASHIDDTEST_MASK_SFT\t\t\t(0x3 << 14)\n\n \n#define RG_AUDADCCLKRSTB_SFT\t\t\t\t0\n#define RG_AUDADCCLKRSTB_MASK\t\t\t\t0x1\n#define RG_AUDADCCLKRSTB_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDADCCLKSEL_SFT\t\t\t\t1\n#define RG_AUDADCCLKSEL_MASK\t\t\t\t0x3\n#define RG_AUDADCCLKSEL_MASK_SFT\t\t\t(0x3 << 1)\n#define RG_AUDADCCLKSOURCE_SFT\t\t\t\t3\n#define RG_AUDADCCLKSOURCE_MASK\t\t\t\t0x3\n#define RG_AUDADCCLKSOURCE_MASK_SFT\t\t\t(0x3 << 3)\n#define RG_AUDADCCLKGENMODE_SFT\t\t\t\t5\n#define RG_AUDADCCLKGENMODE_MASK\t\t\t0x3\n#define RG_AUDADCCLKGENMODE_MASK_SFT\t\t\t(0x3 << 5)\n#define RG_AUDPREAMP_ACCFS_SFT\t\t\t\t7\n#define RG_AUDPREAMP_ACCFS_MASK\t\t\t\t0x1\n#define RG_AUDPREAMP_ACCFS_MASK_SFT\t\t\t(0x1 << 7)\n#define RG_AUDPREAMPAAFEN_SFT\t\t\t\t8\n#define RG_AUDPREAMPAAFEN_MASK\t\t\t\t0x1\n#define RG_AUDPREAMPAAFEN_MASK_SFT\t\t\t(0x1 << 8)\n#define RG_DCCVCMBUFLPMODSEL_SFT\t\t\t9\n#define RG_DCCVCMBUFLPMODSEL_MASK\t\t\t0x1\n#define RG_DCCVCMBUFLPMODSEL_MASK_SFT\t\t\t(0x1 << 9)\n#define RG_DCCVCMBUFLPSWEN_SFT\t\t\t\t10\n#define RG_DCCVCMBUFLPSWEN_MASK\t\t\t\t0x1\n#define RG_DCCVCMBUFLPSWEN_MASK_SFT\t\t\t(0x1 << 10)\n#define RG_AUDSPAREPGA_SFT\t\t\t\t11\n#define RG_AUDSPAREPGA_MASK\t\t\t\t0x1f\n#define RG_AUDSPAREPGA_MASK_SFT\t\t\t\t(0x1f << 11)\n\n \n#define RG_AUDADC1STSTAGESDENB_SFT\t\t\t0\n#define RG_AUDADC1STSTAGESDENB_MASK\t\t\t0x1\n#define RG_AUDADC1STSTAGESDENB_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDADC2NDSTAGERESET_SFT\t\t\t1\n#define RG_AUDADC2NDSTAGERESET_MASK\t\t\t0x1\n#define RG_AUDADC2NDSTAGERESET_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_AUDADC3RDSTAGERESET_SFT\t\t\t2\n#define RG_AUDADC3RDSTAGERESET_MASK\t\t\t0x1\n#define RG_AUDADC3RDSTAGERESET_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUDADCFSRESET_SFT\t\t\t\t3\n#define RG_AUDADCFSRESET_MASK\t\t\t\t0x1\n#define RG_AUDADCFSRESET_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_AUDADCWIDECM_SFT\t\t\t\t4\n#define RG_AUDADCWIDECM_MASK\t\t\t\t0x1\n#define RG_AUDADCWIDECM_MASK_SFT\t\t\t(0x1 << 4)\n#define RG_AUDADCNOPATEST_SFT\t\t\t\t5\n#define RG_AUDADCNOPATEST_MASK\t\t\t\t0x1\n#define RG_AUDADCNOPATEST_MASK_SFT\t\t\t(0x1 << 5)\n#define RG_AUDADCBYPASS_SFT\t\t\t\t6\n#define RG_AUDADCBYPASS_MASK\t\t\t\t0x1\n#define RG_AUDADCBYPASS_MASK_SFT\t\t\t(0x1 << 6)\n#define RG_AUDADCFFBYPASS_SFT\t\t\t\t7\n#define RG_AUDADCFFBYPASS_MASK\t\t\t\t0x1\n#define RG_AUDADCFFBYPASS_MASK_SFT\t\t\t(0x1 << 7)\n#define RG_AUDADCDACFBCURRENT_SFT\t\t\t8\n#define RG_AUDADCDACFBCURRENT_MASK\t\t\t0x1\n#define RG_AUDADCDACFBCURRENT_MASK_SFT\t\t\t(0x1 << 8)\n#define RG_AUDADCDACIDDTEST_SFT\t\t\t\t9\n#define RG_AUDADCDACIDDTEST_MASK\t\t\t0x3\n#define RG_AUDADCDACIDDTEST_MASK_SFT\t\t\t(0x3 << 9)\n#define RG_AUDADCDACNRZ_SFT\t\t\t\t11\n#define RG_AUDADCDACNRZ_MASK\t\t\t\t0x1\n#define RG_AUDADCDACNRZ_MASK_SFT\t\t\t(0x1 << 11)\n#define RG_AUDADCNODEM_SFT\t\t\t\t12\n#define RG_AUDADCNODEM_MASK\t\t\t\t0x1\n#define RG_AUDADCNODEM_MASK_SFT\t\t\t\t(0x1 << 12)\n#define RG_AUDADCDACTEST_SFT\t\t\t\t13\n#define RG_AUDADCDACTEST_MASK\t\t\t\t0x1\n#define RG_AUDADCDACTEST_MASK_SFT\t\t\t(0x1 << 13)\n#define RG_AUDADCDAC0P25FS_SFT\t\t\t\t14\n#define RG_AUDADCDAC0P25FS_MASK\t\t\t\t0x1\n#define RG_AUDADCDAC0P25FS_MASK_SFT\t\t\t(0x1 << 14)\n#define RG_AUDADCRDAC0P25FS_SFT\t\t\t\t15\n#define RG_AUDADCRDAC0P25FS_MASK\t\t\t0x1\n#define RG_AUDADCRDAC0P25FS_MASK_SFT\t\t\t(0x1 << 15)\n\n \n#define RG_AUDADCTESTDATA_SFT\t\t\t\t0\n#define RG_AUDADCTESTDATA_MASK\t\t\t\t0xffff\n#define RG_AUDADCTESTDATA_MASK_SFT\t\t\t(0xffff << 0)\n\n \n#define RG_AUDRCTUNEL_SFT\t\t\t\t0\n#define RG_AUDRCTUNEL_MASK\t\t\t\t0x1f\n#define RG_AUDRCTUNEL_MASK_SFT\t\t\t\t(0x1f << 0)\n#define RG_AUDRCTUNELSEL_SFT\t\t\t\t5\n#define RG_AUDRCTUNELSEL_MASK\t\t\t\t0x1\n#define RG_AUDRCTUNELSEL_MASK_SFT\t\t\t(0x1 << 5)\n#define RG_AUDRCTUNER_SFT\t\t\t\t8\n#define RG_AUDRCTUNER_MASK\t\t\t\t0x1f\n#define RG_AUDRCTUNER_MASK_SFT\t\t\t\t(0x1f << 8)\n#define RG_AUDRCTUNERSEL_SFT\t\t\t\t13\n#define RG_AUDRCTUNERSEL_MASK\t\t\t\t0x1\n#define RG_AUDRCTUNERSEL_MASK_SFT\t\t\t(0x1 << 13)\n\n \n#define RG_AUD3CTUNEL_SFT\t\t\t\t0\n#define RG_AUD3CTUNEL_MASK\t\t\t\t0x1f\n#define RG_AUD3CTUNEL_MASK_SFT\t\t\t\t(0x1f << 0)\n#define RG_AUD3CTUNELSEL_SFT\t\t\t\t5\n#define RG_AUD3CTUNELSEL_MASK\t\t\t\t0x1\n#define RG_AUD3CTUNELSEL_MASK_SFT\t\t\t(0x1 << 5)\n#define RGS_AUDRCTUNE3READ_SFT\t\t\t\t6\n#define RGS_AUDRCTUNE3READ_MASK\t\t\t\t0x1f\n#define RGS_AUDRCTUNE3READ_MASK_SFT\t\t\t(0x1f << 6)\n#define RG_AUD3SPARE_SFT\t\t\t\t11\n#define RG_AUD3SPARE_MASK\t\t\t\t0x1f\n#define RG_AUD3SPARE_MASK_SFT\t\t\t\t(0x1f << 11)\n\n \n#define RGS_AUDRCTUNELREAD_SFT\t\t\t\t0\n#define RGS_AUDRCTUNELREAD_MASK\t\t\t\t0x1f\n#define RGS_AUDRCTUNELREAD_MASK_SFT\t\t\t(0x1f << 0)\n#define RGS_AUDRCTUNERREAD_SFT\t\t\t\t8\n#define RGS_AUDRCTUNERREAD_MASK\t\t\t\t0x1f\n#define RGS_AUDRCTUNERREAD_MASK_SFT\t\t\t(0x1f << 8)\n\n \n#define RG_AUDSPAREVA30_SFT\t\t\t\t0\n#define RG_AUDSPAREVA30_MASK\t\t\t\t0xff\n#define RG_AUDSPAREVA30_MASK_SFT\t\t\t(0xff << 0)\n#define RG_AUDSPAREVA18_SFT\t\t\t\t8\n#define RG_AUDSPAREVA18_MASK\t\t\t\t0xff\n#define RG_AUDSPAREVA18_MASK_SFT\t\t\t(0xff << 8)\n\n \n#define RG_AUDPGA_DECAP_SFT\t\t\t\t0\n#define RG_AUDPGA_DECAP_MASK\t\t\t\t0x1\n#define RG_AUDPGA_DECAP_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDPGA_CAPRA_SFT\t\t\t\t1\n#define RG_AUDPGA_CAPRA_MASK\t\t\t\t0x1\n#define RG_AUDPGA_CAPRA_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_AUDPGA_ACCCMP_SFT\t\t\t\t2\n#define RG_AUDPGA_ACCCMP_MASK\t\t\t\t0x1\n#define RG_AUDPGA_ACCCMP_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUDENC_SPARE2_SFT\t\t\t\t3\n#define RG_AUDENC_SPARE2_MASK\t\t\t\t0x1fff\n#define RG_AUDENC_SPARE2_MASK_SFT\t\t\t(0x1fff << 3)\n\n \n#define RG_AUDDIGMICEN_SFT\t\t\t\t0\n#define RG_AUDDIGMICEN_MASK\t\t\t\t0x1\n#define RG_AUDDIGMICEN_MASK_SFT\t\t\t\t(0x1 << 0)\n#define RG_AUDDIGMICBIAS_SFT\t\t\t\t1\n#define RG_AUDDIGMICBIAS_MASK\t\t\t\t0x3\n#define RG_AUDDIGMICBIAS_MASK_SFT\t\t\t(0x3 << 1)\n#define RG_DMICHPCLKEN_SFT\t\t\t\t3\n#define RG_DMICHPCLKEN_MASK\t\t\t\t0x1\n#define RG_DMICHPCLKEN_MASK_SFT\t\t\t\t(0x1 << 3)\n#define RG_AUDDIGMICPDUTY_SFT\t\t\t\t4\n#define RG_AUDDIGMICPDUTY_MASK\t\t\t\t0x3\n#define RG_AUDDIGMICPDUTY_MASK_SFT\t\t\t(0x3 << 4)\n#define RG_AUDDIGMICNDUTY_SFT\t\t\t\t6\n#define RG_AUDDIGMICNDUTY_MASK\t\t\t\t0x3\n#define RG_AUDDIGMICNDUTY_MASK_SFT\t\t\t(0x3 << 6)\n#define RG_DMICMONEN_SFT\t\t\t\t8\n#define RG_DMICMONEN_MASK\t\t\t\t0x1\n#define RG_DMICMONEN_MASK_SFT\t\t\t\t(0x1 << 8)\n#define RG_DMICMONSEL_SFT\t\t\t\t9\n#define RG_DMICMONSEL_MASK\t\t\t\t0x7\n#define RG_DMICMONSEL_MASK_SFT\t\t\t\t(0x7 << 9)\n\n \n#define RG_AUDDIGMIC1EN_SFT\t\t\t\t0\n#define RG_AUDDIGMIC1EN_MASK\t\t\t\t0x1\n#define RG_AUDDIGMIC1EN_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDDIGMICBIAS1_SFT\t\t\t\t1\n#define RG_AUDDIGMICBIAS1_MASK\t\t\t\t0x3\n#define RG_AUDDIGMICBIAS1_MASK_SFT\t\t\t(0x3 << 1)\n#define RG_DMIC1HPCLKEN_SFT\t\t\t\t3\n#define RG_DMIC1HPCLKEN_MASK\t\t\t\t0x1\n#define RG_DMIC1HPCLKEN_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_AUDDIGMIC1PDUTY_SFT\t\t\t\t4\n#define RG_AUDDIGMIC1PDUTY_MASK\t\t\t\t0x3\n#define RG_AUDDIGMIC1PDUTY_MASK_SFT\t\t\t(0x3 << 4)\n#define RG_AUDDIGMIC1NDUTY_SFT\t\t\t\t6\n#define RG_AUDDIGMIC1NDUTY_MASK\t\t\t\t0x3\n#define RG_AUDDIGMIC1NDUTY_MASK_SFT\t\t\t(0x3 << 6)\n#define RG_DMIC1MONEN_SFT\t\t\t\t8\n#define RG_DMIC1MONEN_MASK\t\t\t\t0x1\n#define RG_DMIC1MONEN_MASK_SFT\t\t\t\t(0x1 << 8)\n#define RG_DMIC1MONSEL_SFT\t\t\t\t9\n#define RG_DMIC1MONSEL_MASK\t\t\t\t0x7\n#define RG_DMIC1MONSEL_MASK_SFT\t\t\t\t(0x7 << 9)\n#define RG_AUDSPAREVMIC_SFT\t\t\t\t12\n#define RG_AUDSPAREVMIC_MASK\t\t\t\t0xf\n#define RG_AUDSPAREVMIC_MASK_SFT\t\t\t(0xf << 12)\n\n \n#define RG_AUDPWDBMICBIAS0_SFT\t\t\t\t0\n#define RG_AUDPWDBMICBIAS0_MASK\t\t\t\t0x1\n#define RG_AUDPWDBMICBIAS0_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDMICBIAS0BYPASSEN_SFT\t\t\t1\n#define RG_AUDMICBIAS0BYPASSEN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS0BYPASSEN_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_AUDMICBIAS0LOWPEN_SFT\t\t\t2\n#define RG_AUDMICBIAS0LOWPEN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS0LOWPEN_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUDPWDBMICBIAS3_SFT\t\t\t\t3\n#define RG_AUDPWDBMICBIAS3_MASK\t\t\t\t0x1\n#define RG_AUDPWDBMICBIAS3_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_AUDMICBIAS0VREF_SFT\t\t\t\t4\n#define RG_AUDMICBIAS0VREF_MASK\t\t\t\t0x7\n#define RG_AUDMICBIAS0VREF_MASK_SFT\t\t\t(0x7 << 4)\n#define RG_AUDMICBIAS0DCSW0P1EN_SFT\t\t\t8\n#define RG_AUDMICBIAS0DCSW0P1EN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS0DCSW0P1EN_MASK_SFT\t\t(0x1 << 8)\n#define RG_AUDMICBIAS0DCSW0P2EN_SFT\t\t\t9\n#define RG_AUDMICBIAS0DCSW0P2EN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS0DCSW0P2EN_MASK_SFT\t\t(0x1 << 9)\n#define RG_AUDMICBIAS0DCSW0NEN_SFT\t\t\t10\n#define RG_AUDMICBIAS0DCSW0NEN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS0DCSW0NEN_MASK_SFT\t\t\t(0x1 << 10)\n#define RG_AUDMICBIAS0DCSW2P1EN_SFT\t\t\t12\n#define RG_AUDMICBIAS0DCSW2P1EN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS0DCSW2P1EN_MASK_SFT\t\t(0x1 << 12)\n#define RG_AUDMICBIAS0DCSW2P2EN_SFT\t\t\t13\n#define RG_AUDMICBIAS0DCSW2P2EN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS0DCSW2P2EN_MASK_SFT\t\t(0x1 << 13)\n#define RG_AUDMICBIAS0DCSW2NEN_SFT\t\t\t14\n#define RG_AUDMICBIAS0DCSW2NEN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS0DCSW2NEN_MASK_SFT\t\t\t(0x1 << 14)\n\n \n#define RG_AUDPWDBMICBIAS1_SFT\t\t\t\t0\n#define RG_AUDPWDBMICBIAS1_MASK\t\t\t\t0x1\n#define RG_AUDPWDBMICBIAS1_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDMICBIAS1BYPASSEN_SFT\t\t\t1\n#define RG_AUDMICBIAS1BYPASSEN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS1BYPASSEN_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_AUDMICBIAS1LOWPEN_SFT\t\t\t2\n#define RG_AUDMICBIAS1LOWPEN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS1LOWPEN_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUDMICBIAS1VREF_SFT\t\t\t\t4\n#define RG_AUDMICBIAS1VREF_MASK\t\t\t\t0x7\n#define RG_AUDMICBIAS1VREF_MASK_SFT\t\t\t(0x7 << 4)\n#define RG_AUDMICBIAS1DCSW1PEN_SFT\t\t\t8\n#define RG_AUDMICBIAS1DCSW1PEN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS1DCSW1PEN_MASK_SFT\t\t\t(0x1 << 8)\n#define RG_AUDMICBIAS1DCSW1NEN_SFT\t\t\t9\n#define RG_AUDMICBIAS1DCSW1NEN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS1DCSW1NEN_MASK_SFT\t\t\t(0x1 << 9)\n#define RG_BANDGAPGEN_SFT\t\t\t\t10\n#define RG_BANDGAPGEN_MASK\t\t\t\t0x1\n#define RG_BANDGAPGEN_MASK_SFT\t\t\t\t(0x1 << 10)\n#define RG_AUDMICBIAS1HVEN_SFT\t\t\t\t12\n#define RG_AUDMICBIAS1HVEN_MASK\t\t\t\t0x1\n#define RG_AUDMICBIAS1HVEN_MASK_SFT\t\t\t(0x1 << 12)\n#define RG_AUDMICBIAS1HVVREF_SFT\t\t\t13\n#define RG_AUDMICBIAS1HVVREF_MASK\t\t\t0x1\n#define RG_AUDMICBIAS1HVVREF_MASK_SFT\t\t\t(0x1 << 13)\n\n \n#define RG_AUDPWDBMICBIAS2_SFT\t\t\t\t0\n#define RG_AUDPWDBMICBIAS2_MASK\t\t\t\t0x1\n#define RG_AUDPWDBMICBIAS2_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDMICBIAS2BYPASSEN_SFT\t\t\t1\n#define RG_AUDMICBIAS2BYPASSEN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS2BYPASSEN_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_AUDMICBIAS2LOWPEN_SFT\t\t\t2\n#define RG_AUDMICBIAS2LOWPEN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS2LOWPEN_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUDMICBIAS2VREF_SFT\t\t\t\t4\n#define RG_AUDMICBIAS2VREF_MASK\t\t\t\t0x7\n#define RG_AUDMICBIAS2VREF_MASK_SFT\t\t\t(0x7 << 4)\n#define RG_AUDMICBIAS2DCSW3P1EN_SFT\t\t\t8\n#define RG_AUDMICBIAS2DCSW3P1EN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS2DCSW3P1EN_MASK_SFT\t\t(0x1 << 8)\n#define RG_AUDMICBIAS2DCSW3P2EN_SFT\t\t\t9\n#define RG_AUDMICBIAS2DCSW3P2EN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS2DCSW3P2EN_MASK_SFT\t\t(0x1 << 9)\n#define RG_AUDMICBIAS2DCSW3NEN_SFT\t\t\t10\n#define RG_AUDMICBIAS2DCSW3NEN_MASK\t\t\t0x1\n#define RG_AUDMICBIAS2DCSW3NEN_MASK_SFT\t\t\t(0x1 << 10)\n#define RG_AUDMICBIASSPARE_SFT\t\t\t\t12\n#define RG_AUDMICBIASSPARE_MASK\t\t\t\t0xf\n#define RG_AUDMICBIASSPARE_MASK_SFT\t\t\t(0xf << 12)\n\n \n#define RG_AUDACCDETMICBIAS0PULLLOW_SFT\t\t\t0\n#define RG_AUDACCDETMICBIAS0PULLLOW_MASK\t\t0x1\n#define RG_AUDACCDETMICBIAS0PULLLOW_MASK_SFT\t\t(0x1 << 0)\n#define RG_AUDACCDETMICBIAS1PULLLOW_SFT\t\t\t1\n#define RG_AUDACCDETMICBIAS1PULLLOW_MASK\t\t0x1\n#define RG_AUDACCDETMICBIAS1PULLLOW_MASK_SFT\t\t(0x1 << 1)\n#define RG_AUDACCDETMICBIAS2PULLLOW_SFT\t\t\t2\n#define RG_AUDACCDETMICBIAS2PULLLOW_MASK\t\t0x1\n#define RG_AUDACCDETMICBIAS2PULLLOW_MASK_SFT\t\t(0x1 << 2)\n#define RG_AUDACCDETVIN1PULLLOW_SFT\t\t\t3\n#define RG_AUDACCDETVIN1PULLLOW_MASK\t\t\t0x1\n#define RG_AUDACCDETVIN1PULLLOW_MASK_SFT\t\t(0x1 << 3)\n#define RG_AUDACCDETVTHACAL_SFT\t\t\t\t4\n#define RG_AUDACCDETVTHACAL_MASK\t\t\t0x1\n#define RG_AUDACCDETVTHACAL_MASK_SFT\t\t\t(0x1 << 4)\n#define RG_AUDACCDETVTHBCAL_SFT\t\t\t\t5\n#define RG_AUDACCDETVTHBCAL_MASK\t\t\t0x1\n#define RG_AUDACCDETVTHBCAL_MASK_SFT\t\t\t(0x1 << 5)\n#define RG_AUDACCDETTVDET_SFT\t\t\t\t6\n#define RG_AUDACCDETTVDET_MASK\t\t\t\t0x1\n#define RG_AUDACCDETTVDET_MASK_SFT\t\t\t(0x1 << 6)\n#define RG_ACCDETSEL_SFT\t\t\t\t7\n#define RG_ACCDETSEL_MASK\t\t\t\t0x1\n#define RG_ACCDETSEL_MASK_SFT\t\t\t\t(0x1 << 7)\n#define RG_SWBUFMODSEL_SFT\t\t\t\t8\n#define RG_SWBUFMODSEL_MASK\t\t\t\t0x1\n#define RG_SWBUFMODSEL_MASK_SFT\t\t\t\t(0x1 << 8)\n#define RG_SWBUFSWEN_SFT\t\t\t\t9\n#define RG_SWBUFSWEN_MASK\t\t\t\t0x1\n#define RG_SWBUFSWEN_MASK_SFT\t\t\t\t(0x1 << 9)\n#define RG_EINT0NOHYS_SFT\t\t\t\t10\n#define RG_EINT0NOHYS_MASK\t\t\t\t0x1\n#define RG_EINT0NOHYS_MASK_SFT\t\t\t\t(0x1 << 10)\n#define RG_EINT0CONFIGACCDET_SFT\t\t\t11\n#define RG_EINT0CONFIGACCDET_MASK\t\t\t0x1\n#define RG_EINT0CONFIGACCDET_MASK_SFT\t\t\t(0x1 << 11)\n#define RG_EINT0HIRENB_SFT\t\t\t\t12\n#define RG_EINT0HIRENB_MASK\t\t\t\t0x1\n#define RG_EINT0HIRENB_MASK_SFT\t\t\t\t(0x1 << 12)\n#define RG_ACCDET2AUXRESBYPASS_SFT\t\t\t13\n#define RG_ACCDET2AUXRESBYPASS_MASK\t\t\t0x1\n#define RG_ACCDET2AUXRESBYPASS_MASK_SFT\t\t\t(0x1 << 13)\n#define RG_ACCDET2AUXSWEN_SFT\t\t\t\t14\n#define RG_ACCDET2AUXSWEN_MASK\t\t\t\t0x1\n#define RG_ACCDET2AUXSWEN_MASK_SFT\t\t\t(0x1 << 14)\n#define RG_AUDACCDETMICBIAS3PULLLOW_SFT\t\t\t15\n#define RG_AUDACCDETMICBIAS3PULLLOW_MASK\t\t0x1\n#define RG_AUDACCDETMICBIAS3PULLLOW_MASK_SFT\t\t(0x1 << 15)\n\n \n#define RG_EINT1CONFIGACCDET_SFT\t\t\t0\n#define RG_EINT1CONFIGACCDET_MASK\t\t\t0x1\n#define RG_EINT1CONFIGACCDET_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_EINT1HIRENB_SFT\t\t\t\t1\n#define RG_EINT1HIRENB_MASK\t\t\t\t0x1\n#define RG_EINT1HIRENB_MASK_SFT\t\t\t\t(0x1 << 1)\n#define RG_EINT1NOHYS_SFT\t\t\t\t2\n#define RG_EINT1NOHYS_MASK\t\t\t\t0x1\n#define RG_EINT1NOHYS_MASK_SFT\t\t\t\t(0x1 << 2)\n#define RG_EINTCOMPVTH_SFT\t\t\t\t4\n#define RG_EINTCOMPVTH_MASK\t\t\t\t0xf\n#define RG_EINTCOMPVTH_MASK_SFT\t\t\t\t(0xf << 4)\n#define RG_MTEST_EN_SFT\t\t\t\t\t8\n#define RG_MTEST_EN_MASK\t\t\t\t0x1\n#define RG_MTEST_EN_MASK_SFT\t\t\t\t(0x1 << 8)\n#define RG_MTEST_SEL_SFT\t\t\t\t9\n#define RG_MTEST_SEL_MASK\t\t\t\t0x1\n#define RG_MTEST_SEL_MASK_SFT\t\t\t\t(0x1 << 9)\n#define RG_MTEST_CURRENT_SFT\t\t\t\t10\n#define RG_MTEST_CURRENT_MASK\t\t\t\t0x1\n#define RG_MTEST_CURRENT_MASK_SFT\t\t\t(0x1 << 10)\n#define RG_ANALOGFDEN_SFT\t\t\t\t12\n#define RG_ANALOGFDEN_MASK\t\t\t\t0x1\n#define RG_ANALOGFDEN_MASK_SFT\t\t\t\t(0x1 << 12)\n#define RG_FDVIN1PPULLLOW_SFT\t\t\t\t13\n#define RG_FDVIN1PPULLLOW_MASK\t\t\t\t0x1\n#define RG_FDVIN1PPULLLOW_MASK_SFT\t\t\t(0x1 << 13)\n#define RG_FDEINT0TYPE_SFT\t\t\t\t14\n#define RG_FDEINT0TYPE_MASK\t\t\t\t0x1\n#define RG_FDEINT0TYPE_MASK_SFT\t\t\t\t(0x1 << 14)\n#define RG_FDEINT1TYPE_SFT\t\t\t\t15\n#define RG_FDEINT1TYPE_MASK\t\t\t\t0x1\n#define RG_FDEINT1TYPE_MASK_SFT\t\t\t\t(0x1 << 15)\n\n \n#define RG_EINT0CMPEN_SFT\t\t\t\t0\n#define RG_EINT0CMPEN_MASK\t\t\t\t0x1\n#define RG_EINT0CMPEN_MASK_SFT\t\t\t\t(0x1 << 0)\n#define RG_EINT0CMPMEN_SFT\t\t\t\t1\n#define RG_EINT0CMPMEN_MASK\t\t\t\t0x1\n#define RG_EINT0CMPMEN_MASK_SFT\t\t\t\t(0x1 << 1)\n#define RG_EINT0EN_SFT\t\t\t\t\t2\n#define RG_EINT0EN_MASK\t\t\t\t\t0x1\n#define RG_EINT0EN_MASK_SFT\t\t\t\t(0x1 << 2)\n#define RG_EINT0CEN_SFT\t\t\t\t\t3\n#define RG_EINT0CEN_MASK\t\t\t\t0x1\n#define RG_EINT0CEN_MASK_SFT\t\t\t\t(0x1 << 3)\n#define RG_EINT0INVEN_SFT\t\t\t\t4\n#define RG_EINT0INVEN_MASK\t\t\t\t0x1\n#define RG_EINT0INVEN_MASK_SFT\t\t\t\t(0x1 << 4)\n#define RG_EINT0CTURBO_SFT\t\t\t\t5\n#define RG_EINT0CTURBO_MASK\t\t\t\t0x7\n#define RG_EINT0CTURBO_MASK_SFT\t\t\t\t(0x7 << 5)\n#define RG_EINT1CMPEN_SFT\t\t\t\t8\n#define RG_EINT1CMPEN_MASK\t\t\t\t0x1\n#define RG_EINT1CMPEN_MASK_SFT\t\t\t\t(0x1 << 8)\n#define RG_EINT1CMPMEN_SFT\t\t\t\t9\n#define RG_EINT1CMPMEN_MASK\t\t\t\t0x1\n#define RG_EINT1CMPMEN_MASK_SFT\t\t\t\t(0x1 << 9)\n#define RG_EINT1EN_SFT\t\t\t\t\t10\n#define RG_EINT1EN_MASK\t\t\t\t\t0x1\n#define RG_EINT1EN_MASK_SFT\t\t\t\t(0x1 << 10)\n#define RG_EINT1CEN_SFT\t\t\t\t\t11\n#define RG_EINT1CEN_MASK\t\t\t\t0x1\n#define RG_EINT1CEN_MASK_SFT\t\t\t\t(0x1 << 11)\n#define RG_EINT1INVEN_SFT\t\t\t\t12\n#define RG_EINT1INVEN_MASK\t\t\t\t0x1\n#define RG_EINT1INVEN_MASK_SFT\t\t\t\t(0x1 << 12)\n#define RG_EINT1CTURBO_SFT\t\t\t\t13\n#define RG_EINT1CTURBO_MASK\t\t\t\t0x7\n#define RG_EINT1CTURBO_MASK_SFT\t\t\t\t(0x7 << 13)\n\n \n#define RG_ACCDETSPARE_SFT\t\t\t\t0\n#define RG_ACCDETSPARE_MASK\t\t\t\t0xffff\n#define RG_ACCDETSPARE_MASK_SFT\t\t\t\t(0xffff << 0)\n\n \n#define RG_AUDENCSPAREVA30_SFT\t\t\t\t0\n#define RG_AUDENCSPAREVA30_MASK\t\t\t\t0xff\n#define RG_AUDENCSPAREVA30_MASK_SFT\t\t\t(0xff << 0)\n#define RG_AUDENCSPAREVA18_SFT\t\t\t\t8\n#define RG_AUDENCSPAREVA18_MASK\t\t\t\t0xff\n#define RG_AUDENCSPAREVA18_MASK_SFT\t\t\t(0xff << 8)\n\n \n#define RG_CLKSQ_EN_SFT\t\t\t\t\t0\n#define RG_CLKSQ_EN_MASK\t\t\t\t0x1\n#define RG_CLKSQ_EN_MASK_SFT\t\t\t\t(0x1 << 0)\n#define RG_CLKSQ_IN_SEL_TEST_SFT\t\t\t1\n#define RG_CLKSQ_IN_SEL_TEST_MASK\t\t\t0x1\n#define RG_CLKSQ_IN_SEL_TEST_MASK_SFT\t\t\t(0x1 << 1)\n#define RG_CM_REFGENSEL_SFT\t\t\t\t2\n#define RG_CM_REFGENSEL_MASK\t\t\t\t0x1\n#define RG_CM_REFGENSEL_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUDIO_VOW_EN_SFT\t\t\t\t3\n#define RG_AUDIO_VOW_EN_MASK\t\t\t\t0x1\n#define RG_AUDIO_VOW_EN_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_CLKSQ_EN_VOW_SFT\t\t\t\t4\n#define RG_CLKSQ_EN_VOW_MASK\t\t\t\t0x1\n#define RG_CLKSQ_EN_VOW_MASK_SFT\t\t\t(0x1 << 4)\n#define RG_CLKAND_EN_VOW_SFT\t\t\t\t5\n#define RG_CLKAND_EN_VOW_MASK\t\t\t\t0x1\n#define RG_CLKAND_EN_VOW_MASK_SFT\t\t\t(0x1 << 5)\n#define RG_VOWCLK_SEL_EN_VOW_SFT\t\t\t6\n#define RG_VOWCLK_SEL_EN_VOW_MASK\t\t\t0x1\n#define RG_VOWCLK_SEL_EN_VOW_MASK_SFT\t\t\t(0x1 << 6)\n#define RG_SPARE_VOW_SFT\t\t\t\t7\n#define RG_SPARE_VOW_MASK\t\t\t\t0x7\n#define RG_SPARE_VOW_MASK_SFT\t\t\t\t(0x7 << 7)\n\n \n#define RG_AUDDACLPWRUP_VAUDP32_SFT\t\t\t0\n#define RG_AUDDACLPWRUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDDACLPWRUP_VAUDP32_MASK_SFT\t\t(0x1 << 0)\n#define RG_AUDDACRPWRUP_VAUDP32_SFT\t\t\t1\n#define RG_AUDDACRPWRUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDDACRPWRUP_VAUDP32_MASK_SFT\t\t(0x1 << 1)\n#define RG_AUD_DAC_PWR_UP_VA32_SFT\t\t\t2\n#define RG_AUD_DAC_PWR_UP_VA32_MASK\t\t\t0x1\n#define RG_AUD_DAC_PWR_UP_VA32_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUD_DAC_PWL_UP_VA32_SFT\t\t\t3\n#define RG_AUD_DAC_PWL_UP_VA32_MASK\t\t\t0x1\n#define RG_AUD_DAC_PWL_UP_VA32_MASK_SFT\t\t\t(0x1 << 3)\n#define RG_AUDHPLPWRUP_VAUDP32_SFT\t\t\t4\n#define RG_AUDHPLPWRUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHPLPWRUP_VAUDP32_MASK_SFT\t\t\t(0x1 << 4)\n#define RG_AUDHPRPWRUP_VAUDP32_SFT\t\t\t5\n#define RG_AUDHPRPWRUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHPRPWRUP_VAUDP32_MASK_SFT\t\t\t(0x1 << 5)\n#define RG_AUDHPLPWRUP_IBIAS_VAUDP32_SFT\t\t6\n#define RG_AUDHPLPWRUP_IBIAS_VAUDP32_MASK\t\t0x1\n#define RG_AUDHPLPWRUP_IBIAS_VAUDP32_MASK_SFT\t\t(0x1 << 6)\n#define RG_AUDHPRPWRUP_IBIAS_VAUDP32_SFT\t\t7\n#define RG_AUDHPRPWRUP_IBIAS_VAUDP32_MASK\t\t0x1\n#define RG_AUDHPRPWRUP_IBIAS_VAUDP32_MASK_SFT\t\t(0x1 << 7)\n#define RG_AUDHPLMUXINPUTSEL_VAUDP32_SFT\t\t8\n#define RG_AUDHPLMUXINPUTSEL_VAUDP32_MASK\t\t0x3\n#define RG_AUDHPLMUXINPUTSEL_VAUDP32_MASK_SFT\t\t(0x3 << 8)\n#define RG_AUDHPRMUXINPUTSEL_VAUDP32_SFT\t\t10\n#define RG_AUDHPRMUXINPUTSEL_VAUDP32_MASK\t\t0x3\n#define RG_AUDHPRMUXINPUTSEL_VAUDP32_MASK_SFT\t\t(0x3 << 10)\n#define RG_AUDHPLSCDISABLE_VAUDP32_SFT\t\t\t12\n#define RG_AUDHPLSCDISABLE_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHPLSCDISABLE_VAUDP32_MASK_SFT\t\t(0x1 << 12)\n#define RG_AUDHPRSCDISABLE_VAUDP32_SFT\t\t\t13\n#define RG_AUDHPRSCDISABLE_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHPRSCDISABLE_VAUDP32_MASK_SFT\t\t(0x1 << 13)\n#define RG_AUDHPLBSCCURRENT_VAUDP32_SFT\t\t\t14\n#define RG_AUDHPLBSCCURRENT_VAUDP32_MASK\t\t0x1\n#define RG_AUDHPLBSCCURRENT_VAUDP32_MASK_SFT\t\t(0x1 << 14)\n#define RG_AUDHPRBSCCURRENT_VAUDP32_SFT\t\t\t15\n#define RG_AUDHPRBSCCURRENT_VAUDP32_MASK\t\t0x1\n#define RG_AUDHPRBSCCURRENT_VAUDP32_MASK_SFT\t\t(0x1 << 15)\n\n \n#define RG_AUDHPLOUTPWRUP_VAUDP32_SFT\t\t\t0\n#define RG_AUDHPLOUTPWRUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHPLOUTPWRUP_VAUDP32_MASK_SFT\t\t(0x1 << 0)\n#define RG_AUDHPROUTPWRUP_VAUDP32_SFT\t\t\t1\n#define RG_AUDHPROUTPWRUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHPROUTPWRUP_VAUDP32_MASK_SFT\t\t(0x1 << 1)\n#define RG_AUDHPLOUTAUXPWRUP_VAUDP32_SFT\t\t2\n#define RG_AUDHPLOUTAUXPWRUP_VAUDP32_MASK\t\t0x1\n#define RG_AUDHPLOUTAUXPWRUP_VAUDP32_MASK_SFT\t\t(0x1 << 2)\n#define RG_AUDHPROUTAUXPWRUP_VAUDP32_SFT\t\t3\n#define RG_AUDHPROUTAUXPWRUP_VAUDP32_MASK\t\t0x1\n#define RG_AUDHPROUTAUXPWRUP_VAUDP32_MASK_SFT\t\t(0x1 << 3)\n#define RG_HPLAUXFBRSW_EN_VAUDP32_SFT\t\t\t4\n#define RG_HPLAUXFBRSW_EN_VAUDP32_MASK\t\t\t0x1\n#define RG_HPLAUXFBRSW_EN_VAUDP32_MASK_SFT\t\t(0x1 << 4)\n#define RG_HPRAUXFBRSW_EN_VAUDP32_SFT\t\t\t5\n#define RG_HPRAUXFBRSW_EN_VAUDP32_MASK\t\t\t0x1\n#define RG_HPRAUXFBRSW_EN_VAUDP32_MASK_SFT\t\t(0x1 << 5)\n#define RG_HPLSHORT2HPLAUX_EN_VAUDP32_SFT\t\t6\n#define RG_HPLSHORT2HPLAUX_EN_VAUDP32_MASK\t\t0x1\n#define RG_HPLSHORT2HPLAUX_EN_VAUDP32_MASK_SFT\t\t(0x1 << 6)\n#define RG_HPRSHORT2HPRAUX_EN_VAUDP32_SFT\t\t7\n#define RG_HPRSHORT2HPRAUX_EN_VAUDP32_MASK\t\t0x1\n#define RG_HPRSHORT2HPRAUX_EN_VAUDP32_MASK_SFT\t\t(0x1 << 7)\n#define RG_HPLOUTSTGCTRL_VAUDP32_SFT\t\t\t8\n#define RG_HPLOUTSTGCTRL_VAUDP32_MASK\t\t\t0x7\n#define RG_HPLOUTSTGCTRL_VAUDP32_MASK_SFT\t\t(0x7 << 8)\n#define RG_HPROUTSTGCTRL_VAUDP32_SFT\t\t\t12\n#define RG_HPROUTSTGCTRL_VAUDP32_MASK\t\t\t0x7\n#define RG_HPROUTSTGCTRL_VAUDP32_MASK_SFT\t\t(0x7 << 12)\n\n \n#define RG_HPLOUTPUTSTBENH_VAUDP32_SFT\t\t\t0\n#define RG_HPLOUTPUTSTBENH_VAUDP32_MASK\t\t\t0x7\n#define RG_HPLOUTPUTSTBENH_VAUDP32_MASK_SFT\t\t(0x7 << 0)\n#define RG_HPROUTPUTSTBENH_VAUDP32_SFT\t\t\t4\n#define RG_HPROUTPUTSTBENH_VAUDP32_MASK\t\t\t0x7\n#define RG_HPROUTPUTSTBENH_VAUDP32_MASK_SFT\t\t(0x7 << 4)\n#define RG_AUDHPSTARTUP_VAUDP32_SFT\t\t\t7\n#define RG_AUDHPSTARTUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHPSTARTUP_VAUDP32_MASK_SFT\t\t(0x1 << 7)\n#define RG_AUDREFN_DERES_EN_VAUDP32_SFT\t\t\t8\n#define RG_AUDREFN_DERES_EN_VAUDP32_MASK\t\t0x1\n#define RG_AUDREFN_DERES_EN_VAUDP32_MASK_SFT\t\t(0x1 << 8)\n#define RG_HPINPUTSTBENH_VAUDP32_SFT\t\t\t9\n#define RG_HPINPUTSTBENH_VAUDP32_MASK\t\t\t0x1\n#define RG_HPINPUTSTBENH_VAUDP32_MASK_SFT\t\t(0x1 << 9)\n#define RG_HPINPUTRESET0_VAUDP32_SFT\t\t\t10\n#define RG_HPINPUTRESET0_VAUDP32_MASK\t\t\t0x1\n#define RG_HPINPUTRESET0_VAUDP32_MASK_SFT\t\t(0x1 << 10)\n#define RG_HPOUTPUTRESET0_VAUDP32_SFT\t\t\t11\n#define RG_HPOUTPUTRESET0_VAUDP32_MASK\t\t\t0x1\n#define RG_HPOUTPUTRESET0_VAUDP32_MASK_SFT\t\t(0x1 << 11)\n#define RG_HPPSHORT2VCM_VAUDP32_SFT\t\t\t12\n#define RG_HPPSHORT2VCM_VAUDP32_MASK\t\t\t0x7\n#define RG_HPPSHORT2VCM_VAUDP32_MASK_SFT\t\t(0x7 << 12)\n#define RG_AUDHPTRIM_EN_VAUDP32_SFT\t\t\t15\n#define RG_AUDHPTRIM_EN_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHPTRIM_EN_VAUDP32_MASK_SFT\t\t(0x1 << 15)\n\n \n#define RG_AUDHPLTRIM_VAUDP32_SFT\t\t\t0\n#define RG_AUDHPLTRIM_VAUDP32_MASK\t\t\t0x1f\n#define RG_AUDHPLTRIM_VAUDP32_MASK_SFT\t\t\t(0x1f << 0)\n#define RG_AUDHPLFINETRIM_VAUDP32_SFT\t\t\t5\n#define RG_AUDHPLFINETRIM_VAUDP32_MASK\t\t\t0x7\n#define RG_AUDHPLFINETRIM_VAUDP32_MASK_SFT\t\t(0x7 << 5)\n#define RG_AUDHPRTRIM_VAUDP32_SFT\t\t\t8\n#define RG_AUDHPRTRIM_VAUDP32_MASK\t\t\t0x1f\n#define RG_AUDHPRTRIM_VAUDP32_MASK_SFT\t\t\t(0x1f << 8)\n#define RG_AUDHPRFINETRIM_VAUDP32_SFT\t\t\t13\n#define RG_AUDHPRFINETRIM_VAUDP32_MASK\t\t\t0x7\n#define RG_AUDHPRFINETRIM_VAUDP32_MASK_SFT\t\t(0x7 << 13)\n\n \n#define RG_AUDHPDIFFINPBIASADJ_VAUDP32_SFT\t\t0\n#define RG_AUDHPDIFFINPBIASADJ_VAUDP32_MASK\t\t0x7\n#define RG_AUDHPDIFFINPBIASADJ_VAUDP32_MASK_SFT\t\t(0x7 << 0)\n#define RG_AUDHPLFCOMPRESSEL_VAUDP32_SFT\t\t4\n#define RG_AUDHPLFCOMPRESSEL_VAUDP32_MASK\t\t0x7\n#define RG_AUDHPLFCOMPRESSEL_VAUDP32_MASK_SFT\t\t(0x7 << 4)\n#define RG_AUDHPHFCOMPRESSEL_VAUDP32_SFT\t\t8\n#define RG_AUDHPHFCOMPRESSEL_VAUDP32_MASK\t\t0x7\n#define RG_AUDHPHFCOMPRESSEL_VAUDP32_MASK_SFT\t\t(0x7 << 8)\n#define RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32_SFT\t\t12\n#define RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32_MASK\t\t0x3\n#define RG_AUDHPHFCOMPBUFGAINSEL_VAUDP32_MASK_SFT\t(0x3 << 12)\n#define RG_AUDHPCOMP_EN_VAUDP32_SFT\t\t\t15\n#define RG_AUDHPCOMP_EN_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHPCOMP_EN_VAUDP32_MASK_SFT\t\t(0x1 << 15)\n\n \n#define RG_AUDHPDECMGAINADJ_VAUDP32_SFT\t\t\t0\n#define RG_AUDHPDECMGAINADJ_VAUDP32_MASK\t\t0x7\n#define RG_AUDHPDECMGAINADJ_VAUDP32_MASK_SFT\t\t(0x7 << 0)\n#define RG_AUDHPDEDMGAINADJ_VAUDP32_SFT\t\t\t4\n#define RG_AUDHPDEDMGAINADJ_VAUDP32_MASK\t\t0x7\n#define RG_AUDHPDEDMGAINADJ_VAUDP32_MASK_SFT\t\t(0x7 << 4)\n\n \n#define RG_AUDHSPWRUP_VAUDP32_SFT\t\t\t0\n#define RG_AUDHSPWRUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHSPWRUP_VAUDP32_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDHSPWRUP_IBIAS_VAUDP32_SFT\t\t\t1\n#define RG_AUDHSPWRUP_IBIAS_VAUDP32_MASK\t\t0x1\n#define RG_AUDHSPWRUP_IBIAS_VAUDP32_MASK_SFT\t\t(0x1 << 1)\n#define RG_AUDHSMUXINPUTSEL_VAUDP32_SFT\t\t\t2\n#define RG_AUDHSMUXINPUTSEL_VAUDP32_MASK\t\t0x3\n#define RG_AUDHSMUXINPUTSEL_VAUDP32_MASK_SFT\t\t(0x3 << 2)\n#define RG_AUDHSSCDISABLE_VAUDP32_SFT\t\t\t4\n#define RG_AUDHSSCDISABLE_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHSSCDISABLE_VAUDP32_MASK_SFT\t\t(0x1 << 4)\n#define RG_AUDHSBSCCURRENT_VAUDP32_SFT\t\t\t5\n#define RG_AUDHSBSCCURRENT_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHSBSCCURRENT_VAUDP32_MASK_SFT\t\t(0x1 << 5)\n#define RG_AUDHSSTARTUP_VAUDP32_SFT\t\t\t6\n#define RG_AUDHSSTARTUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHSSTARTUP_VAUDP32_MASK_SFT\t\t(0x1 << 6)\n#define RG_HSOUTPUTSTBENH_VAUDP32_SFT\t\t\t7\n#define RG_HSOUTPUTSTBENH_VAUDP32_MASK\t\t\t0x1\n#define RG_HSOUTPUTSTBENH_VAUDP32_MASK_SFT\t\t(0x1 << 7)\n#define RG_HSINPUTSTBENH_VAUDP32_SFT\t\t\t8\n#define RG_HSINPUTSTBENH_VAUDP32_MASK\t\t\t0x1\n#define RG_HSINPUTSTBENH_VAUDP32_MASK_SFT\t\t(0x1 << 8)\n#define RG_HSINPUTRESET0_VAUDP32_SFT\t\t\t9\n#define RG_HSINPUTRESET0_VAUDP32_MASK\t\t\t0x1\n#define RG_HSINPUTRESET0_VAUDP32_MASK_SFT\t\t(0x1 << 9)\n#define RG_HSOUTPUTRESET0_VAUDP32_SFT\t\t\t10\n#define RG_HSOUTPUTRESET0_VAUDP32_MASK\t\t\t0x1\n#define RG_HSOUTPUTRESET0_VAUDP32_MASK_SFT\t\t(0x1 << 10)\n#define RG_HSOUT_SHORTVCM_VAUDP32_SFT\t\t\t11\n#define RG_HSOUT_SHORTVCM_VAUDP32_MASK\t\t\t0x1\n#define RG_HSOUT_SHORTVCM_VAUDP32_MASK_SFT\t\t(0x1 << 11)\n\n \n#define RG_AUDLOLPWRUP_VAUDP32_SFT\t\t\t0\n#define RG_AUDLOLPWRUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDLOLPWRUP_VAUDP32_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDLOLPWRUP_IBIAS_VAUDP32_SFT\t\t1\n#define RG_AUDLOLPWRUP_IBIAS_VAUDP32_MASK\t\t0x1\n#define RG_AUDLOLPWRUP_IBIAS_VAUDP32_MASK_SFT\t\t(0x1 << 1)\n#define RG_AUDLOLMUXINPUTSEL_VAUDP32_SFT\t\t2\n#define RG_AUDLOLMUXINPUTSEL_VAUDP32_MASK\t\t0x3\n#define RG_AUDLOLMUXINPUTSEL_VAUDP32_MASK_SFT\t\t(0x3 << 2)\n#define RG_AUDLOLSCDISABLE_VAUDP32_SFT\t\t\t4\n#define RG_AUDLOLSCDISABLE_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDLOLSCDISABLE_VAUDP32_MASK_SFT\t\t(0x1 << 4)\n#define RG_AUDLOLBSCCURRENT_VAUDP32_SFT\t\t\t5\n#define RG_AUDLOLBSCCURRENT_VAUDP32_MASK\t\t0x1\n#define RG_AUDLOLBSCCURRENT_VAUDP32_MASK_SFT\t\t(0x1 << 5)\n#define RG_AUDLOSTARTUP_VAUDP32_SFT\t\t\t6\n#define RG_AUDLOSTARTUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDLOSTARTUP_VAUDP32_MASK_SFT\t\t(0x1 << 6)\n#define RG_LOINPUTSTBENH_VAUDP32_SFT\t\t\t7\n#define RG_LOINPUTSTBENH_VAUDP32_MASK\t\t\t0x1\n#define RG_LOINPUTSTBENH_VAUDP32_MASK_SFT\t\t(0x1 << 7)\n#define RG_LOOUTPUTSTBENH_VAUDP32_SFT\t\t\t8\n#define RG_LOOUTPUTSTBENH_VAUDP32_MASK\t\t\t0x1\n#define RG_LOOUTPUTSTBENH_VAUDP32_MASK_SFT\t\t(0x1 << 8)\n#define RG_LOINPUTRESET0_VAUDP32_SFT\t\t\t9\n#define RG_LOINPUTRESET0_VAUDP32_MASK\t\t\t0x1\n#define RG_LOINPUTRESET0_VAUDP32_MASK_SFT\t\t(0x1 << 9)\n#define RG_LOOUTPUTRESET0_VAUDP32_SFT\t\t\t10\n#define RG_LOOUTPUTRESET0_VAUDP32_MASK\t\t\t0x1\n#define RG_LOOUTPUTRESET0_VAUDP32_MASK_SFT\t\t(0x1 << 10)\n#define RG_LOOUT_SHORTVCM_VAUDP32_SFT\t\t\t11\n#define RG_LOOUT_SHORTVCM_VAUDP32_MASK\t\t\t0x1\n#define RG_LOOUT_SHORTVCM_VAUDP32_MASK_SFT\t\t(0x1 << 11)\n#define RG_AUDDACTPWRUP_VAUDP32_SFT\t\t\t12\n#define RG_AUDDACTPWRUP_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDDACTPWRUP_VAUDP32_MASK_SFT\t\t(0x1 << 12)\n#define RG_AUD_DAC_PWT_UP_VA32_SFT\t\t\t13\n#define RG_AUD_DAC_PWT_UP_VA32_MASK\t\t\t0x1\n#define RG_AUD_DAC_PWT_UP_VA32_MASK_SFT\t\t\t(0x1 << 13)\n\n \n#define RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_SFT\t\t0\n#define RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_MASK\t\t0xf\n#define RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_MASK_SFT\t(0xf << 0)\n#define RG_AUDTRIMBUF_GAINSEL_VAUDP32_SFT\t\t4\n#define RG_AUDTRIMBUF_GAINSEL_VAUDP32_MASK\t\t0x3\n#define RG_AUDTRIMBUF_GAINSEL_VAUDP32_MASK_SFT\t\t(0x3 << 4)\n#define RG_AUDTRIMBUF_EN_VAUDP32_SFT\t\t\t6\n#define RG_AUDTRIMBUF_EN_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDTRIMBUF_EN_VAUDP32_MASK_SFT\t\t(0x1 << 6)\n#define RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_SFT\t\t8\n#define RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_MASK\t\t0x3\n#define RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_MASK_SFT\t(0x3 << 8)\n#define RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_SFT\t\t10\n#define RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_MASK\t0x3\n#define RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_MASK_SFT\t(0x3 << 10)\n#define RG_AUDHPSPKDET_EN_VAUDP32_SFT\t\t\t12\n#define RG_AUDHPSPKDET_EN_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDHPSPKDET_EN_VAUDP32_MASK_SFT\t\t(0x1 << 12)\n\n \n#define RG_ABIDEC_RSVD0_VA32_SFT\t\t\t0\n#define RG_ABIDEC_RSVD0_VA32_MASK\t\t\t0xff\n#define RG_ABIDEC_RSVD0_VA32_MASK_SFT\t\t\t(0xff << 0)\n#define RG_ABIDEC_RSVD0_VAUDP32_SFT\t\t\t8\n#define RG_ABIDEC_RSVD0_VAUDP32_MASK\t\t\t0xff\n#define RG_ABIDEC_RSVD0_VAUDP32_MASK_SFT\t\t(0xff << 8)\n\n \n#define RG_ABIDEC_RSVD1_VAUDP32_SFT\t\t\t0\n#define RG_ABIDEC_RSVD1_VAUDP32_MASK\t\t\t0xff\n#define RG_ABIDEC_RSVD1_VAUDP32_MASK_SFT\t\t(0xff << 0)\n#define RG_ABIDEC_RSVD2_VAUDP32_SFT\t\t\t8\n#define RG_ABIDEC_RSVD2_VAUDP32_MASK\t\t\t0xff\n#define RG_ABIDEC_RSVD2_VAUDP32_MASK_SFT\t\t(0xff << 8)\n\n \n#define RG_AUDZCDMUXSEL_VAUDP32_SFT\t\t\t0\n#define RG_AUDZCDMUXSEL_VAUDP32_MASK\t\t\t0x7\n#define RG_AUDZCDMUXSEL_VAUDP32_MASK_SFT\t\t(0x7 << 0)\n#define RG_AUDZCDCLKSEL_VAUDP32_SFT\t\t\t3\n#define RG_AUDZCDCLKSEL_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDZCDCLKSEL_VAUDP32_MASK_SFT\t\t(0x1 << 3)\n#define RG_AUDBIASADJ_0_VAUDP32_SFT\t\t\t7\n#define RG_AUDBIASADJ_0_VAUDP32_MASK\t\t\t0x1ff\n#define RG_AUDBIASADJ_0_VAUDP32_MASK_SFT\t\t(0x1ff << 7)\n\n \n#define RG_AUDBIASADJ_1_VAUDP32_SFT\t\t\t0\n#define RG_AUDBIASADJ_1_VAUDP32_MASK\t\t\t0xff\n#define RG_AUDBIASADJ_1_VAUDP32_MASK_SFT\t\t(0xff << 0)\n#define RG_AUDIBIASPWRDN_VAUDP32_SFT\t\t\t8\n#define RG_AUDIBIASPWRDN_VAUDP32_MASK\t\t\t0x1\n#define RG_AUDIBIASPWRDN_VAUDP32_MASK_SFT\t\t(0x1 << 8)\n\n \n#define RG_RSTB_DECODER_VA32_SFT\t\t\t0\n#define RG_RSTB_DECODER_VA32_MASK\t\t\t0x1\n#define RG_RSTB_DECODER_VA32_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_SEL_DECODER_96K_VA32_SFT\t\t\t1\n#define RG_SEL_DECODER_96K_VA32_MASK\t\t\t0x1\n#define RG_SEL_DECODER_96K_VA32_MASK_SFT\t\t(0x1 << 1)\n#define RG_SEL_DELAY_VCORE_SFT\t\t\t\t2\n#define RG_SEL_DELAY_VCORE_MASK\t\t\t\t0x1\n#define RG_SEL_DELAY_VCORE_MASK_SFT\t\t\t(0x1 << 2)\n#define RG_AUDGLB_PWRDN_VA32_SFT\t\t\t4\n#define RG_AUDGLB_PWRDN_VA32_MASK\t\t\t0x1\n#define RG_AUDGLB_PWRDN_VA32_MASK_SFT\t\t\t(0x1 << 4)\n#define RG_AUDGLB_LP_VOW_EN_VA32_SFT\t\t\t5\n#define RG_AUDGLB_LP_VOW_EN_VA32_MASK\t\t\t0x1\n#define RG_AUDGLB_LP_VOW_EN_VA32_MASK_SFT\t\t(0x1 << 5)\n#define RG_AUDGLB_LP2_VOW_EN_VA32_SFT\t\t\t6\n#define RG_AUDGLB_LP2_VOW_EN_VA32_MASK\t\t\t0x1\n#define RG_AUDGLB_LP2_VOW_EN_VA32_MASK_SFT\t\t(0x1 << 6)\n\n \n#define RG_LCLDO_DEC_EN_VA32_SFT\t\t\t0\n#define RG_LCLDO_DEC_EN_VA32_MASK\t\t\t0x1\n#define RG_LCLDO_DEC_EN_VA32_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_LCLDO_DEC_PDDIS_EN_VA18_SFT\t\t\t1\n#define RG_LCLDO_DEC_PDDIS_EN_VA18_MASK\t\t\t0x1\n#define RG_LCLDO_DEC_PDDIS_EN_VA18_MASK_SFT\t\t(0x1 << 1)\n#define RG_LCLDO_DEC_REMOTE_SENSE_VA18_SFT\t\t2\n#define RG_LCLDO_DEC_REMOTE_SENSE_VA18_MASK\t\t0x1\n#define RG_LCLDO_DEC_REMOTE_SENSE_VA18_MASK_SFT\t\t(0x1 << 2)\n#define RG_NVREG_EN_VAUDP32_SFT\t\t\t\t4\n#define RG_NVREG_EN_VAUDP32_MASK\t\t\t0x1\n#define RG_NVREG_EN_VAUDP32_MASK_SFT\t\t\t(0x1 << 4)\n#define RG_NVREG_PULL0V_VAUDP32_SFT\t\t\t5\n#define RG_NVREG_PULL0V_VAUDP32_MASK\t\t\t0x1\n#define RG_NVREG_PULL0V_VAUDP32_MASK_SFT\t\t(0x1 << 5)\n#define RG_AUDPMU_RSVD_VA18_SFT\t\t\t\t8\n#define RG_AUDPMU_RSVD_VA18_MASK\t\t\t0xff\n#define RG_AUDPMU_RSVD_VA18_MASK_SFT\t\t\t(0xff << 8)\n\n \n#define RG_AUDZCDENABLE_SFT\t\t\t\t0\n#define RG_AUDZCDENABLE_MASK\t\t\t\t0x1\n#define RG_AUDZCDENABLE_MASK_SFT\t\t\t(0x1 << 0)\n#define RG_AUDZCDGAINSTEPTIME_SFT\t\t\t1\n#define RG_AUDZCDGAINSTEPTIME_MASK\t\t\t0x7\n#define RG_AUDZCDGAINSTEPTIME_MASK_SFT\t\t\t(0x7 << 1)\n#define RG_AUDZCDGAINSTEPSIZE_SFT\t\t\t4\n#define RG_AUDZCDGAINSTEPSIZE_MASK\t\t\t0x3\n#define RG_AUDZCDGAINSTEPSIZE_MASK_SFT\t\t\t(0x3 << 4)\n#define RG_AUDZCDTIMEOUTMODESEL_SFT\t\t\t6\n#define RG_AUDZCDTIMEOUTMODESEL_MASK\t\t\t0x1\n#define RG_AUDZCDTIMEOUTMODESEL_MASK_SFT\t\t(0x1 << 6)\n\n \n#define RG_AUDLOLGAIN_SFT\t\t\t\t0\n#define RG_AUDLOLGAIN_MASK\t\t\t\t0x1f\n#define RG_AUDLOLGAIN_MASK_SFT\t\t\t\t(0x1f << 0)\n#define RG_AUDLORGAIN_SFT\t\t\t\t7\n#define RG_AUDLORGAIN_MASK\t\t\t\t0x1f\n#define RG_AUDLORGAIN_MASK_SFT\t\t\t\t(0x1f << 7)\n\n \n#define RG_AUDHPLGAIN_SFT\t\t\t\t0\n#define RG_AUDHPLGAIN_MASK\t\t\t\t0x1f\n#define RG_AUDHPLGAIN_MASK_SFT\t\t\t\t(0x1f << 0)\n#define RG_AUDHPRGAIN_SFT\t\t\t\t7\n#define RG_AUDHPRGAIN_MASK\t\t\t\t0x1f\n#define RG_AUDHPRGAIN_MASK_SFT\t\t\t\t(0x1f << 7)\n\n \n#define RG_AUDHSGAIN_SFT\t\t\t\t0\n#define RG_AUDHSGAIN_MASK\t\t\t\t0x1f\n#define RG_AUDHSGAIN_MASK_SFT\t\t\t\t(0x1f << 0)\n\n \n#define RG_AUDIVLGAIN_SFT\t\t\t\t0\n#define RG_AUDIVLGAIN_MASK\t\t\t\t0x7\n#define RG_AUDIVLGAIN_MASK_SFT\t\t\t\t(0x7 << 0)\n#define RG_AUDIVRGAIN_SFT\t\t\t\t8\n#define RG_AUDIVRGAIN_MASK\t\t\t\t0x7\n#define RG_AUDIVRGAIN_MASK_SFT\t\t\t\t(0x7 << 8)\n\n \n#define RG_AUDINTGAIN1_SFT\t\t\t\t0\n#define RG_AUDINTGAIN1_MASK\t\t\t\t0x3f\n#define RG_AUDINTGAIN1_MASK_SFT\t\t\t\t(0x3f << 0)\n#define RG_AUDINTGAIN2_SFT\t\t\t\t8\n#define RG_AUDINTGAIN2_MASK\t\t\t\t0x3f\n#define RG_AUDINTGAIN2_MASK_SFT\t\t\t\t(0x3f << 8)\n\n \n#define MT6359_GPIO_DIR0\t\t\t\t0x88\n#define MT6359_GPIO_DIR0_SET\t\t\t\t0x8a\n#define MT6359_GPIO_DIR0_CLR\t\t\t\t0x8c\n#define MT6359_GPIO_DIR1\t\t\t\t0x8e\n#define MT6359_GPIO_DIR1_SET\t\t\t\t0x90\n#define MT6359_GPIO_DIR1_CLR\t\t\t\t0x92\n\n#define MT6359_DCXO_CW11\t\t\t\t0x7a6\n#define MT6359_DCXO_CW12\t\t\t\t0x7a8\n\n#define MT6359_GPIO_MODE0\t\t\t\t0xcc\n#define MT6359_GPIO_MODE0_SET\t\t\t\t0xce\n#define MT6359_GPIO_MODE0_CLR\t\t\t\t0xd0\n#define MT6359_GPIO_MODE1\t\t\t\t0xd2\n#define MT6359_GPIO_MODE1_SET\t\t\t\t0xd4\n#define MT6359_GPIO_MODE1_CLR\t\t\t\t0xd6\n#define MT6359_GPIO_MODE2\t\t\t\t0xd8\n#define MT6359_GPIO_MODE2_SET\t\t\t\t0xda\n#define MT6359_GPIO_MODE2_CLR\t\t\t\t0xdc\n#define MT6359_GPIO_MODE3\t\t\t\t0xde\n#define MT6359_GPIO_MODE3_SET\t\t\t\t0xe0\n#define MT6359_GPIO_MODE3_CLR\t\t\t\t0xe2\n#define MT6359_GPIO_MODE4\t\t\t\t0xe4\n#define MT6359_GPIO_MODE4_SET\t\t\t\t0xe6\n#define MT6359_GPIO_MODE4_CLR\t\t\t\t0xe8\n\n#define MT6359_AUD_TOP_ID\t\t\t\t0x2300\n#define MT6359_AUD_TOP_REV0\t\t\t\t0x2302\n#define MT6359_AUD_TOP_DBI\t\t\t\t0x2304\n#define MT6359_AUD_TOP_DXI\t\t\t\t0x2306\n#define MT6359_AUD_TOP_CKPDN_TPM0\t\t\t0x2308\n#define MT6359_AUD_TOP_CKPDN_TPM1\t\t\t0x230a\n#define MT6359_AUD_TOP_CKPDN_CON0\t\t\t0x230c\n#define MT6359_AUD_TOP_CKPDN_CON0_SET\t\t\t0x230e\n#define MT6359_AUD_TOP_CKPDN_CON0_CLR\t\t\t0x2310\n#define MT6359_AUD_TOP_CKSEL_CON0\t\t\t0x2312\n#define MT6359_AUD_TOP_CKSEL_CON0_SET\t\t\t0x2314\n#define MT6359_AUD_TOP_CKSEL_CON0_CLR\t\t\t0x2316\n#define MT6359_AUD_TOP_CKTST_CON0\t\t\t0x2318\n#define MT6359_AUD_TOP_CLK_HWEN_CON0\t\t\t0x231a\n#define MT6359_AUD_TOP_CLK_HWEN_CON0_SET\t\t0x231c\n#define MT6359_AUD_TOP_CLK_HWEN_CON0_CLR\t\t0x231e\n#define MT6359_AUD_TOP_RST_CON0\t\t\t\t0x2320\n#define MT6359_AUD_TOP_RST_CON0_SET\t\t\t0x2322\n#define MT6359_AUD_TOP_RST_CON0_CLR\t\t\t0x2324\n#define MT6359_AUD_TOP_RST_BANK_CON0\t\t\t0x2326\n#define MT6359_AUD_TOP_INT_CON0\t\t\t\t0x2328\n#define MT6359_AUD_TOP_INT_CON0_SET\t\t\t0x232a\n#define MT6359_AUD_TOP_INT_CON0_CLR\t\t\t0x232c\n#define MT6359_AUD_TOP_INT_MASK_CON0\t\t\t0x232e\n#define MT6359_AUD_TOP_INT_MASK_CON0_SET\t\t0x2330\n#define MT6359_AUD_TOP_INT_MASK_CON0_CLR\t\t0x2332\n#define MT6359_AUD_TOP_INT_STATUS0\t\t\t0x2334\n#define MT6359_AUD_TOP_INT_RAW_STATUS0\t\t\t0x2336\n#define MT6359_AUD_TOP_INT_MISC_CON0\t\t\t0x2338\n#define MT6359_AUD_TOP_MON_CON0\t\t\t\t0x233a\n#define MT6359_AUDIO_DIG_DSN_ID\t\t\t\t0x2380\n#define MT6359_AUDIO_DIG_DSN_REV0\t\t\t0x2382\n#define MT6359_AUDIO_DIG_DSN_DBI\t\t\t0x2384\n#define MT6359_AUDIO_DIG_DSN_DXI\t\t\t0x2386\n#define MT6359_AFE_UL_DL_CON0\t\t\t\t0x2388\n#define MT6359_AFE_DL_SRC2_CON0_L\t\t\t0x238a\n#define MT6359_AFE_UL_SRC_CON0_H\t\t\t0x238c\n#define MT6359_AFE_UL_SRC_CON0_L\t\t\t0x238e\n#define MT6359_AFE_ADDA6_L_SRC_CON0_H\t\t\t0x2390\n#define MT6359_AFE_ADDA6_UL_SRC_CON0_L\t\t\t0x2392\n#define MT6359_AFE_TOP_CON0\t\t\t\t0x2394\n#define MT6359_AUDIO_TOP_CON0\t\t\t\t0x2396\n#define MT6359_AFE_MON_DEBUG0\t\t\t\t0x2398\n#define MT6359_AFUNC_AUD_CON0\t\t\t\t0x239a\n#define MT6359_AFUNC_AUD_CON1\t\t\t\t0x239c\n#define MT6359_AFUNC_AUD_CON2\t\t\t\t0x239e\n#define MT6359_AFUNC_AUD_CON3\t\t\t\t0x23a0\n#define MT6359_AFUNC_AUD_CON4\t\t\t\t0x23a2\n#define MT6359_AFUNC_AUD_CON5\t\t\t\t0x23a4\n#define MT6359_AFUNC_AUD_CON6\t\t\t\t0x23a6\n#define MT6359_AFUNC_AUD_CON7\t\t\t\t0x23a8\n#define MT6359_AFUNC_AUD_CON8\t\t\t\t0x23aa\n#define MT6359_AFUNC_AUD_CON9\t\t\t\t0x23ac\n#define MT6359_AFUNC_AUD_CON10\t\t\t\t0x23ae\n#define MT6359_AFUNC_AUD_CON11\t\t\t\t0x23b0\n#define MT6359_AFUNC_AUD_CON12\t\t\t\t0x23b2\n#define MT6359_AFUNC_AUD_MON0\t\t\t\t0x23b4\n#define MT6359_AFUNC_AUD_MON1\t\t\t\t0x23b6\n#define MT6359_AUDRC_TUNE_MON0\t\t\t\t0x23b8\n#define MT6359_AFE_ADDA_MTKAIF_FIFO_CFG0\t\t0x23ba\n#define MT6359_AFE_ADDA_MTKAIF_FIFO_LOG_MON1\t\t0x23bc\n#define MT6359_AFE_ADDA_MTKAIF_MON0\t\t\t0x23be\n#define MT6359_AFE_ADDA_MTKAIF_MON1\t\t\t0x23c0\n#define MT6359_AFE_ADDA_MTKAIF_MON2\t\t\t0x23c2\n#define MT6359_AFE_ADDA6_MTKAIF_MON3\t\t\t0x23c4\n#define MT6359_AFE_ADDA_MTKAIF_MON4\t\t\t0x23c6\n#define MT6359_AFE_ADDA_MTKAIF_MON5\t\t\t0x23c8\n#define MT6359_AFE_ADDA_MTKAIF_CFG0\t\t\t0x23ca\n#define MT6359_AFE_ADDA_MTKAIF_RX_CFG0\t\t\t0x23cc\n#define MT6359_AFE_ADDA_MTKAIF_RX_CFG1\t\t\t0x23ce\n#define MT6359_AFE_ADDA_MTKAIF_RX_CFG2\t\t\t0x23d0\n#define MT6359_AFE_ADDA_MTKAIF_RX_CFG3\t\t\t0x23d2\n#define MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG0\t\t0x23d4\n#define MT6359_AFE_ADDA_MTKAIF_SYNCWORD_CFG1\t\t0x23d6\n#define MT6359_AFE_SGEN_CFG0\t\t\t\t0x23d8\n#define MT6359_AFE_SGEN_CFG1\t\t\t\t0x23da\n#define MT6359_AFE_ADC_ASYNC_FIFO_CFG\t\t\t0x23dc\n#define MT6359_AFE_ADC_ASYNC_FIFO_CFG1\t\t\t0x23de\n#define MT6359_AFE_DCCLK_CFG0\t\t\t\t0x23e0\n#define MT6359_AFE_DCCLK_CFG1\t\t\t\t0x23e2\n#define MT6359_AUDIO_DIG_CFG\t\t\t\t0x23e4\n#define MT6359_AUDIO_DIG_CFG1\t\t\t\t0x23e6\n#define MT6359_AFE_AUD_PAD_TOP\t\t\t\t0x23e8\n#define MT6359_AFE_AUD_PAD_TOP_MON\t\t\t0x23ea\n#define MT6359_AFE_AUD_PAD_TOP_MON1\t\t\t0x23ec\n#define MT6359_AFE_AUD_PAD_TOP_MON2\t\t\t0x23ee\n#define MT6359_AFE_DL_NLE_CFG\t\t\t\t0x23f0\n#define MT6359_AFE_DL_NLE_MON\t\t\t\t0x23f2\n#define MT6359_AFE_CG_EN_MON\t\t\t\t0x23f4\n#define MT6359_AFE_MIC_ARRAY_CFG\t\t\t0x23f6\n#define MT6359_AFE_CHOP_CFG0\t\t\t\t0x23f8\n#define MT6359_AFE_MTKAIF_MUX_CFG\t\t\t0x23fa\n#define MT6359_AUDIO_DIG_2ND_DSN_ID\t\t\t0x2400\n#define MT6359_AUDIO_DIG_2ND_DSN_REV0\t\t\t0x2402\n#define MT6359_AUDIO_DIG_2ND_DSN_DBI\t\t\t0x2404\n#define MT6359_AUDIO_DIG_2ND_DSN_DXI\t\t\t0x2406\n#define MT6359_AFE_PMIC_NEWIF_CFG3\t\t\t0x2408\n#define MT6359_AUDIO_DIG_3RD_DSN_ID\t\t\t0x2480\n#define MT6359_AUDIO_DIG_3RD_DSN_REV0\t\t\t0x2482\n#define MT6359_AUDIO_DIG_3RD_DSN_DBI\t\t\t0x2484\n#define MT6359_AUDIO_DIG_3RD_DSN_DXI\t\t\t0x2486\n#define MT6359_AFE_NCP_CFG0\t\t\t\t0x24de\n#define MT6359_AFE_NCP_CFG1\t\t\t\t0x24e0\n#define MT6359_AFE_NCP_CFG2\t\t\t\t0x24e2\n#define MT6359_AUDENC_DSN_ID\t\t\t\t0x2500\n#define MT6359_AUDENC_DSN_REV0\t\t\t\t0x2502\n#define MT6359_AUDENC_DSN_DBI\t\t\t\t0x2504\n#define MT6359_AUDENC_DSN_FPI\t\t\t\t0x2506\n#define MT6359_AUDENC_ANA_CON0\t\t\t\t0x2508\n#define MT6359_AUDENC_ANA_CON1\t\t\t\t0x250a\n#define MT6359_AUDENC_ANA_CON2\t\t\t\t0x250c\n#define MT6359_AUDENC_ANA_CON3\t\t\t\t0x250e\n#define MT6359_AUDENC_ANA_CON4\t\t\t\t0x2510\n#define MT6359_AUDENC_ANA_CON5\t\t\t\t0x2512\n#define MT6359_AUDENC_ANA_CON6\t\t\t\t0x2514\n#define MT6359_AUDENC_ANA_CON7\t\t\t\t0x2516\n#define MT6359_AUDENC_ANA_CON8\t\t\t\t0x2518\n#define MT6359_AUDENC_ANA_CON9\t\t\t\t0x251a\n#define MT6359_AUDENC_ANA_CON10\t\t\t\t0x251c\n#define MT6359_AUDENC_ANA_CON11\t\t\t\t0x251e\n#define MT6359_AUDENC_ANA_CON12\t\t\t\t0x2520\n#define MT6359_AUDENC_ANA_CON13\t\t\t\t0x2522\n#define MT6359_AUDENC_ANA_CON14\t\t\t\t0x2524\n#define MT6359_AUDENC_ANA_CON15\t\t\t\t0x2526\n#define MT6359_AUDENC_ANA_CON16\t\t\t\t0x2528\n#define MT6359_AUDENC_ANA_CON17\t\t\t\t0x252a\n#define MT6359_AUDENC_ANA_CON18\t\t\t\t0x252c\n#define MT6359_AUDENC_ANA_CON19\t\t\t\t0x252e\n#define MT6359_AUDENC_ANA_CON20\t\t\t\t0x2530\n#define MT6359_AUDENC_ANA_CON21\t\t\t\t0x2532\n#define MT6359_AUDENC_ANA_CON22\t\t\t\t0x2534\n#define MT6359_AUDENC_ANA_CON23\t\t\t\t0x2536\n#define MT6359_AUDDEC_DSN_ID\t\t\t\t0x2580\n#define MT6359_AUDDEC_DSN_REV0\t\t\t\t0x2582\n#define MT6359_AUDDEC_DSN_DBI\t\t\t\t0x2584\n#define MT6359_AUDDEC_DSN_FPI\t\t\t\t0x2586\n#define MT6359_AUDDEC_ANA_CON0\t\t\t\t0x2588\n#define MT6359_AUDDEC_ANA_CON1\t\t\t\t0x258a\n#define MT6359_AUDDEC_ANA_CON2\t\t\t\t0x258c\n#define MT6359_AUDDEC_ANA_CON3\t\t\t\t0x258e\n#define MT6359_AUDDEC_ANA_CON4\t\t\t\t0x2590\n#define MT6359_AUDDEC_ANA_CON5\t\t\t\t0x2592\n#define MT6359_AUDDEC_ANA_CON6\t\t\t\t0x2594\n#define MT6359_AUDDEC_ANA_CON7\t\t\t\t0x2596\n#define MT6359_AUDDEC_ANA_CON8\t\t\t\t0x2598\n#define MT6359_AUDDEC_ANA_CON9\t\t\t\t0x259a\n#define MT6359_AUDDEC_ANA_CON10\t\t\t\t0x259c\n#define MT6359_AUDDEC_ANA_CON11\t\t\t\t0x259e\n#define MT6359_AUDDEC_ANA_CON12\t\t\t\t0x25a0\n#define MT6359_AUDDEC_ANA_CON13\t\t\t\t0x25a2\n#define MT6359_AUDDEC_ANA_CON14\t\t\t\t0x25a4\n#define MT6359_AUDZCD_DSN_ID\t\t\t\t0x2600\n#define MT6359_AUDZCD_DSN_REV0\t\t\t\t0x2602\n#define MT6359_AUDZCD_DSN_DBI\t\t\t\t0x2604\n#define MT6359_AUDZCD_DSN_FPI\t\t\t\t0x2606\n#define MT6359_ZCD_CON0\t\t\t\t\t0x2608\n#define MT6359_ZCD_CON1\t\t\t\t\t0x260a\n#define MT6359_ZCD_CON2\t\t\t\t\t0x260c\n#define MT6359_ZCD_CON3\t\t\t\t\t0x260e\n#define MT6359_ZCD_CON4\t\t\t\t\t0x2610\n#define MT6359_ZCD_CON5\t\t\t\t\t0x2612\n#define MT6359_ACCDET_DSN_DIG_ID\t\t\t0x2680\n#define MT6359_ACCDET_DSN_DIG_REV0\t\t\t0x2682\n#define MT6359_ACCDET_DSN_DBI\t\t\t\t0x2684\n#define MT6359_ACCDET_DSN_FPI\t\t\t\t0x2686\n#define MT6359_ACCDET_CON0\t\t\t\t0x2688\n#define MT6359_ACCDET_CON1\t\t\t\t0x268a\n#define MT6359_ACCDET_CON2\t\t\t\t0x268c\n#define MT6359_ACCDET_CON3\t\t\t\t0x268e\n#define MT6359_ACCDET_CON4\t\t\t\t0x2690\n#define MT6359_ACCDET_CON5\t\t\t\t0x2692\n#define MT6359_ACCDET_CON6\t\t\t\t0x2694\n#define MT6359_ACCDET_CON7\t\t\t\t0x2696\n#define MT6359_ACCDET_CON8\t\t\t\t0x2698\n#define MT6359_ACCDET_CON9\t\t\t\t0x269a\n#define MT6359_ACCDET_CON10\t\t\t\t0x269c\n#define MT6359_ACCDET_CON11\t\t\t\t0x269e\n#define MT6359_ACCDET_CON12\t\t\t\t0x26a0\n#define MT6359_ACCDET_CON13\t\t\t\t0x26a2\n#define MT6359_ACCDET_CON14\t\t\t\t0x26a4\n#define MT6359_ACCDET_CON15\t\t\t\t0x26a6\n#define MT6359_ACCDET_CON16\t\t\t\t0x26a8\n#define MT6359_ACCDET_CON17\t\t\t\t0x26aa\n#define MT6359_ACCDET_CON18\t\t\t\t0x26ac\n#define MT6359_ACCDET_CON19\t\t\t\t0x26ae\n#define MT6359_ACCDET_CON20\t\t\t\t0x26b0\n#define MT6359_ACCDET_CON21\t\t\t\t0x26b2\n#define MT6359_ACCDET_CON22\t\t\t\t0x26b4\n#define MT6359_ACCDET_CON23\t\t\t\t0x26b6\n#define MT6359_ACCDET_CON24\t\t\t\t0x26b8\n#define MT6359_ACCDET_CON25\t\t\t\t0x26ba\n#define MT6359_ACCDET_CON26\t\t\t\t0x26bc\n#define MT6359_ACCDET_CON27\t\t\t\t0x26be\n#define MT6359_ACCDET_CON28\t\t\t\t0x26c0\n#define MT6359_ACCDET_CON29\t\t\t\t0x26c2\n#define MT6359_ACCDET_CON30\t\t\t\t0x26c4\n#define MT6359_ACCDET_CON31\t\t\t\t0x26c6\n#define MT6359_ACCDET_CON32\t\t\t\t0x26c8\n#define MT6359_ACCDET_CON33\t\t\t\t0x26ca\n#define MT6359_ACCDET_CON34\t\t\t\t0x26cc\n#define MT6359_ACCDET_CON35\t\t\t\t0x26ce\n#define MT6359_ACCDET_CON36\t\t\t\t0x26d0\n#define MT6359_ACCDET_CON37\t\t\t\t0x26d2\n#define MT6359_ACCDET_CON38\t\t\t\t0x26d4\n#define MT6359_ACCDET_CON39\t\t\t\t0x26d6\n#define MT6359_ACCDET_CON40\t\t\t\t0x26d8\n#define MT6359_MAX_REGISTER\t\t\t\tMT6359_ZCD_CON5\n\n \n#define DRBIAS_MASK 0x7\n#define DRBIAS_HP_SFT (RG_AUDBIASADJ_0_VAUDP32_SFT + 0)\n#define DRBIAS_HP_MASK_SFT (DRBIAS_MASK << DRBIAS_HP_SFT)\n#define DRBIAS_HS_SFT (RG_AUDBIASADJ_0_VAUDP32_SFT + 3)\n#define DRBIAS_HS_MASK_SFT (DRBIAS_MASK << DRBIAS_HS_SFT)\n#define DRBIAS_LO_SFT (RG_AUDBIASADJ_0_VAUDP32_SFT + 6)\n#define DRBIAS_LO_MASK_SFT (DRBIAS_MASK << DRBIAS_LO_SFT)\n#define IBIAS_MASK 0x3\n#define IBIAS_HP_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 0)\n#define IBIAS_HP_MASK_SFT (IBIAS_MASK << IBIAS_HP_SFT)\n#define IBIAS_HS_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 2)\n#define IBIAS_HS_MASK_SFT (IBIAS_MASK << IBIAS_HS_SFT)\n#define IBIAS_LO_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 4)\n#define IBIAS_LO_MASK_SFT (IBIAS_MASK << IBIAS_LO_SFT)\n#define IBIAS_ZCD_SFT (RG_AUDBIASADJ_1_VAUDP32_SFT + 6)\n#define IBIAS_ZCD_MASK_SFT (IBIAS_MASK << IBIAS_ZCD_SFT)\n\n \n#define DL_GAIN_N_10DB_REG (DL_GAIN_N_10DB << 7 | DL_GAIN_N_10DB)\n#define DL_GAIN_N_22DB_REG (DL_GAIN_N_22DB << 7 | DL_GAIN_N_22DB)\n#define DL_GAIN_N_40DB_REG (DL_GAIN_N_40DB << 7 | DL_GAIN_N_40DB)\n#define DL_GAIN_REG_MASK 0x0f9f\n\n \n#define MT_SOC_ENUM_EXT_ID(xname, xenum, xhandler_get, xhandler_put, id) \\\n{\t.iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, .device = id,\\\n\t.info = snd_soc_info_enum_double, \\\n\t.get = xhandler_get, .put = xhandler_put, \\\n\t.private_value = (unsigned long)&(xenum) }\n\nenum {\n\tMT6359_MTKAIF_PROTOCOL_1 = 0,\n\tMT6359_MTKAIF_PROTOCOL_2,\n\tMT6359_MTKAIF_PROTOCOL_2_CLK_P2,\n};\n\nenum {\n\tMT6359_AIF_1 = 0,\t \n\tMT6359_AIF_2,\t\t \n\tMT6359_AIF_NUM,\n};\n\nenum {\n\tAUDIO_ANALOG_VOLUME_HSOUTL,\n\tAUDIO_ANALOG_VOLUME_HSOUTR,\n\tAUDIO_ANALOG_VOLUME_HPOUTL,\n\tAUDIO_ANALOG_VOLUME_HPOUTR,\n\tAUDIO_ANALOG_VOLUME_LINEOUTL,\n\tAUDIO_ANALOG_VOLUME_LINEOUTR,\n\tAUDIO_ANALOG_VOLUME_MICAMP1,\n\tAUDIO_ANALOG_VOLUME_MICAMP2,\n\tAUDIO_ANALOG_VOLUME_MICAMP3,\n\tAUDIO_ANALOG_VOLUME_TYPE_MAX\n};\n\nenum {\n\tMUX_MIC_TYPE_0,\t \n\tMUX_MIC_TYPE_1,\t \n\tMUX_MIC_TYPE_2,\t \n\tMUX_PGA_L,\n\tMUX_PGA_R,\n\tMUX_PGA_3,\n\tMUX_HP,\n\tMUX_NUM,\n};\n\nenum {\n\tDEVICE_HP,\n\tDEVICE_LO,\n\tDEVICE_RCV,\n\tDEVICE_MIC1,\n\tDEVICE_MIC2,\n\tDEVICE_NUM\n};\n\nenum {\n\tHP_GAIN_CTL_ZCD = 0,\n\tHP_GAIN_CTL_NLE,\n\tHP_GAIN_CTL_NUM,\n};\n\nenum {\n\tHP_MUX_OPEN = 0,\n\tHP_MUX_HPSPK,\n\tHP_MUX_HP,\n\tHP_MUX_TEST_MODE,\n\tHP_MUX_HP_IMPEDANCE,\n\tHP_MUX_MASK = 0x7,\n};\n\nenum {\n\tRCV_MUX_OPEN = 0,\n\tRCV_MUX_MUTE,\n\tRCV_MUX_VOICE_PLAYBACK,\n\tRCV_MUX_TEST_MODE,\n\tRCV_MUX_MASK = 0x3,\n};\n\nenum {\n\tLO_MUX_OPEN = 0,\n\tLO_MUX_L_DAC,\n\tLO_MUX_3RD_DAC,\n\tLO_MUX_TEST_MODE,\n\tLO_MUX_MASK = 0x3,\n};\n\n \nenum {\n\t \n\tSUPPLY_SEQ_CLK_BUF,\n\tSUPPLY_SEQ_AUD_GLB,\n\tSUPPLY_SEQ_HP_PULL_DOWN,\n\tSUPPLY_SEQ_CLKSQ,\n\tSUPPLY_SEQ_ADC_CLKGEN,\n\tSUPPLY_SEQ_TOP_CK,\n\tSUPPLY_SEQ_TOP_CK_LAST,\n\tSUPPLY_SEQ_DCC_CLK,\n\tSUPPLY_SEQ_MIC_BIAS,\n\tSUPPLY_SEQ_DMIC,\n\tSUPPLY_SEQ_AUD_TOP,\n\tSUPPLY_SEQ_AUD_TOP_LAST,\n\tSUPPLY_SEQ_DL_SDM_FIFO_CLK,\n\tSUPPLY_SEQ_DL_SDM,\n\tSUPPLY_SEQ_DL_NCP,\n\tSUPPLY_SEQ_AFE,\n\t \n\tSUPPLY_SEQ_DL_SRC,\n\tSUPPLY_SEQ_DL_ESD_RESIST,\n\tSUPPLY_SEQ_HP_DAMPING_OFF_RESET_CMFB,\n\tSUPPLY_SEQ_HP_MUTE,\n\tSUPPLY_SEQ_DL_LDO_REMOTE_SENSE,\n\tSUPPLY_SEQ_DL_LDO,\n\tSUPPLY_SEQ_DL_NV,\n\tSUPPLY_SEQ_HP_ANA_TRIM,\n\tSUPPLY_SEQ_DL_IBIST,\n\t \n\tSUPPLY_SEQ_UL_PGA,\n\tSUPPLY_SEQ_UL_ADC,\n\tSUPPLY_SEQ_UL_MTKAIF,\n\tSUPPLY_SEQ_UL_SRC_DMIC,\n\tSUPPLY_SEQ_UL_SRC,\n};\n\nenum {\n\tCH_L = 0,\n\tCH_R,\n\tNUM_CH,\n};\n\nenum {\n\tDRBIAS_4UA = 0,\n\tDRBIAS_5UA,\n\tDRBIAS_6UA,\n\tDRBIAS_7UA,\n\tDRBIAS_8UA,\n\tDRBIAS_9UA,\n\tDRBIAS_10UA,\n\tDRBIAS_11UA,\n};\n\nenum {\n\tIBIAS_4UA = 0,\n\tIBIAS_5UA,\n\tIBIAS_6UA,\n\tIBIAS_7UA,\n};\n\nenum {\n\tIBIAS_ZCD_3UA = 0,\n\tIBIAS_ZCD_4UA,\n\tIBIAS_ZCD_5UA,\n\tIBIAS_ZCD_6UA,\n};\n\nenum {\n\tMIC_BIAS_1P7 = 0,\n\tMIC_BIAS_1P8,\n\tMIC_BIAS_1P9,\n\tMIC_BIAS_2P0,\n\tMIC_BIAS_2P1,\n\tMIC_BIAS_2P5,\n\tMIC_BIAS_2P6,\n\tMIC_BIAS_2P7,\n};\n\n \nenum {\n\tDL_GAIN_8DB = 0,\n\tDL_GAIN_0DB = 8,\n\tDL_GAIN_N_1DB = 9,\n\tDL_GAIN_N_10DB = 18,\n\tDL_GAIN_N_22DB = 30,\n\tDL_GAIN_N_40DB = 0x1f,\n};\n\n \nenum {\n\tMIC_TYPE_MUX_IDLE = 0,\n\tMIC_TYPE_MUX_ACC,\n\tMIC_TYPE_MUX_DMIC,\n\tMIC_TYPE_MUX_DCC,\n\tMIC_TYPE_MUX_DCC_ECM_DIFF,\n\tMIC_TYPE_MUX_DCC_ECM_SINGLE,\n};\n\n \nenum {\n\tUL_SRC_MUX_AMIC = 0,\n\tUL_SRC_MUX_DMIC,\n};\n\n \nenum {\n\tMISO_MUX_UL1_CH1 = 0,\n\tMISO_MUX_UL1_CH2,\n\tMISO_MUX_UL2_CH1,\n\tMISO_MUX_UL2_CH2,\n};\n\n \nenum {\n\tDMIC_MUX_DMIC_DATA0 = 0,\n\tDMIC_MUX_DMIC_DATA1_L,\n\tDMIC_MUX_DMIC_DATA1_L_1,\n\tDMIC_MUX_DMIC_DATA1_R,\n};\n\n \nenum {\n\tADC_MUX_IDLE = 0,\n\tADC_MUX_AIN0,\n\tADC_MUX_PREAMPLIFIER,\n\tADC_MUX_IDLE1,\n};\n\n \nenum {\n\tPGA_L_MUX_NONE = 0,\n\tPGA_L_MUX_AIN0,\n\tPGA_L_MUX_AIN1,\n};\n\n \nenum {\n\tPGA_R_MUX_NONE = 0,\n\tPGA_R_MUX_AIN2,\n\tPGA_R_MUX_AIN3,\n\tPGA_R_MUX_AIN0,\n};\n\n \nenum {\n\tPGA_3_MUX_NONE = 0,\n\tPGA_3_MUX_AIN3,\n\tPGA_3_MUX_AIN2,\n};\n\nstruct mt6359_priv {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\tunsigned int dl_rate[MT6359_AIF_NUM];\n\tunsigned int ul_rate[MT6359_AIF_NUM];\n\tint ana_gain[AUDIO_ANALOG_VOLUME_TYPE_MAX];\n\tunsigned int mux_select[MUX_NUM];\n\tunsigned int dmic_one_wire_mode;\n\tint dev_counter[DEVICE_NUM];\n\tint hp_gain_ctl;\n\tint hp_hifi_mode;\n\tint mtkaif_protocol;\n};\n\n#define CODEC_MT6359_NAME \"mtk-codec-mt6359\"\n#define IS_DCC_BASE(type) ((type) == MIC_TYPE_MUX_DCC || \\\n\t\t\t   (type) == MIC_TYPE_MUX_DCC_ECM_DIFF || \\\n\t\t\t   (type) == MIC_TYPE_MUX_DCC_ECM_SINGLE)\n\nvoid mt6359_set_mtkaif_protocol(struct snd_soc_component *cmpnt,\n\t\t\t\tint mtkaif_protocol);\nvoid mt6359_mtkaif_calibration_enable(struct snd_soc_component *cmpnt);\nvoid mt6359_mtkaif_calibration_disable(struct snd_soc_component *cmpnt);\nvoid mt6359_set_mtkaif_calibration_phase(struct snd_soc_component *cmpnt,\n\t\t\t\t\t int phase_1, int phase_2, int phase_3);\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}