#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13cfa8d10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13cf9b890 .scope module, "tb_e2e_multi_gemm" "tb_e2e_multi_gemm" 3 6;
 .timescale -9 -12;
P_0x13cfa8710 .param/l "ARRAY_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x13cfa8750 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x13cfa8790 .param/l "OP_HALT" 1 3 59, C4<11111111>;
P_0x13cfa87d0 .param/l "OP_TENSOR" 1 3 58, C4<00000001>;
P_0x13cfa8810 .param/l "SRAM_WIDTH" 0 3 9, +C4<00000000000000000000000100000000>;
v0x60000359ec70_0 .net "axi_araddr", 39 0, L_0x600002cc6450;  1 drivers
v0x60000359ed00_0 .net "axi_arlen", 7 0, L_0x600002cc64c0;  1 drivers
v0x60000359ed90_0 .var "axi_arready", 0 0;
v0x60000359ee20_0 .net "axi_arvalid", 0 0, L_0x600002cc65a0;  1 drivers
v0x60000359eeb0_0 .net "axi_awaddr", 39 0, L_0x600002cc61b0;  1 drivers
v0x60000359ef40_0 .net "axi_awlen", 7 0, L_0x600002cc6220;  1 drivers
v0x60000359efd0_0 .var "axi_awready", 0 0;
v0x60000359f060_0 .net "axi_awvalid", 0 0, L_0x600002cc6290;  1 drivers
L_0x13008a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000359f0f0_0 .net "axi_bready", 0 0, L_0x13008a968;  1 drivers
v0x60000359f180_0 .var "axi_bresp", 1 0;
v0x60000359f210_0 .var "axi_bvalid", 0 0;
v0x60000359f2a0_0 .var "axi_rdata", 255 0;
v0x60000359f330_0 .var "axi_rlast", 0 0;
v0x60000359f3c0_0 .net "axi_rready", 0 0, L_0x600002cc6610;  1 drivers
v0x60000359f450_0 .var "axi_rvalid", 0 0;
v0x60000359f4e0_0 .net "axi_wdata", 255 0, L_0x600002cc6300;  1 drivers
v0x60000359f570_0 .net "axi_wlast", 0 0, L_0x600002cc6370;  1 drivers
v0x60000359f600_0 .var "axi_wready", 0 0;
v0x60000359f690_0 .net "axi_wvalid", 0 0, L_0x600002cc63e0;  1 drivers
v0x60000359f720_0 .var "clk", 0 0;
v0x60000359f7b0_0 .var/i "errors", 31 0;
v0x60000359f840_0 .var "global_sync_in", 0 0;
v0x60000359f8d0_0 .var/i "i", 31 0;
v0x60000359f960_0 .var "noc_rx_addr", 19 0;
v0x60000359f9f0_0 .var "noc_rx_data", 255 0;
v0x60000359fa80_0 .var "noc_rx_is_instr", 0 0;
v0x60000359fb10_0 .net "noc_rx_ready", 0 0, L_0x6000036d6e40;  1 drivers
v0x60000359fba0_0 .var "noc_rx_valid", 0 0;
L_0x13008a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000359fc30_0 .net "noc_tx_addr", 19 0, L_0x13008a9f8;  1 drivers
L_0x13008a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000359fcc0_0 .net "noc_tx_data", 255 0, L_0x13008a9b0;  1 drivers
v0x60000359fd50_0 .var "noc_tx_ready", 0 0;
L_0x13008aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000359fde0_0 .net "noc_tx_valid", 0 0, L_0x13008aa40;  1 drivers
v0x60000359fe70_0 .var "row0", 255 0;
v0x60000359ff00_0 .var "row1", 255 0;
v0x600003590000_0 .var "row2", 255 0;
v0x600003590090_0 .var "row3", 255 0;
v0x600003590120_0 .var "rst_n", 0 0;
v0x6000035901b0_0 .var "sync_grant", 0 0;
v0x600003590240_0 .net "sync_request", 0 0, L_0x600002cc2370;  1 drivers
v0x6000035902d0_0 .net "tpc_busy", 0 0, L_0x600002cc2530;  1 drivers
v0x600003590360_0 .net "tpc_done", 0 0, L_0x600002cc23e0;  1 drivers
v0x6000035903f0_0 .net "tpc_error", 0 0, L_0x600002cc2300;  1 drivers
v0x600003590480_0 .var "tpc_start", 0 0;
v0x600003590510_0 .var "tpc_start_pc", 19 0;
E_0x6000012b9740 .event negedge, v0x6000035f8090_0;
S_0x13cf6c840 .scope module, "dut" "tensor_processing_cluster" 3 42, 4 15 0, S_0x13cf9b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x13d810000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x13d810040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x13d810080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x13d8100c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x13d810100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x13d810140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x13d810180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x13d8101c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x13d810200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x13d810240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x13d810280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x13d8102c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x13d810300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x13d810340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x13d810380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x13d8103c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x13d810400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600002cc32c0 .functor BUFZ 1, v0x60000359c3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc5ab0 .functor OR 1, L_0x6000036d3ca0, L_0x6000036d3e80, C4<0>, C4<0>;
L_0x600002cc5b20 .functor AND 1, L_0x600002cc5a40, L_0x600002cc5ab0, C4<1>, C4<1>;
L_0x600002cc5b90 .functor BUFZ 1, v0x60000359d440_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc5c00 .functor BUFZ 1, v0x60000359cf30_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc67d0 .functor AND 1, v0x60000359fba0_0, L_0x6000036d6e40, C4<1>, C4<1>;
L_0x600002cc6840 .functor AND 1, L_0x600002cc67d0, L_0x6000036d6ee0, C4<1>, C4<1>;
v0x60000359a370_0 .net *"_ivl_24", 19 0, L_0x6000036d35c0;  1 drivers
L_0x13008a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000359a400_0 .net *"_ivl_27", 3 0, L_0x13008a530;  1 drivers
v0x60000359a490_0 .net *"_ivl_28", 19 0, L_0x6000036d3660;  1 drivers
L_0x13008a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000359a520_0 .net *"_ivl_31", 14 0, L_0x13008a578;  1 drivers
L_0x13008a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000359a5b0_0 .net/2u *"_ivl_34", 2 0, L_0x13008a5c0;  1 drivers
v0x60000359a640_0 .net *"_ivl_38", 19 0, L_0x6000036d3840;  1 drivers
L_0x13008a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000359a6d0_0 .net *"_ivl_41", 3 0, L_0x13008a608;  1 drivers
v0x60000359a760_0 .net *"_ivl_42", 19 0, L_0x6000036d38e0;  1 drivers
L_0x13008a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000359a7f0_0 .net *"_ivl_45", 3 0, L_0x13008a650;  1 drivers
L_0x13008a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000359a880_0 .net/2u *"_ivl_48", 2 0, L_0x13008a698;  1 drivers
v0x60000359a910_0 .net *"_ivl_52", 19 0, L_0x6000036d3ac0;  1 drivers
L_0x13008a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000359a9a0_0 .net *"_ivl_55", 3 0, L_0x13008a6e0;  1 drivers
v0x60000359aa30_0 .net *"_ivl_56", 19 0, L_0x6000036d3b60;  1 drivers
L_0x13008a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000359aac0_0 .net *"_ivl_59", 3 0, L_0x13008a728;  1 drivers
L_0x13008a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000359ab50_0 .net *"_ivl_63", 127 0, L_0x13008a770;  1 drivers
v0x60000359abe0_0 .net *"_ivl_65", 127 0, L_0x6000036d3d40;  1 drivers
L_0x13008a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000359ac70_0 .net/2u *"_ivl_68", 2 0, L_0x13008a7b8;  1 drivers
v0x60000359ad00_0 .net *"_ivl_70", 0 0, L_0x6000036d3ca0;  1 drivers
L_0x13008a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000359ad90_0 .net/2u *"_ivl_72", 2 0, L_0x13008a800;  1 drivers
v0x60000359ae20_0 .net *"_ivl_74", 0 0, L_0x6000036d3e80;  1 drivers
v0x60000359aeb0_0 .net *"_ivl_77", 0 0, L_0x600002cc5ab0;  1 drivers
v0x60000359af40_0 .net *"_ivl_87", 0 0, L_0x600002cc67d0;  1 drivers
v0x60000359afd0_0 .net *"_ivl_89", 0 0, L_0x6000036d6ee0;  1 drivers
v0x60000359b060_0 .var "act_data_d", 31 0;
v0x60000359b0f0_0 .var "act_valid_d", 0 0;
v0x60000359b180_0 .var "act_valid_d2", 0 0;
v0x60000359b210_0 .net "axi_araddr", 39 0, L_0x600002cc6450;  alias, 1 drivers
v0x60000359b2a0_0 .net "axi_arlen", 7 0, L_0x600002cc64c0;  alias, 1 drivers
v0x60000359b330_0 .net "axi_arready", 0 0, v0x60000359ed90_0;  1 drivers
v0x60000359b3c0_0 .net "axi_arvalid", 0 0, L_0x600002cc65a0;  alias, 1 drivers
v0x60000359b450_0 .net "axi_awaddr", 39 0, L_0x600002cc61b0;  alias, 1 drivers
v0x60000359b4e0_0 .net "axi_awlen", 7 0, L_0x600002cc6220;  alias, 1 drivers
v0x60000359b570_0 .net "axi_awready", 0 0, v0x60000359efd0_0;  1 drivers
v0x60000359b600_0 .net "axi_awvalid", 0 0, L_0x600002cc6290;  alias, 1 drivers
v0x60000359b690_0 .net "axi_bready", 0 0, L_0x13008a968;  alias, 1 drivers
v0x60000359b720_0 .net "axi_bresp", 1 0, v0x60000359f180_0;  1 drivers
v0x60000359b7b0_0 .net "axi_bvalid", 0 0, v0x60000359f210_0;  1 drivers
v0x60000359b840_0 .net "axi_rdata", 255 0, v0x60000359f2a0_0;  1 drivers
v0x60000359b8d0_0 .net "axi_rlast", 0 0, v0x60000359f330_0;  1 drivers
v0x60000359b960_0 .net "axi_rready", 0 0, L_0x600002cc6610;  alias, 1 drivers
v0x60000359b9f0_0 .net "axi_rvalid", 0 0, v0x60000359f450_0;  1 drivers
v0x60000359ba80_0 .net "axi_wdata", 255 0, L_0x600002cc6300;  alias, 1 drivers
v0x60000359bb10_0 .net "axi_wlast", 0 0, L_0x600002cc6370;  alias, 1 drivers
v0x60000359bba0_0 .net "axi_wready", 0 0, v0x60000359f600_0;  1 drivers
v0x60000359bc30_0 .net "axi_wvalid", 0 0, L_0x600002cc63e0;  alias, 1 drivers
v0x60000359bcc0_0 .net "clk", 0 0, v0x60000359f720_0;  1 drivers
v0x60000359bd50_0 .net "dma_lcp_done", 0 0, L_0x600002cc5f80;  1 drivers
v0x60000359bde0_0 .net "dma_lcp_ready", 0 0, L_0x6000036d5f40;  1 drivers
v0x60000359be70_0 .net "dma_sram_addr", 19 0, v0x6000035f8e10_0;  1 drivers
v0x60000359bf00_0 .net "dma_sram_rdata", 255 0, L_0x600002cc6760;  1 drivers
v0x60000359c000_0 .net "dma_sram_re", 0 0, L_0x600002cc6140;  1 drivers
v0x60000359c090_0 .net "dma_sram_ready", 0 0, L_0x6000036d6da0;  1 drivers
v0x60000359c120_0 .net "dma_sram_wdata", 255 0, L_0x600002cc6060;  1 drivers
v0x60000359c1b0_0 .net "dma_sram_we", 0 0, L_0x600002cc60d0;  1 drivers
v0x60000359c240_0 .net "global_sync_in", 0 0, v0x60000359f840_0;  1 drivers
v0x60000359c2d0 .array "instr_mem", 4095 0, 127 0;
v0x60000359c360_0 .var "instr_rdata_reg", 127 0;
v0x60000359c3f0_0 .var "instr_valid_reg", 0 0;
v0x60000359c480_0 .net "lcp_dma_cmd", 127 0, v0x6000035fa910_0;  1 drivers
v0x60000359c510_0 .net "lcp_dma_valid", 0 0, L_0x600002cc2610;  1 drivers
v0x60000359c5a0_0 .net "lcp_imem_addr", 19 0, L_0x600002cc3090;  1 drivers
v0x60000359c630_0 .net "lcp_imem_data", 127 0, v0x60000359c360_0;  1 drivers
v0x60000359c6c0_0 .net "lcp_imem_re", 0 0, L_0x600002cc3100;  1 drivers
v0x60000359c750_0 .net "lcp_imem_valid", 0 0, L_0x600002cc32c0;  1 drivers
v0x60000359c7e0_0 .net "lcp_mxu_cmd", 127 0, v0x6000035fb600_0;  1 drivers
v0x60000359c870_0 .net "lcp_mxu_valid", 0 0, L_0x600002cc28b0;  1 drivers
v0x60000359c900_0 .net "lcp_vpu_cmd", 127 0, v0x6000035fc240_0;  1 drivers
v0x60000359c990_0 .net "lcp_vpu_valid", 0 0, L_0x600002cc26f0;  1 drivers
v0x60000359ca20_0 .net "mxu_a_addr", 19 0, L_0x6000036d3980;  1 drivers
v0x60000359cab0_0 .net "mxu_a_rdata", 255 0, L_0x600002cc6680;  1 drivers
v0x60000359cb40_0 .net "mxu_a_re", 0 0, L_0x6000036d3a20;  1 drivers
v0x60000359cbd0_0 .net "mxu_a_ready", 0 0, L_0x6000036d6c60;  1 drivers
v0x60000359cc60_0 .net "mxu_cfg_k", 15 0, L_0x6000036dd900;  1 drivers
v0x60000359ccf0_0 .net "mxu_cfg_m", 15 0, L_0x6000036dd7c0;  1 drivers
v0x60000359cd80_0 .net "mxu_cfg_n", 15 0, L_0x6000036dd860;  1 drivers
v0x60000359ce10_0 .var "mxu_col_cnt", 4 0;
v0x60000359cea0_0 .var "mxu_cycle_cnt", 15 0;
v0x60000359cf30_0 .var "mxu_done_reg", 0 0;
v0x60000359cfc0_0 .net "mxu_dst_addr", 15 0, L_0x6000036dd5e0;  1 drivers
v0x60000359d050_0 .net "mxu_lcp_done", 0 0, L_0x600002cc5c00;  1 drivers
v0x60000359d0e0_0 .net "mxu_lcp_ready", 0 0, L_0x600002cc5b90;  1 drivers
v0x60000359d170_0 .net "mxu_o_addr", 19 0, L_0x6000036d3c00;  1 drivers
v0x60000359d200_0 .net "mxu_o_ready", 0 0, L_0x6000036d6d00;  1 drivers
v0x60000359d290_0 .net "mxu_o_wdata", 255 0, L_0x6000036d3de0;  1 drivers
v0x60000359d320_0 .net "mxu_o_we", 0 0, L_0x600002cc5b20;  1 drivers
v0x60000359d3b0_0 .var "mxu_out_cnt", 15 0;
v0x60000359d440_0 .var "mxu_ready_reg", 0 0;
v0x60000359d4d0_0 .net "mxu_src0_addr", 15 0, L_0x6000036dd680;  1 drivers
v0x60000359d560_0 .net "mxu_src1_addr", 15 0, L_0x6000036dd720;  1 drivers
v0x60000359d5f0_0 .var "mxu_start_array", 0 0;
v0x60000359d680_0 .var "mxu_start_array_d", 0 0;
v0x60000359d710_0 .var "mxu_state", 2 0;
v0x60000359d7a0_0 .net "mxu_subop", 7 0, L_0x6000036dd540;  1 drivers
v0x60000359d830_0 .net "mxu_w_addr", 19 0, L_0x6000036d3700;  1 drivers
v0x60000359d8c0_0 .net "mxu_w_rdata", 255 0, v0x6000035e78d0_0;  1 drivers
v0x60000359d950_0 .net "mxu_w_re", 0 0, L_0x6000036d37a0;  1 drivers
v0x60000359d9e0_0 .net "mxu_w_ready", 0 0, L_0x6000036d6b20;  1 drivers
v0x60000359da70_0 .net "noc_data_write", 0 0, L_0x600002cc6840;  1 drivers
v0x60000359db00_0 .net "noc_rx_addr", 19 0, v0x60000359f960_0;  1 drivers
v0x60000359db90_0 .net "noc_rx_data", 255 0, v0x60000359f9f0_0;  1 drivers
v0x60000359dc20_0 .net "noc_rx_is_instr", 0 0, v0x60000359fa80_0;  1 drivers
v0x60000359dcb0_0 .net "noc_rx_ready", 0 0, L_0x6000036d6e40;  alias, 1 drivers
v0x60000359dd40_0 .net "noc_rx_valid", 0 0, v0x60000359fba0_0;  1 drivers
v0x60000359ddd0_0 .net "noc_tx_addr", 19 0, L_0x13008a9f8;  alias, 1 drivers
v0x60000359de60_0 .net "noc_tx_data", 255 0, L_0x13008a9b0;  alias, 1 drivers
v0x60000359def0_0 .net "noc_tx_ready", 0 0, v0x60000359fd50_0;  1 drivers
v0x60000359df80_0 .net "noc_tx_valid", 0 0, L_0x13008aa40;  alias, 1 drivers
v0x60000359e010_0 .net "rst_n", 0 0, v0x600003590120_0;  1 drivers
v0x60000359e0a0_0 .net "sync_grant", 0 0, v0x6000035901b0_0;  1 drivers
v0x60000359e130_0 .net "sync_request", 0 0, L_0x600002cc2370;  alias, 1 drivers
v0x60000359e1c0_0 .net "systolic_busy", 0 0, L_0x600002cc5960;  1 drivers
v0x60000359e250_0 .net "systolic_done", 0 0, L_0x6000036d30c0;  1 drivers
v0x60000359e2e0_0 .net "systolic_result", 127 0, L_0x6000036d2c60;  1 drivers
v0x60000359e370_0 .net "systolic_result_valid", 0 0, L_0x600002cc5a40;  1 drivers
v0x60000359e400_0 .net "tpc_busy", 0 0, L_0x600002cc2530;  alias, 1 drivers
v0x60000359e490_0 .net "tpc_done", 0 0, L_0x600002cc23e0;  alias, 1 drivers
v0x60000359e520_0 .net "tpc_error", 0 0, L_0x600002cc2300;  alias, 1 drivers
v0x60000359e5b0_0 .net "tpc_start", 0 0, v0x600003590480_0;  1 drivers
v0x60000359e640_0 .net "tpc_start_pc", 19 0, v0x600003590510_0;  1 drivers
v0x60000359e6d0_0 .net "vpu_lcp_done", 0 0, L_0x600002cc5d50;  1 drivers
v0x60000359e760_0 .net "vpu_lcp_ready", 0 0, L_0x6000036d5a40;  1 drivers
v0x60000359e7f0_0 .net "vpu_sram_addr", 19 0, v0x600003599710_0;  1 drivers
v0x60000359e880_0 .net "vpu_sram_rdata", 255 0, L_0x600002cc66f0;  1 drivers
v0x60000359e910_0 .net "vpu_sram_re", 0 0, L_0x600002cc5f10;  1 drivers
v0x60000359e9a0_0 .net "vpu_sram_ready", 0 0, L_0x6000036d6bc0;  1 drivers
v0x60000359ea30_0 .net "vpu_sram_wdata", 255 0, L_0x600002cc5e30;  1 drivers
v0x60000359eac0_0 .net "vpu_sram_we", 0 0, L_0x600002cc5ea0;  1 drivers
v0x60000359eb50_0 .var "weight_load_col_d", 1 0;
v0x60000359ebe0_0 .var "weight_load_en_d", 0 0;
L_0x6000036dd540 .part v0x6000035fb600_0, 112, 8;
L_0x6000036dd5e0 .part v0x6000035fb600_0, 96, 16;
L_0x6000036dd680 .part v0x6000035fb600_0, 80, 16;
L_0x6000036dd720 .part v0x6000035fb600_0, 64, 16;
L_0x6000036dd7c0 .part v0x6000035fb600_0, 48, 16;
L_0x6000036dd860 .part v0x6000035fb600_0, 32, 16;
L_0x6000036dd900 .part v0x6000035fb600_0, 16, 16;
L_0x6000036d3520 .part v0x6000035e78d0_0, 0, 32;
L_0x6000036d35c0 .concat [ 16 4 0 0], L_0x6000036dd720, L_0x13008a530;
L_0x6000036d3660 .concat [ 5 15 0 0], v0x60000359ce10_0, L_0x13008a578;
L_0x6000036d3700 .arith/sum 20, L_0x6000036d35c0, L_0x6000036d3660;
L_0x6000036d37a0 .cmp/eq 3, v0x60000359d710_0, L_0x13008a5c0;
L_0x6000036d3840 .concat [ 16 4 0 0], L_0x6000036dd680, L_0x13008a608;
L_0x6000036d38e0 .concat [ 16 4 0 0], v0x60000359cea0_0, L_0x13008a650;
L_0x6000036d3980 .arith/sum 20, L_0x6000036d3840, L_0x6000036d38e0;
L_0x6000036d3a20 .cmp/eq 3, v0x60000359d710_0, L_0x13008a698;
L_0x6000036d3ac0 .concat [ 16 4 0 0], L_0x6000036dd5e0, L_0x13008a6e0;
L_0x6000036d3b60 .concat [ 16 4 0 0], v0x60000359d3b0_0, L_0x13008a728;
L_0x6000036d3c00 .arith/sum 20, L_0x6000036d3ac0, L_0x6000036d3b60;
L_0x6000036d3d40 .part L_0x6000036d2c60, 0, 128;
L_0x6000036d3de0 .concat [ 128 128 0 0], L_0x6000036d3d40, L_0x13008a770;
L_0x6000036d3ca0 .cmp/eq 3, v0x60000359d710_0, L_0x13008a7b8;
L_0x6000036d3e80 .cmp/eq 3, v0x60000359d710_0, L_0x13008a800;
L_0x6000036d6e40 .reduce/nor L_0x600002cc2530;
L_0x6000036d6ee0 .reduce/nor v0x60000359fa80_0;
S_0x13cf966a0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x13cf6c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x13d81de00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x13d81de40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x13d81de80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x13d81dec0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x13d81df00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x13d81df40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x13d81df80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x13d81dfc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x13d81e000 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x13d81e040 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x13d81e080 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x13d81e0c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x13d81e100 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x13d81e140 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x13d81e180 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x13d81e1c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x13d81e200 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x13d81e240 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x13d81e280 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x13d81e2c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x13d81e300 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002cc5f80 .functor BUFZ 1, v0x6000035f8510_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc6060 .functor BUFZ 256, v0x6000035f9170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002cc60d0 .functor BUFZ 1, v0x6000035f9290_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc6140 .functor BUFZ 1, v0x6000035f8fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc61b0 .functor BUFZ 40, v0x6000035c7450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002cc6220 .functor BUFZ 8, v0x6000035c7570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002cc6290 .functor BUFZ 1, v0x6000035c7720_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc6300 .functor BUFZ 256, v0x6000035c7cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002cc6370 .functor BUFZ 1, v0x6000035c7de0_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc63e0 .functor BUFZ 1, v0x6000035c06c0_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc6450 .functor BUFZ 40, v0x6000035c7060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002cc64c0 .functor BUFZ 8, v0x6000035c7180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002cc65a0 .functor BUFZ 1, v0x6000035c7330_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc6610 .functor BUFZ 1, v0x6000035c7b10_0, C4<0>, C4<0>, C4<0>;
L_0x13008a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000035c6f40_0 .net/2u *"_ivl_14", 3 0, L_0x13008a920;  1 drivers
v0x6000035c6fd0_0 .net "axi_araddr", 39 0, L_0x600002cc6450;  alias, 1 drivers
v0x6000035c7060_0 .var "axi_araddr_reg", 39 0;
v0x6000035c70f0_0 .net "axi_arlen", 7 0, L_0x600002cc64c0;  alias, 1 drivers
v0x6000035c7180_0 .var "axi_arlen_reg", 7 0;
v0x6000035c7210_0 .net "axi_arready", 0 0, v0x60000359ed90_0;  alias, 1 drivers
v0x6000035c72a0_0 .net "axi_arvalid", 0 0, L_0x600002cc65a0;  alias, 1 drivers
v0x6000035c7330_0 .var "axi_arvalid_reg", 0 0;
v0x6000035c73c0_0 .net "axi_awaddr", 39 0, L_0x600002cc61b0;  alias, 1 drivers
v0x6000035c7450_0 .var "axi_awaddr_reg", 39 0;
v0x6000035c74e0_0 .net "axi_awlen", 7 0, L_0x600002cc6220;  alias, 1 drivers
v0x6000035c7570_0 .var "axi_awlen_reg", 7 0;
v0x6000035c7600_0 .net "axi_awready", 0 0, v0x60000359efd0_0;  alias, 1 drivers
v0x6000035c7690_0 .net "axi_awvalid", 0 0, L_0x600002cc6290;  alias, 1 drivers
v0x6000035c7720_0 .var "axi_awvalid_reg", 0 0;
v0x6000035c77b0_0 .net "axi_bready", 0 0, L_0x13008a968;  alias, 1 drivers
v0x6000035c7840_0 .net "axi_bresp", 1 0, v0x60000359f180_0;  alias, 1 drivers
v0x6000035c78d0_0 .net "axi_bvalid", 0 0, v0x60000359f210_0;  alias, 1 drivers
v0x6000035c7960_0 .net "axi_rdata", 255 0, v0x60000359f2a0_0;  alias, 1 drivers
v0x6000035c79f0_0 .net "axi_rlast", 0 0, v0x60000359f330_0;  alias, 1 drivers
v0x6000035c7a80_0 .net "axi_rready", 0 0, L_0x600002cc6610;  alias, 1 drivers
v0x6000035c7b10_0 .var "axi_rready_reg", 0 0;
v0x6000035c7ba0_0 .net "axi_rvalid", 0 0, v0x60000359f450_0;  alias, 1 drivers
v0x6000035c7c30_0 .net "axi_wdata", 255 0, L_0x600002cc6300;  alias, 1 drivers
v0x6000035c7cc0_0 .var "axi_wdata_reg", 255 0;
v0x6000035c7d50_0 .net "axi_wlast", 0 0, L_0x600002cc6370;  alias, 1 drivers
v0x6000035c7de0_0 .var "axi_wlast_reg", 0 0;
v0x6000035c7e70_0 .net "axi_wready", 0 0, v0x60000359f600_0;  alias, 1 drivers
v0x6000035c7f00_0 .net "axi_wvalid", 0 0, L_0x600002cc63e0;  alias, 1 drivers
v0x6000035c06c0_0 .var "axi_wvalid_reg", 0 0;
v0x6000035c0630_0 .net "cfg_cols", 11 0, L_0x6000036d5d60;  1 drivers
v0x6000035f8000_0 .net "cfg_rows", 11 0, L_0x6000036d5cc0;  1 drivers
v0x6000035f8090_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035f8120_0 .net "cmd", 127 0, v0x6000035fa910_0;  alias, 1 drivers
v0x6000035f81b0_0 .net "cmd_done", 0 0, L_0x600002cc5f80;  alias, 1 drivers
v0x6000035f8240_0 .net "cmd_ready", 0 0, L_0x6000036d5f40;  alias, 1 drivers
v0x6000035f82d0_0 .net "cmd_valid", 0 0, L_0x600002cc2610;  alias, 1 drivers
v0x6000035f8360_0 .var "col_count", 11 0;
v0x6000035f83f0_0 .var "cols_cfg", 11 0;
v0x6000035f8480_0 .var "data_buf", 255 0;
v0x6000035f8510_0 .var "done_reg", 0 0;
v0x6000035f85a0_0 .net "ext_addr", 39 0, L_0x6000036d5b80;  1 drivers
v0x6000035f8630_0 .var "ext_base", 39 0;
v0x6000035f86c0_0 .var "ext_ptr", 39 0;
v0x6000035f8750_0 .net "ext_stride", 11 0, L_0x6000036d5e00;  1 drivers
v0x6000035f87e0_0 .var "ext_stride_cfg", 11 0;
v0x6000035f8870_0 .net "int_addr", 19 0, L_0x6000036d5c20;  1 drivers
v0x6000035f8900_0 .var "int_base", 19 0;
v0x6000035f8990_0 .var "int_ptr", 19 0;
v0x6000035f8a20_0 .net "int_stride", 11 0, L_0x6000036d5ea0;  1 drivers
v0x6000035f8ab0_0 .var "int_stride_cfg", 11 0;
v0x6000035f8b40_0 .var "op_type", 7 0;
v0x6000035f8bd0_0 .var "row_count", 11 0;
v0x6000035f8c60_0 .var "rows_cfg", 11 0;
v0x6000035f8cf0_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035f8d80_0 .net "sram_addr", 19 0, v0x6000035f8e10_0;  alias, 1 drivers
v0x6000035f8e10_0 .var "sram_addr_reg", 19 0;
v0x6000035f8ea0_0 .net "sram_rdata", 255 0, L_0x600002cc6760;  alias, 1 drivers
v0x6000035f8f30_0 .net "sram_re", 0 0, L_0x600002cc6140;  alias, 1 drivers
v0x6000035f8fc0_0 .var "sram_re_reg", 0 0;
v0x6000035f9050_0 .net "sram_ready", 0 0, L_0x6000036d6da0;  alias, 1 drivers
v0x6000035f90e0_0 .net "sram_wdata", 255 0, L_0x600002cc6060;  alias, 1 drivers
v0x6000035f9170_0 .var "sram_wdata_reg", 255 0;
v0x6000035f9200_0 .net "sram_we", 0 0, L_0x600002cc60d0;  alias, 1 drivers
v0x6000035f9290_0 .var "sram_we_reg", 0 0;
v0x6000035f9320_0 .var "state", 3 0;
v0x6000035f93b0_0 .net "subop", 7 0, L_0x6000036d5ae0;  1 drivers
E_0x6000012ba100/0 .event negedge, v0x6000035f8cf0_0;
E_0x6000012ba100/1 .event posedge, v0x6000035f8090_0;
E_0x6000012ba100 .event/or E_0x6000012ba100/0, E_0x6000012ba100/1;
L_0x6000036d5ae0 .part v0x6000035fa910_0, 112, 8;
L_0x6000036d5b80 .part v0x6000035fa910_0, 72, 40;
L_0x6000036d5c20 .part v0x6000035fa910_0, 52, 20;
L_0x6000036d5cc0 .part v0x6000035fa910_0, 40, 12;
L_0x6000036d5d60 .part v0x6000035fa910_0, 28, 12;
L_0x6000036d5e00 .part v0x6000035fa910_0, 16, 12;
L_0x6000036d5ea0 .part v0x6000035fa910_0, 4, 12;
L_0x6000036d5f40 .cmp/eq 4, v0x6000035f9320_0, L_0x13008a920;
S_0x13cf6c400 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x13cf6c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13d80e800 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x13d80e840 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x13d80e880 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x13d80e8c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x13d80e900 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x13d80e940 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x13d80e980 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x13d80e9c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x13d80ea00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x13d80ea40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x13d80ea80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x13d80eac0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x13d80eb00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x13d80eb40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x13d80eb80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x13d80ebc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x13d80ec00 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x13d80ec40 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x13d80ec80 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x13d80ecc0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x13d80ed00 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x13d80ed40 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x13d80ed80 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x13d80edc0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x13d80ee00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x13d80ee40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x13d80ee80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600002cc33a0 .functor AND 1, L_0x6000036dcb40, L_0x6000036dcc80, C4<1>, C4<1>;
L_0x600002cc3020 .functor AND 1, L_0x600002cc33a0, L_0x6000036dc820, C4<1>, C4<1>;
L_0x600002cc3090 .functor BUFZ 20, v0x6000035faf40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600002cc3100 .functor BUFZ 1, v0x6000035fb0f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc28b0 .functor BUFZ 1, v0x6000035fb840_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc26f0 .functor BUFZ 1, v0x6000035fc480_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc2610 .functor BUFZ 1, v0x6000035fab50_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc24c0 .functor AND 1, L_0x6000036dd2c0, L_0x6000036dd360, C4<1>, C4<1>;
L_0x600002cc2530 .functor AND 1, L_0x600002cc24c0, L_0x6000036dd400, C4<1>, C4<1>;
L_0x600002cc23e0 .functor BUFZ 1, v0x6000035fac70_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc2300 .functor BUFZ 1, v0x6000035fad90_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc2370 .functor BUFZ 1, v0x6000035fc090_0, C4<0>, C4<0>, C4<0>;
L_0x130088010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f94d0_0 .net *"_ivl_11", 23 0, L_0x130088010;  1 drivers
L_0x130088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f9560_0 .net/2u *"_ivl_12", 31 0, L_0x130088058;  1 drivers
v0x6000035f95f0_0 .net *"_ivl_14", 0 0, L_0x6000036dcb40;  1 drivers
v0x6000035f9680_0 .net *"_ivl_16", 31 0, L_0x6000036dcbe0;  1 drivers
L_0x1300880a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f9710_0 .net *"_ivl_19", 23 0, L_0x1300880a0;  1 drivers
L_0x1300880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f97a0_0 .net/2u *"_ivl_20", 31 0, L_0x1300880e8;  1 drivers
v0x6000035f9830_0 .net *"_ivl_22", 0 0, L_0x6000036dcc80;  1 drivers
v0x6000035f98c0_0 .net *"_ivl_25", 0 0, L_0x600002cc33a0;  1 drivers
v0x6000035f9950_0 .net *"_ivl_26", 31 0, L_0x6000036dcd20;  1 drivers
L_0x130088130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f99e0_0 .net *"_ivl_29", 23 0, L_0x130088130;  1 drivers
L_0x130088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f9a70_0 .net/2u *"_ivl_30", 31 0, L_0x130088178;  1 drivers
v0x6000035f9b00_0 .net *"_ivl_32", 0 0, L_0x6000036dc820;  1 drivers
v0x6000035f9b90_0 .net *"_ivl_36", 31 0, L_0x6000036dc640;  1 drivers
L_0x1300881c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f9c20_0 .net *"_ivl_39", 23 0, L_0x1300881c0;  1 drivers
L_0x130088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f9cb0_0 .net/2u *"_ivl_40", 31 0, L_0x130088208;  1 drivers
v0x6000035f9d40_0 .net *"_ivl_44", 31 0, L_0x6000036dc500;  1 drivers
L_0x130088250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f9dd0_0 .net *"_ivl_47", 23 0, L_0x130088250;  1 drivers
L_0x130088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f9e60_0 .net/2u *"_ivl_48", 31 0, L_0x130088298;  1 drivers
v0x6000035f9ef0_0 .net *"_ivl_52", 31 0, L_0x6000036dd180;  1 drivers
L_0x1300882e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f9f80_0 .net *"_ivl_55", 23 0, L_0x1300882e0;  1 drivers
L_0x130088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035fa010_0 .net/2u *"_ivl_56", 31 0, L_0x130088328;  1 drivers
L_0x130088370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000035fa0a0_0 .net/2u *"_ivl_76", 3 0, L_0x130088370;  1 drivers
v0x6000035fa130_0 .net *"_ivl_78", 0 0, L_0x6000036dd2c0;  1 drivers
v0x6000035fa1c0_0 .net *"_ivl_8", 31 0, L_0x6000036dcaa0;  1 drivers
L_0x1300883b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000035fa250_0 .net/2u *"_ivl_80", 3 0, L_0x1300883b8;  1 drivers
v0x6000035fa2e0_0 .net *"_ivl_82", 0 0, L_0x6000036dd360;  1 drivers
v0x6000035fa370_0 .net *"_ivl_85", 0 0, L_0x600002cc24c0;  1 drivers
L_0x130088400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000035fa400_0 .net/2u *"_ivl_86", 3 0, L_0x130088400;  1 drivers
v0x6000035fa490_0 .net *"_ivl_88", 0 0, L_0x6000036dd400;  1 drivers
v0x6000035fa520_0 .net "all_done", 0 0, L_0x600002cc3020;  1 drivers
v0x6000035fa5b0_0 .net "busy", 0 0, L_0x600002cc2530;  alias, 1 drivers
v0x6000035fa640_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035fa6d0_0 .var "decoded_opcode", 7 0;
v0x6000035fa760_0 .var "decoded_subop", 7 0;
v0x6000035fa7f0_0 .net "dma_clear", 0 0, L_0x6000036dd220;  1 drivers
v0x6000035fa880_0 .net "dma_cmd", 127 0, v0x6000035fa910_0;  alias, 1 drivers
v0x6000035fa910_0 .var "dma_cmd_reg", 127 0;
v0x6000035fa9a0_0 .net "dma_done", 0 0, L_0x600002cc5f80;  alias, 1 drivers
v0x6000035faa30_0 .net "dma_ready", 0 0, L_0x6000036d5f40;  alias, 1 drivers
v0x6000035faac0_0 .net "dma_valid", 0 0, L_0x600002cc2610;  alias, 1 drivers
v0x6000035fab50_0 .var "dma_valid_reg", 0 0;
v0x6000035fabe0_0 .net "done", 0 0, L_0x600002cc23e0;  alias, 1 drivers
v0x6000035fac70_0 .var "done_reg", 0 0;
v0x6000035fad00_0 .net "error", 0 0, L_0x600002cc2300;  alias, 1 drivers
v0x6000035fad90_0 .var "error_reg", 0 0;
v0x6000035fae20_0 .net "global_sync_in", 0 0, v0x60000359f840_0;  alias, 1 drivers
v0x6000035faeb0_0 .net "imem_addr", 19 0, L_0x600002cc3090;  alias, 1 drivers
v0x6000035faf40_0 .var "imem_addr_reg", 19 0;
v0x6000035fafd0_0 .net "imem_data", 127 0, v0x60000359c360_0;  alias, 1 drivers
v0x6000035fb060_0 .net "imem_re", 0 0, L_0x600002cc3100;  alias, 1 drivers
v0x6000035fb0f0_0 .var "imem_re_reg", 0 0;
v0x6000035fb180_0 .net "imem_valid", 0 0, L_0x600002cc32c0;  alias, 1 drivers
v0x6000035fb210_0 .var "instr_reg", 127 0;
v0x6000035fb2a0_0 .net "loop_count", 15 0, L_0x6000036dc960;  1 drivers
v0x6000035fb330 .array "loop_counter", 3 0, 15 0;
v0x6000035fb3c0_0 .var "loop_sp", 1 0;
v0x6000035fb450 .array "loop_start_addr", 3 0, 19 0;
v0x6000035fb4e0_0 .net "mxu_clear", 0 0, L_0x6000036dc5a0;  1 drivers
v0x6000035fb570_0 .net "mxu_cmd", 127 0, v0x6000035fb600_0;  alias, 1 drivers
v0x6000035fb600_0 .var "mxu_cmd_reg", 127 0;
v0x6000035fb690_0 .net "mxu_done", 0 0, L_0x600002cc5c00;  alias, 1 drivers
v0x6000035fb720_0 .net "mxu_ready", 0 0, L_0x600002cc5b90;  alias, 1 drivers
v0x6000035fb7b0_0 .net "mxu_valid", 0 0, L_0x600002cc28b0;  alias, 1 drivers
v0x6000035fb840_0 .var "mxu_valid_reg", 0 0;
v0x6000035fb8d0_0 .net "opcode", 7 0, L_0x6000036dcf00;  1 drivers
v0x6000035fb960_0 .var "pc", 19 0;
v0x6000035fb9f0_0 .var "pending_dma", 7 0;
v0x6000035fba80_0 .var "pending_mxu", 7 0;
v0x6000035fbb10_0 .var "pending_vpu", 7 0;
v0x6000035fbba0_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035fbc30_0 .net "start", 0 0, v0x600003590480_0;  alias, 1 drivers
v0x6000035fbcc0_0 .net "start_pc", 19 0, v0x600003590510_0;  alias, 1 drivers
v0x6000035fbd50_0 .var "state", 3 0;
v0x6000035fbde0_0 .net "subop", 7 0, L_0x6000036dd040;  1 drivers
v0x6000035fbe70_0 .net "sync_grant", 0 0, v0x6000035901b0_0;  alias, 1 drivers
v0x6000035fbf00_0 .net "sync_mask", 7 0, L_0x6000036dca00;  1 drivers
v0x6000035fc000_0 .net "sync_request", 0 0, L_0x600002cc2370;  alias, 1 drivers
v0x6000035fc090_0 .var "sync_request_reg", 0 0;
v0x6000035fc120_0 .net "vpu_clear", 0 0, L_0x6000036dd0e0;  1 drivers
v0x6000035fc1b0_0 .net "vpu_cmd", 127 0, v0x6000035fc240_0;  alias, 1 drivers
v0x6000035fc240_0 .var "vpu_cmd_reg", 127 0;
v0x6000035fc2d0_0 .net "vpu_done", 0 0, L_0x600002cc5d50;  alias, 1 drivers
v0x6000035fc360_0 .net "vpu_ready", 0 0, L_0x6000036d5a40;  alias, 1 drivers
v0x6000035fc3f0_0 .net "vpu_valid", 0 0, L_0x600002cc26f0;  alias, 1 drivers
v0x6000035fc480_0 .var "vpu_valid_reg", 0 0;
L_0x6000036dcf00 .part v0x60000359c360_0, 120, 8;
L_0x6000036dd040 .part v0x60000359c360_0, 112, 8;
L_0x6000036dc960 .part v0x60000359c360_0, 32, 16;
L_0x6000036dca00 .part v0x60000359c360_0, 104, 8;
L_0x6000036dcaa0 .concat [ 8 24 0 0], v0x6000035fba80_0, L_0x130088010;
L_0x6000036dcb40 .cmp/eq 32, L_0x6000036dcaa0, L_0x130088058;
L_0x6000036dcbe0 .concat [ 8 24 0 0], v0x6000035fbb10_0, L_0x1300880a0;
L_0x6000036dcc80 .cmp/eq 32, L_0x6000036dcbe0, L_0x1300880e8;
L_0x6000036dcd20 .concat [ 8 24 0 0], v0x6000035fb9f0_0, L_0x130088130;
L_0x6000036dc820 .cmp/eq 32, L_0x6000036dcd20, L_0x130088178;
L_0x6000036dc640 .concat [ 8 24 0 0], v0x6000035fba80_0, L_0x1300881c0;
L_0x6000036dc5a0 .cmp/eq 32, L_0x6000036dc640, L_0x130088208;
L_0x6000036dc500 .concat [ 8 24 0 0], v0x6000035fbb10_0, L_0x130088250;
L_0x6000036dd0e0 .cmp/eq 32, L_0x6000036dc500, L_0x130088298;
L_0x6000036dd180 .concat [ 8 24 0 0], v0x6000035fb9f0_0, L_0x1300882e0;
L_0x6000036dd220 .cmp/eq 32, L_0x6000036dd180, L_0x130088328;
L_0x6000036dd2c0 .cmp/ne 4, v0x6000035fbd50_0, L_0x130088370;
L_0x6000036dd360 .cmp/ne 4, v0x6000035fbd50_0, L_0x1300883b8;
L_0x6000036dd400 .cmp/ne 4, v0x6000035fbd50_0, L_0x130088400;
S_0x13cf6bfc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x13cf6c400;
 .timescale 0 0;
v0x6000035f9440_0 .var/i "i", 31 0;
S_0x13cf91e50 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x13cf6c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x13cf8f800 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x13cf8f840 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x13cf8f880 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x13cf8f8c0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x13cf8f900 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x13cf8f940 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x13cf8f980 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x13cf8f9c0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002cc5730 .functor OR 1, L_0x6000036d2d00, L_0x6000036d2da0, C4<0>, C4<0>;
L_0x600002cc57a0 .functor AND 1, L_0x6000036d2e40, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc5810 .functor AND 1, L_0x600002cc57a0, L_0x6000036d2ee0, C4<1>, C4<1>;
L_0x600002cc5880 .functor OR 1, L_0x600002cc5730, L_0x600002cc5810, C4<0>, C4<0>;
L_0x600002cc58f0 .functor BUFZ 1, L_0x600002cc5880, C4<0>, C4<0>, C4<0>;
L_0x600002cc5960 .functor AND 1, L_0x6000036d2f80, L_0x6000036d3020, C4<1>, C4<1>;
L_0x600002cc59d0 .functor AND 1, L_0x6000036d3200, L_0x6000036d32a0, C4<1>, C4<1>;
L_0x600002cc5a40 .functor AND 1, L_0x600002cc59d0, L_0x6000036d3480, C4<1>, C4<1>;
v0x6000035e2d00_0 .net *"_ivl_101", 0 0, L_0x6000036d3480;  1 drivers
L_0x13008a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035e2d90_0 .net/2u *"_ivl_37", 2 0, L_0x13008a188;  1 drivers
v0x6000035e2e20_0 .net *"_ivl_39", 0 0, L_0x6000036d2d00;  1 drivers
L_0x13008a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000035e2eb0_0 .net/2u *"_ivl_41", 2 0, L_0x13008a1d0;  1 drivers
v0x6000035e2f40_0 .net *"_ivl_43", 0 0, L_0x6000036d2da0;  1 drivers
v0x6000035e2fd0_0 .net *"_ivl_46", 0 0, L_0x600002cc5730;  1 drivers
L_0x13008a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035e3060_0 .net/2u *"_ivl_47", 2 0, L_0x13008a218;  1 drivers
v0x6000035e30f0_0 .net *"_ivl_49", 0 0, L_0x6000036d2e40;  1 drivers
v0x6000035e3180_0 .net *"_ivl_52", 0 0, L_0x600002cc57a0;  1 drivers
v0x6000035e3210_0 .net *"_ivl_54", 0 0, L_0x6000036d2ee0;  1 drivers
v0x6000035e32a0_0 .net *"_ivl_56", 0 0, L_0x600002cc5810;  1 drivers
L_0x13008a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035e3330_0 .net/2u *"_ivl_61", 2 0, L_0x13008a260;  1 drivers
v0x6000035e33c0_0 .net *"_ivl_63", 0 0, L_0x6000036d2f80;  1 drivers
L_0x13008a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000035e3450_0 .net/2u *"_ivl_65", 2 0, L_0x13008a2a8;  1 drivers
v0x6000035e34e0_0 .net *"_ivl_67", 0 0, L_0x6000036d3020;  1 drivers
L_0x13008a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000035e3570_0 .net/2u *"_ivl_71", 2 0, L_0x13008a2f0;  1 drivers
L_0x13008a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035e3600_0 .net/2u *"_ivl_75", 2 0, L_0x13008a338;  1 drivers
L_0x13008a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000035e3690_0 .net/2u *"_ivl_81", 2 0, L_0x13008a3c8;  1 drivers
v0x6000035e3720_0 .net *"_ivl_83", 0 0, L_0x6000036d3200;  1 drivers
v0x6000035e37b0_0 .net *"_ivl_85", 0 0, L_0x6000036d32a0;  1 drivers
v0x6000035e3840_0 .net *"_ivl_88", 0 0, L_0x600002cc59d0;  1 drivers
v0x6000035e38d0_0 .net *"_ivl_89", 31 0, L_0x6000036d3340;  1 drivers
L_0x13008a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035e3960_0 .net *"_ivl_92", 15 0, L_0x13008a410;  1 drivers
L_0x13008aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000035e39f0_0 .net *"_ivl_93", 31 0, L_0x13008aa88;  1 drivers
L_0x13008a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000035e3a80_0 .net/2u *"_ivl_97", 31 0, L_0x13008a458;  1 drivers
v0x6000035e3b10_0 .net *"_ivl_99", 31 0, L_0x6000036d33e0;  1 drivers
v0x6000035e3ba0_0 .net "act_data", 31 0, v0x60000359b060_0;  1 drivers
v0x6000035e3c30 .array "act_h", 19 0;
v0x6000035e3c30_0 .net v0x6000035e3c30 0, 7 0, L_0x600002cc21b0; 1 drivers
v0x6000035e3c30_1 .net v0x6000035e3c30 1, 7 0, v0x6000035fd5f0_0; 1 drivers
v0x6000035e3c30_2 .net v0x6000035e3c30 2, 7 0, v0x6000035feb50_0; 1 drivers
v0x6000035e3c30_3 .net v0x6000035e3c30 3, 7 0, v0x6000035f0120_0; 1 drivers
v0x6000035e3c30_4 .net v0x6000035e3c30 4, 7 0, v0x6000035f1680_0; 1 drivers
v0x6000035e3c30_5 .net v0x6000035e3c30 5, 7 0, L_0x600002cc2060; 1 drivers
v0x6000035e3c30_6 .net v0x6000035e3c30 6, 7 0, v0x6000035f2be0_0; 1 drivers
v0x6000035e3c30_7 .net v0x6000035e3c30 7, 7 0, v0x6000035f41b0_0; 1 drivers
v0x6000035e3c30_8 .net v0x6000035e3c30 8, 7 0, v0x6000035f5710_0; 1 drivers
v0x6000035e3c30_9 .net v0x6000035e3c30 9, 7 0, v0x6000035f6c70_0; 1 drivers
v0x6000035e3c30_10 .net v0x6000035e3c30 10, 7 0, L_0x600002cc20d0; 1 drivers
v0x6000035e3c30_11 .net v0x6000035e3c30 11, 7 0, v0x6000035e8240_0; 1 drivers
v0x6000035e3c30_12 .net v0x6000035e3c30 12, 7 0, v0x6000035e97a0_0; 1 drivers
v0x6000035e3c30_13 .net v0x6000035e3c30 13, 7 0, v0x6000035ead00_0; 1 drivers
v0x6000035e3c30_14 .net v0x6000035e3c30 14, 7 0, v0x6000035ec2d0_0; 1 drivers
v0x6000035e3c30_15 .net v0x6000035e3c30 15, 7 0, L_0x600002cc1f80; 1 drivers
v0x6000035e3c30_16 .net v0x6000035e3c30 16, 7 0, v0x6000035ed830_0; 1 drivers
v0x6000035e3c30_17 .net v0x6000035e3c30 17, 7 0, v0x6000035eed90_0; 1 drivers
v0x6000035e3c30_18 .net v0x6000035e3c30 18, 7 0, v0x6000035e0360_0; 1 drivers
v0x6000035e3c30_19 .net v0x6000035e3c30 19, 7 0, v0x6000035e18c0_0; 1 drivers
v0x6000035e3cc0_0 .net "act_ready", 0 0, L_0x6000036d3160;  1 drivers
v0x6000035e3d50_0 .net "act_valid", 0 0, v0x60000359b180_0;  1 drivers
v0x6000035e3de0_0 .net "busy", 0 0, L_0x600002cc5960;  alias, 1 drivers
v0x6000035e3e70_0 .net "cfg_k_tiles", 15 0, L_0x6000036dd900;  alias, 1 drivers
L_0x13008a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000035e3f00_0 .net "clear_acc", 0 0, L_0x13008a4a0;  1 drivers
v0x6000035e4000_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035e4090_0 .var "cycle_count", 15 0;
v0x6000035e4120_0 .var "cycle_count_next", 15 0;
v0x6000035fc510_5 .array/port v0x6000035fc510, 5;
v0x6000035e41b0 .array "deskew_output", 3 0;
v0x6000035e41b0_0 .net v0x6000035e41b0 0, 31 0, v0x6000035fc510_5; 1 drivers
v0x6000035fc630_3 .array/port v0x6000035fc630, 3;
v0x6000035e41b0_1 .net v0x6000035e41b0 1, 31 0, v0x6000035fc630_3; 1 drivers
v0x6000035fc750_1 .array/port v0x6000035fc750, 1;
v0x6000035e41b0_2 .net v0x6000035e41b0 2, 31 0, v0x6000035fc750_1; 1 drivers
v0x6000035e41b0_3 .net v0x6000035e41b0 3, 31 0, L_0x600002cc5500; 1 drivers
v0x6000035e4240_0 .net "done", 0 0, L_0x6000036d30c0;  alias, 1 drivers
L_0x13008a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000035e42d0_0 .net "drain_delay", 15 0, L_0x13008a380;  1 drivers
v0x6000035e4360_0 .net "pe_enable", 0 0, L_0x600002cc5880;  1 drivers
v0x6000035e43f0 .array "psum_bottom", 3 0;
v0x6000035e43f0_0 .net v0x6000035e43f0 0, 31 0, L_0x600002cc51f0; 1 drivers
v0x6000035e43f0_1 .net v0x6000035e43f0 1, 31 0, L_0x600002cc52d0; 1 drivers
v0x6000035e43f0_2 .net v0x6000035e43f0 2, 31 0, L_0x600002cc53b0; 1 drivers
v0x6000035e43f0_3 .net v0x6000035e43f0 3, 31 0, L_0x600002cc5490; 1 drivers
L_0x130088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035e4480 .array "psum_v", 19 0;
v0x6000035e4480_0 .net v0x6000035e4480 0, 31 0, L_0x130088568; 1 drivers
L_0x1300885b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035e4480_1 .net v0x6000035e4480 1, 31 0, L_0x1300885b0; 1 drivers
L_0x1300885f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035e4480_2 .net v0x6000035e4480 2, 31 0, L_0x1300885f8; 1 drivers
L_0x130088640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035e4480_3 .net v0x6000035e4480 3, 31 0, L_0x130088640; 1 drivers
v0x6000035e4480_4 .net v0x6000035e4480 4, 31 0, v0x6000035fdb00_0; 1 drivers
v0x6000035e4480_5 .net v0x6000035e4480 5, 31 0, v0x6000035ff060_0; 1 drivers
v0x6000035e4480_6 .net v0x6000035e4480 6, 31 0, v0x6000035f0630_0; 1 drivers
v0x6000035e4480_7 .net v0x6000035e4480 7, 31 0, v0x6000035f1b90_0; 1 drivers
v0x6000035e4480_8 .net v0x6000035e4480 8, 31 0, v0x6000035f30f0_0; 1 drivers
v0x6000035e4480_9 .net v0x6000035e4480 9, 31 0, v0x6000035f46c0_0; 1 drivers
v0x6000035e4480_10 .net v0x6000035e4480 10, 31 0, v0x6000035f5c20_0; 1 drivers
v0x6000035e4480_11 .net v0x6000035e4480 11, 31 0, v0x6000035f7180_0; 1 drivers
v0x6000035e4480_12 .net v0x6000035e4480 12, 31 0, v0x6000035e8750_0; 1 drivers
v0x6000035e4480_13 .net v0x6000035e4480 13, 31 0, v0x6000035e9cb0_0; 1 drivers
v0x6000035e4480_14 .net v0x6000035e4480 14, 31 0, v0x6000035eb210_0; 1 drivers
v0x6000035e4480_15 .net v0x6000035e4480 15, 31 0, v0x6000035ec7e0_0; 1 drivers
v0x6000035e4480_16 .net v0x6000035e4480 16, 31 0, v0x6000035edd40_0; 1 drivers
v0x6000035e4480_17 .net v0x6000035e4480 17, 31 0, v0x6000035ef2a0_0; 1 drivers
v0x6000035e4480_18 .net v0x6000035e4480 18, 31 0, v0x6000035e0870_0; 1 drivers
v0x6000035e4480_19 .net v0x6000035e4480 19, 31 0, v0x6000035e1dd0_0; 1 drivers
v0x6000035e4510_0 .net "result_data", 127 0, L_0x6000036d2c60;  alias, 1 drivers
L_0x13008a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000035e45a0_0 .net "result_ready", 0 0, L_0x13008a4e8;  1 drivers
v0x6000035e4630_0 .net "result_valid", 0 0, L_0x600002cc5a40;  alias, 1 drivers
v0x6000035e46c0_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035e4750_0 .net "skew_enable", 0 0, L_0x600002cc58f0;  1 drivers
v0x6000035e47e0 .array "skew_input", 3 0;
v0x6000035e47e0_0 .net v0x6000035e47e0 0, 7 0, L_0x6000036dda40; 1 drivers
v0x6000035e47e0_1 .net v0x6000035e47e0 1, 7 0, L_0x6000036ddb80; 1 drivers
v0x6000035e47e0_2 .net v0x6000035e47e0 2, 7 0, L_0x6000036ddcc0; 1 drivers
v0x6000035e47e0_3 .net v0x6000035e47e0 3, 7 0, L_0x6000036dde00; 1 drivers
v0x6000035e4870 .array "skew_output", 3 0;
v0x6000035e4870_0 .net v0x6000035e4870 0, 7 0, v0x6000035fc870_0; 1 drivers
v0x6000035e4870_1 .net v0x6000035e4870 1, 7 0, v0x6000035fcb40_0; 1 drivers
v0x6000035e4870_2 .net v0x6000035e4870 2, 7 0, v0x6000035fce10_0; 1 drivers
v0x6000035e4870_3 .net v0x6000035e4870 3, 7 0, v0x6000035fd0e0_0; 1 drivers
v0x6000035e4900_0 .net "start", 0 0, v0x60000359d680_0;  1 drivers
v0x6000035e4990_0 .var "state", 2 0;
v0x6000035e4a20_0 .var "state_next", 2 0;
v0x6000035e4ab0_0 .net "weight_load_col", 1 0, v0x60000359eb50_0;  1 drivers
v0x6000035e4b40_0 .net "weight_load_data", 31 0, L_0x6000036d3520;  1 drivers
v0x6000035e4bd0_0 .net "weight_load_en", 0 0, v0x60000359ebe0_0;  1 drivers
E_0x6000012baa00/0 .event anyedge, v0x6000035e4990_0, v0x6000035e4090_0, v0x6000035e4900_0, v0x6000035e4bd0_0;
E_0x6000012baa00/1 .event anyedge, v0x6000035e3e70_0, v0x6000035e42d0_0;
E_0x6000012baa00 .event/or E_0x6000012baa00/0, E_0x6000012baa00/1;
L_0x6000036dd9a0 .part v0x60000359b060_0, 0, 8;
L_0x130088448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000036dda40 .functor MUXZ 8, L_0x130088448, L_0x6000036dd9a0, v0x60000359b180_0, C4<>;
L_0x6000036ddae0 .part v0x60000359b060_0, 8, 8;
L_0x130088490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000036ddb80 .functor MUXZ 8, L_0x130088490, L_0x6000036ddae0, v0x60000359b180_0, C4<>;
L_0x6000036ddc20 .part v0x60000359b060_0, 16, 8;
L_0x1300884d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000036ddcc0 .functor MUXZ 8, L_0x1300884d8, L_0x6000036ddc20, v0x60000359b180_0, C4<>;
L_0x6000036ddd60 .part v0x60000359b060_0, 24, 8;
L_0x130088520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000036dde00 .functor MUXZ 8, L_0x130088520, L_0x6000036ddd60, v0x60000359b180_0, C4<>;
L_0x6000036ddfe0 .part L_0x6000036d3520, 0, 8;
L_0x6000036de800 .part L_0x6000036d3520, 0, 8;
L_0x6000036df020 .part L_0x6000036d3520, 0, 8;
L_0x6000036df840 .part L_0x6000036d3520, 0, 8;
L_0x6000036dba20 .part L_0x6000036d3520, 8, 8;
L_0x6000036db3e0 .part L_0x6000036d3520, 8, 8;
L_0x6000036dac60 .part L_0x6000036d3520, 8, 8;
L_0x6000036d9d60 .part L_0x6000036d3520, 8, 8;
L_0x6000036d9680 .part L_0x6000036d3520, 16, 8;
L_0x6000036d8d20 .part L_0x6000036d3520, 16, 8;
L_0x6000036da300 .part L_0x6000036d3520, 16, 8;
L_0x6000036d0500 .part L_0x6000036d3520, 16, 8;
L_0x6000036d0d20 .part L_0x6000036d3520, 24, 8;
L_0x6000036d1540 .part L_0x6000036d3520, 24, 8;
L_0x6000036d1d60 .part L_0x6000036d3520, 24, 8;
L_0x6000036d2580 .part L_0x6000036d3520, 24, 8;
L_0x6000036d2c60 .concat8 [ 32 32 32 32], L_0x600002cc5570, L_0x600002cc55e0, L_0x600002cc5650, L_0x600002cc56c0;
L_0x6000036d2d00 .cmp/eq 3, v0x6000035e4990_0, L_0x13008a188;
L_0x6000036d2da0 .cmp/eq 3, v0x6000035e4990_0, L_0x13008a1d0;
L_0x6000036d2e40 .cmp/eq 3, v0x6000035e4990_0, L_0x13008a218;
L_0x6000036d2ee0 .reduce/nor v0x60000359ebe0_0;
L_0x6000036d2f80 .cmp/ne 3, v0x6000035e4990_0, L_0x13008a260;
L_0x6000036d3020 .cmp/ne 3, v0x6000035e4990_0, L_0x13008a2a8;
L_0x6000036d30c0 .cmp/eq 3, v0x6000035e4990_0, L_0x13008a2f0;
L_0x6000036d3160 .cmp/eq 3, v0x6000035e4990_0, L_0x13008a338;
L_0x6000036d3200 .cmp/eq 3, v0x6000035e4990_0, L_0x13008a3c8;
L_0x6000036d32a0 .cmp/ge 16, v0x6000035e4090_0, L_0x13008a380;
L_0x6000036d3340 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x13008a410;
L_0x6000036d33e0 .arith/sum 32, L_0x13008aa88, L_0x13008a458;
L_0x6000036d3480 .cmp/gt 32, L_0x6000036d33e0, L_0x6000036d3340;
S_0x13cf8ab60 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000029c7280 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000029c72c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600002cc51f0 .functor BUFZ 32, v0x6000035edd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13cf88510 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13cf8ab60;
 .timescale 0 0;
v0x6000035fc510 .array "delay_stages", 5 0, 31 0;
v0x6000035fc5a0_0 .var/i "i", 31 0;
S_0x13cf85ec0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000029c7300 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000029c7340 .param/l "col" 1 7 248, +C4<01>;
L_0x600002cc52d0 .functor BUFZ 32, v0x6000035ef2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13cf83870 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13cf85ec0;
 .timescale 0 0;
v0x6000035fc630 .array "delay_stages", 3 0, 31 0;
v0x6000035fc6c0_0 .var/i "i", 31 0;
S_0x13cf81220 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000029c7380 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000029c73c0 .param/l "col" 1 7 248, +C4<010>;
L_0x600002cc53b0 .functor BUFZ 32, v0x6000035e0870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13cf7ebd0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13cf81220;
 .timescale 0 0;
v0x6000035fc750 .array "delay_stages", 1 0, 31 0;
v0x6000035fc7e0_0 .var/i "i", 31 0;
S_0x13cf7c580 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000029c7400 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000029c7440 .param/l "col" 1 7 248, +C4<011>;
L_0x600002cc5490 .functor BUFZ 32, v0x6000035e1dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13cf79f30 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x13cf7c580;
 .timescale 0 0;
L_0x600002cc5500 .functor BUFZ 32, L_0x600002cc5490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13cf778e0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bac80 .param/l "row" 1 7 142, +C4<00>;
v0x6000035fc900_0 .net *"_ivl_1", 7 0, L_0x6000036dd9a0;  1 drivers
v0x6000035fc990_0 .net/2u *"_ivl_2", 7 0, L_0x130088448;  1 drivers
S_0x13cf75290 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x13cf778e0;
 .timescale 0 0;
v0x6000035fc870_0 .var "out_reg", 7 0;
S_0x13cf72c40 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bad00 .param/l "row" 1 7 142, +C4<01>;
v0x6000035fcbd0_0 .net *"_ivl_1", 7 0, L_0x6000036ddae0;  1 drivers
v0x6000035fcc60_0 .net/2u *"_ivl_2", 7 0, L_0x130088490;  1 drivers
S_0x13cf705f0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13cf72c40;
 .timescale 0 0;
v0x6000035fca20 .array "delay_stages", 0 0, 7 0;
v0x6000035fcab0_0 .var/i "i", 31 0;
v0x6000035fcb40_0 .var "out_reg", 7 0;
S_0x13cf6dfa0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bad80 .param/l "row" 1 7 142, +C4<010>;
v0x6000035fcea0_0 .net *"_ivl_1", 7 0, L_0x6000036ddc20;  1 drivers
v0x6000035fcf30_0 .net/2u *"_ivl_2", 7 0, L_0x1300884d8;  1 drivers
S_0x13cf20190 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13cf6dfa0;
 .timescale 0 0;
v0x6000035fccf0 .array "delay_stages", 1 0, 7 0;
v0x6000035fcd80_0 .var/i "i", 31 0;
v0x6000035fce10_0 .var "out_reg", 7 0;
S_0x13cf20300 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bae00 .param/l "row" 1 7 142, +C4<011>;
v0x6000035fd170_0 .net *"_ivl_1", 7 0, L_0x6000036ddd60;  1 drivers
v0x6000035fd200_0 .net/2u *"_ivl_2", 7 0, L_0x130088520;  1 drivers
S_0x13cf0b3a0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13cf20300;
 .timescale 0 0;
v0x6000035fcfc0 .array "delay_stages", 2 0, 7 0;
v0x6000035fd050_0 .var/i "i", 31 0;
v0x6000035fd0e0_0 .var "out_reg", 7 0;
S_0x13cf0b510 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bac40 .param/l "row" 1 7 213, +C4<00>;
S_0x13cf19540 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13cf0b510;
 .timescale 0 0;
P_0x6000012baec0 .param/l "col" 1 7 214, +C4<00>;
L_0x600002cc1ff0 .functor AND 1, v0x60000359ebe0_0, L_0x6000036ddf40, C4<1>, C4<1>;
L_0x600002cc1ea0 .functor AND 1, L_0x6000036de120, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc1f10 .functor OR 1, L_0x6000036de080, L_0x600002cc1ea0, C4<0>, C4<0>;
L_0x600002cc1dc0 .functor AND 1, L_0x13008a4a0, L_0x600002cc1f10, C4<1>, C4<1>;
L_0x600002cc1e30 .functor AND 1, L_0x600002cc1dc0, L_0x6000036de260, C4<1>, C4<1>;
v0x6000035fddd0_0 .net *"_ivl_0", 2 0, L_0x6000036ddea0;  1 drivers
L_0x130088718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035fde60_0 .net/2u *"_ivl_11", 2 0, L_0x130088718;  1 drivers
v0x6000035fdef0_0 .net *"_ivl_13", 0 0, L_0x6000036de080;  1 drivers
L_0x130088760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035fdf80_0 .net/2u *"_ivl_15", 2 0, L_0x130088760;  1 drivers
v0x6000035fe010_0 .net *"_ivl_17", 0 0, L_0x6000036de120;  1 drivers
v0x6000035fe0a0_0 .net *"_ivl_20", 0 0, L_0x600002cc1ea0;  1 drivers
v0x6000035fe130_0 .net *"_ivl_22", 0 0, L_0x600002cc1f10;  1 drivers
v0x6000035fe1c0_0 .net *"_ivl_24", 0 0, L_0x600002cc1dc0;  1 drivers
v0x6000035fe250_0 .net *"_ivl_25", 31 0, L_0x6000036de1c0;  1 drivers
L_0x1300887a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035fe2e0_0 .net *"_ivl_28", 15 0, L_0x1300887a8;  1 drivers
L_0x1300887f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035fe370_0 .net/2u *"_ivl_29", 31 0, L_0x1300887f0;  1 drivers
L_0x130088688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000035fe400_0 .net *"_ivl_3", 0 0, L_0x130088688;  1 drivers
v0x6000035fe490_0 .net *"_ivl_31", 0 0, L_0x6000036de260;  1 drivers
L_0x1300886d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035fe520_0 .net/2u *"_ivl_4", 2 0, L_0x1300886d0;  1 drivers
v0x6000035fe5b0_0 .net *"_ivl_6", 0 0, L_0x6000036ddf40;  1 drivers
v0x6000035fe640_0 .net "do_clear", 0 0, L_0x600002cc1e30;  1 drivers
v0x6000035fe6d0_0 .net "load_weight", 0 0, L_0x600002cc1ff0;  1 drivers
v0x6000035fe760_0 .net "weight_in", 7 0, L_0x6000036ddfe0;  1 drivers
L_0x6000036ddea0 .concat [ 2 1 0 0], v0x60000359eb50_0, L_0x130088688;
L_0x6000036ddf40 .cmp/eq 3, L_0x6000036ddea0, L_0x1300886d0;
L_0x6000036de080 .cmp/eq 3, v0x6000035e4990_0, L_0x130088718;
L_0x6000036de120 .cmp/eq 3, v0x6000035e4990_0, L_0x130088760;
L_0x6000036de1c0 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x1300887a8;
L_0x6000036de260 .cmp/eq 32, L_0x6000036de1c0, L_0x1300887f0;
S_0x13cf196b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf19540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c7540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035fd290_0 .net *"_ivl_11", 0 0, L_0x6000036de4e0;  1 drivers
v0x6000035fd320_0 .net *"_ivl_12", 15 0, L_0x6000036de580;  1 drivers
v0x6000035fd3b0_0 .net/s *"_ivl_4", 15 0, L_0x6000036de300;  1 drivers
v0x6000035fd440_0 .net/s *"_ivl_6", 15 0, L_0x6000036de3a0;  1 drivers
v0x6000035fd4d0_0 .net/s "a_signed", 7 0, v0x6000035fd680_0;  1 drivers
v0x6000035fd560_0 .net "act_in", 7 0, L_0x600002cc21b0;  alias, 1 drivers
v0x6000035fd5f0_0 .var "act_out", 7 0;
v0x6000035fd680_0 .var "act_reg", 7 0;
v0x6000035fd710_0 .net "clear_acc", 0 0, L_0x600002cc1e30;  alias, 1 drivers
v0x6000035fd7a0_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035fd830_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035fd8c0_0 .net "load_weight", 0 0, L_0x600002cc1ff0;  alias, 1 drivers
v0x6000035fd950_0 .net/s "product", 15 0, L_0x6000036de440;  1 drivers
v0x6000035fd9e0_0 .net/s "product_ext", 31 0, L_0x6000036de620;  1 drivers
v0x6000035fda70_0 .net "psum_in", 31 0, L_0x130088568;  alias, 1 drivers
v0x6000035fdb00_0 .var "psum_out", 31 0;
v0x6000035fdb90_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035fdc20_0 .net/s "w_signed", 7 0, v0x6000035fdd40_0;  1 drivers
v0x6000035fdcb0_0 .net "weight_in", 7 0, L_0x6000036ddfe0;  alias, 1 drivers
v0x6000035fdd40_0 .var "weight_reg", 7 0;
L_0x6000036de300 .extend/s 16, v0x6000035fd680_0;
L_0x6000036de3a0 .extend/s 16, v0x6000035fdd40_0;
L_0x6000036de440 .arith/mult 16, L_0x6000036de300, L_0x6000036de3a0;
L_0x6000036de4e0 .part L_0x6000036de440, 15, 1;
LS_0x6000036de580_0_0 .concat [ 1 1 1 1], L_0x6000036de4e0, L_0x6000036de4e0, L_0x6000036de4e0, L_0x6000036de4e0;
LS_0x6000036de580_0_4 .concat [ 1 1 1 1], L_0x6000036de4e0, L_0x6000036de4e0, L_0x6000036de4e0, L_0x6000036de4e0;
LS_0x6000036de580_0_8 .concat [ 1 1 1 1], L_0x6000036de4e0, L_0x6000036de4e0, L_0x6000036de4e0, L_0x6000036de4e0;
LS_0x6000036de580_0_12 .concat [ 1 1 1 1], L_0x6000036de4e0, L_0x6000036de4e0, L_0x6000036de4e0, L_0x6000036de4e0;
L_0x6000036de580 .concat [ 4 4 4 4], LS_0x6000036de580_0_0, LS_0x6000036de580_0_4, LS_0x6000036de580_0_8, LS_0x6000036de580_0_12;
L_0x6000036de620 .concat [ 16 16 0 0], L_0x6000036de440, L_0x6000036de580;
S_0x13cf1b9a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13cf0b510;
 .timescale 0 0;
P_0x6000012bb040 .param/l "col" 1 7 214, +C4<01>;
L_0x600002cc1c00 .functor AND 1, v0x60000359ebe0_0, L_0x6000036de760, C4<1>, C4<1>;
L_0x600002cc1c70 .functor AND 1, L_0x6000036de940, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc1b20 .functor OR 1, L_0x6000036de8a0, L_0x600002cc1c70, C4<0>, C4<0>;
L_0x600002cc1b90 .functor AND 1, L_0x13008a4a0, L_0x600002cc1b20, C4<1>, C4<1>;
L_0x600002cc1a40 .functor AND 1, L_0x600002cc1b90, L_0x6000036dea80, C4<1>, C4<1>;
v0x6000035ff330_0 .net *"_ivl_0", 2 0, L_0x6000036de6c0;  1 drivers
L_0x1300888c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035ff3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1300888c8;  1 drivers
v0x6000035ff450_0 .net *"_ivl_13", 0 0, L_0x6000036de8a0;  1 drivers
L_0x130088910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035ff4e0_0 .net/2u *"_ivl_15", 2 0, L_0x130088910;  1 drivers
v0x6000035ff570_0 .net *"_ivl_17", 0 0, L_0x6000036de940;  1 drivers
v0x6000035ff600_0 .net *"_ivl_20", 0 0, L_0x600002cc1c70;  1 drivers
v0x6000035ff690_0 .net *"_ivl_22", 0 0, L_0x600002cc1b20;  1 drivers
v0x6000035ff720_0 .net *"_ivl_24", 0 0, L_0x600002cc1b90;  1 drivers
v0x6000035ff7b0_0 .net *"_ivl_25", 31 0, L_0x6000036de9e0;  1 drivers
L_0x130088958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035ff840_0 .net *"_ivl_28", 15 0, L_0x130088958;  1 drivers
L_0x1300889a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035ff8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1300889a0;  1 drivers
L_0x130088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000035ff960_0 .net *"_ivl_3", 0 0, L_0x130088838;  1 drivers
v0x6000035ff9f0_0 .net *"_ivl_31", 0 0, L_0x6000036dea80;  1 drivers
L_0x130088880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000035ffa80_0 .net/2u *"_ivl_4", 2 0, L_0x130088880;  1 drivers
v0x6000035ffb10_0 .net *"_ivl_6", 0 0, L_0x6000036de760;  1 drivers
v0x6000035ffba0_0 .net "do_clear", 0 0, L_0x600002cc1a40;  1 drivers
v0x6000035ffc30_0 .net "load_weight", 0 0, L_0x600002cc1c00;  1 drivers
v0x6000035ffcc0_0 .net "weight_in", 7 0, L_0x6000036de800;  1 drivers
L_0x6000036de6c0 .concat [ 2 1 0 0], v0x60000359eb50_0, L_0x130088838;
L_0x6000036de760 .cmp/eq 3, L_0x6000036de6c0, L_0x130088880;
L_0x6000036de8a0 .cmp/eq 3, v0x6000035e4990_0, L_0x1300888c8;
L_0x6000036de940 .cmp/eq 3, v0x6000035e4990_0, L_0x130088910;
L_0x6000036de9e0 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130088958;
L_0x6000036dea80 .cmp/eq 32, L_0x6000036de9e0, L_0x1300889a0;
S_0x13cf1bb10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf1b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c75c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035fe7f0_0 .net *"_ivl_11", 0 0, L_0x6000036ded00;  1 drivers
v0x6000035fe880_0 .net *"_ivl_12", 15 0, L_0x6000036deda0;  1 drivers
v0x6000035fe910_0 .net/s *"_ivl_4", 15 0, L_0x6000036deb20;  1 drivers
v0x6000035fe9a0_0 .net/s *"_ivl_6", 15 0, L_0x6000036debc0;  1 drivers
v0x6000035fea30_0 .net/s "a_signed", 7 0, v0x6000035febe0_0;  1 drivers
v0x6000035feac0_0 .net "act_in", 7 0, v0x6000035fd5f0_0;  alias, 1 drivers
v0x6000035feb50_0 .var "act_out", 7 0;
v0x6000035febe0_0 .var "act_reg", 7 0;
v0x6000035fec70_0 .net "clear_acc", 0 0, L_0x600002cc1a40;  alias, 1 drivers
v0x6000035fed00_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035fed90_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035fee20_0 .net "load_weight", 0 0, L_0x600002cc1c00;  alias, 1 drivers
v0x6000035feeb0_0 .net/s "product", 15 0, L_0x6000036dec60;  1 drivers
v0x6000035fef40_0 .net/s "product_ext", 31 0, L_0x6000036dee40;  1 drivers
v0x6000035fefd0_0 .net "psum_in", 31 0, L_0x1300885b0;  alias, 1 drivers
v0x6000035ff060_0 .var "psum_out", 31 0;
v0x6000035ff0f0_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035ff180_0 .net/s "w_signed", 7 0, v0x6000035ff2a0_0;  1 drivers
v0x6000035ff210_0 .net "weight_in", 7 0, L_0x6000036de800;  alias, 1 drivers
v0x6000035ff2a0_0 .var "weight_reg", 7 0;
L_0x6000036deb20 .extend/s 16, v0x6000035febe0_0;
L_0x6000036debc0 .extend/s 16, v0x6000035ff2a0_0;
L_0x6000036dec60 .arith/mult 16, L_0x6000036deb20, L_0x6000036debc0;
L_0x6000036ded00 .part L_0x6000036dec60, 15, 1;
LS_0x6000036deda0_0_0 .concat [ 1 1 1 1], L_0x6000036ded00, L_0x6000036ded00, L_0x6000036ded00, L_0x6000036ded00;
LS_0x6000036deda0_0_4 .concat [ 1 1 1 1], L_0x6000036ded00, L_0x6000036ded00, L_0x6000036ded00, L_0x6000036ded00;
LS_0x6000036deda0_0_8 .concat [ 1 1 1 1], L_0x6000036ded00, L_0x6000036ded00, L_0x6000036ded00, L_0x6000036ded00;
LS_0x6000036deda0_0_12 .concat [ 1 1 1 1], L_0x6000036ded00, L_0x6000036ded00, L_0x6000036ded00, L_0x6000036ded00;
L_0x6000036deda0 .concat [ 4 4 4 4], LS_0x6000036deda0_0_0, LS_0x6000036deda0_0_4, LS_0x6000036deda0_0_8, LS_0x6000036deda0_0_12;
L_0x6000036dee40 .concat [ 16 16 0 0], L_0x6000036dec60, L_0x6000036deda0;
S_0x13cf0f840 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13cf0b510;
 .timescale 0 0;
P_0x6000012bb140 .param/l "col" 1 7 214, +C4<010>;
L_0x600002cc2ae0 .functor AND 1, v0x60000359ebe0_0, L_0x6000036def80, C4<1>, C4<1>;
L_0x600002cc2a70 .functor AND 1, L_0x6000036df160, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc2a00 .functor OR 1, L_0x6000036df0c0, L_0x600002cc2a70, C4<0>, C4<0>;
L_0x600002cc1490 .functor AND 1, L_0x13008a4a0, L_0x600002cc2a00, C4<1>, C4<1>;
L_0x600002cc0ee0 .functor AND 1, L_0x600002cc1490, L_0x6000036df2a0, C4<1>, C4<1>;
v0x6000035f0900_0 .net *"_ivl_0", 3 0, L_0x6000036deee0;  1 drivers
L_0x130088a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035f0990_0 .net/2u *"_ivl_11", 2 0, L_0x130088a78;  1 drivers
v0x6000035f0a20_0 .net *"_ivl_13", 0 0, L_0x6000036df0c0;  1 drivers
L_0x130088ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035f0ab0_0 .net/2u *"_ivl_15", 2 0, L_0x130088ac0;  1 drivers
v0x6000035f0b40_0 .net *"_ivl_17", 0 0, L_0x6000036df160;  1 drivers
v0x6000035f0bd0_0 .net *"_ivl_20", 0 0, L_0x600002cc2a70;  1 drivers
v0x6000035f0c60_0 .net *"_ivl_22", 0 0, L_0x600002cc2a00;  1 drivers
v0x6000035f0cf0_0 .net *"_ivl_24", 0 0, L_0x600002cc1490;  1 drivers
v0x6000035f0d80_0 .net *"_ivl_25", 31 0, L_0x6000036df200;  1 drivers
L_0x130088b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f0e10_0 .net *"_ivl_28", 15 0, L_0x130088b08;  1 drivers
L_0x130088b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f0ea0_0 .net/2u *"_ivl_29", 31 0, L_0x130088b50;  1 drivers
L_0x1300889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035f0f30_0 .net *"_ivl_3", 1 0, L_0x1300889e8;  1 drivers
v0x6000035f0fc0_0 .net *"_ivl_31", 0 0, L_0x6000036df2a0;  1 drivers
L_0x130088a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000035f1050_0 .net/2u *"_ivl_4", 3 0, L_0x130088a30;  1 drivers
v0x6000035f10e0_0 .net *"_ivl_6", 0 0, L_0x6000036def80;  1 drivers
v0x6000035f1170_0 .net "do_clear", 0 0, L_0x600002cc0ee0;  1 drivers
v0x6000035f1200_0 .net "load_weight", 0 0, L_0x600002cc2ae0;  1 drivers
v0x6000035f1290_0 .net "weight_in", 7 0, L_0x6000036df020;  1 drivers
L_0x6000036deee0 .concat [ 2 2 0 0], v0x60000359eb50_0, L_0x1300889e8;
L_0x6000036def80 .cmp/eq 4, L_0x6000036deee0, L_0x130088a30;
L_0x6000036df0c0 .cmp/eq 3, v0x6000035e4990_0, L_0x130088a78;
L_0x6000036df160 .cmp/eq 3, v0x6000035e4990_0, L_0x130088ac0;
L_0x6000036df200 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130088b08;
L_0x6000036df2a0 .cmp/eq 32, L_0x6000036df200, L_0x130088b50;
S_0x13cf0f9b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf0f840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c7640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035ffd50_0 .net *"_ivl_11", 0 0, L_0x6000036df520;  1 drivers
v0x6000035ffde0_0 .net *"_ivl_12", 15 0, L_0x6000036df5c0;  1 drivers
v0x6000035ffe70_0 .net/s *"_ivl_4", 15 0, L_0x6000036df340;  1 drivers
v0x6000035fff00_0 .net/s *"_ivl_6", 15 0, L_0x6000036df3e0;  1 drivers
v0x6000035f0000_0 .net/s "a_signed", 7 0, v0x6000035f01b0_0;  1 drivers
v0x6000035f0090_0 .net "act_in", 7 0, v0x6000035feb50_0;  alias, 1 drivers
v0x6000035f0120_0 .var "act_out", 7 0;
v0x6000035f01b0_0 .var "act_reg", 7 0;
v0x6000035f0240_0 .net "clear_acc", 0 0, L_0x600002cc0ee0;  alias, 1 drivers
v0x6000035f02d0_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035f0360_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035f03f0_0 .net "load_weight", 0 0, L_0x600002cc2ae0;  alias, 1 drivers
v0x6000035f0480_0 .net/s "product", 15 0, L_0x6000036df480;  1 drivers
v0x6000035f0510_0 .net/s "product_ext", 31 0, L_0x6000036df660;  1 drivers
v0x6000035f05a0_0 .net "psum_in", 31 0, L_0x1300885f8;  alias, 1 drivers
v0x6000035f0630_0 .var "psum_out", 31 0;
v0x6000035f06c0_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035f0750_0 .net/s "w_signed", 7 0, v0x6000035f0870_0;  1 drivers
v0x6000035f07e0_0 .net "weight_in", 7 0, L_0x6000036df020;  alias, 1 drivers
v0x6000035f0870_0 .var "weight_reg", 7 0;
L_0x6000036df340 .extend/s 16, v0x6000035f01b0_0;
L_0x6000036df3e0 .extend/s 16, v0x6000035f0870_0;
L_0x6000036df480 .arith/mult 16, L_0x6000036df340, L_0x6000036df3e0;
L_0x6000036df520 .part L_0x6000036df480, 15, 1;
LS_0x6000036df5c0_0_0 .concat [ 1 1 1 1], L_0x6000036df520, L_0x6000036df520, L_0x6000036df520, L_0x6000036df520;
LS_0x6000036df5c0_0_4 .concat [ 1 1 1 1], L_0x6000036df520, L_0x6000036df520, L_0x6000036df520, L_0x6000036df520;
LS_0x6000036df5c0_0_8 .concat [ 1 1 1 1], L_0x6000036df520, L_0x6000036df520, L_0x6000036df520, L_0x6000036df520;
LS_0x6000036df5c0_0_12 .concat [ 1 1 1 1], L_0x6000036df520, L_0x6000036df520, L_0x6000036df520, L_0x6000036df520;
L_0x6000036df5c0 .concat [ 4 4 4 4], LS_0x6000036df5c0_0_0, LS_0x6000036df5c0_0_4, LS_0x6000036df5c0_0_8, LS_0x6000036df5c0_0_12;
L_0x6000036df660 .concat [ 16 16 0 0], L_0x6000036df480, L_0x6000036df5c0;
S_0x13cf04410 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13cf0b510;
 .timescale 0 0;
P_0x6000012bb000 .param/l "col" 1 7 214, +C4<011>;
L_0x600002cc01c0 .functor AND 1, v0x60000359ebe0_0, L_0x6000036df7a0, C4<1>, C4<1>;
L_0x600002cc1030 .functor AND 1, L_0x6000036df980, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc0fc0 .functor OR 1, L_0x6000036df8e0, L_0x600002cc1030, C4<0>, C4<0>;
L_0x600002cc0f50 .functor AND 1, L_0x13008a4a0, L_0x600002cc0fc0, C4<1>, C4<1>;
L_0x600002cc13b0 .functor AND 1, L_0x600002cc0f50, L_0x6000036dfac0, C4<1>, C4<1>;
v0x6000035f1e60_0 .net *"_ivl_0", 3 0, L_0x6000036df700;  1 drivers
L_0x130088c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035f1ef0_0 .net/2u *"_ivl_11", 2 0, L_0x130088c28;  1 drivers
v0x6000035f1f80_0 .net *"_ivl_13", 0 0, L_0x6000036df8e0;  1 drivers
L_0x130088c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035f2010_0 .net/2u *"_ivl_15", 2 0, L_0x130088c70;  1 drivers
v0x6000035f20a0_0 .net *"_ivl_17", 0 0, L_0x6000036df980;  1 drivers
v0x6000035f2130_0 .net *"_ivl_20", 0 0, L_0x600002cc1030;  1 drivers
v0x6000035f21c0_0 .net *"_ivl_22", 0 0, L_0x600002cc0fc0;  1 drivers
v0x6000035f2250_0 .net *"_ivl_24", 0 0, L_0x600002cc0f50;  1 drivers
v0x6000035f22e0_0 .net *"_ivl_25", 31 0, L_0x6000036dfa20;  1 drivers
L_0x130088cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f2370_0 .net *"_ivl_28", 15 0, L_0x130088cb8;  1 drivers
L_0x130088d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f2400_0 .net/2u *"_ivl_29", 31 0, L_0x130088d00;  1 drivers
L_0x130088b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035f2490_0 .net *"_ivl_3", 1 0, L_0x130088b98;  1 drivers
v0x6000035f2520_0 .net *"_ivl_31", 0 0, L_0x6000036dfac0;  1 drivers
L_0x130088be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000035f25b0_0 .net/2u *"_ivl_4", 3 0, L_0x130088be0;  1 drivers
v0x6000035f2640_0 .net *"_ivl_6", 0 0, L_0x6000036df7a0;  1 drivers
v0x6000035f26d0_0 .net "do_clear", 0 0, L_0x600002cc13b0;  1 drivers
v0x6000035f2760_0 .net "load_weight", 0 0, L_0x600002cc01c0;  1 drivers
v0x6000035f27f0_0 .net "weight_in", 7 0, L_0x6000036df840;  1 drivers
L_0x6000036df700 .concat [ 2 2 0 0], v0x60000359eb50_0, L_0x130088b98;
L_0x6000036df7a0 .cmp/eq 4, L_0x6000036df700, L_0x130088be0;
L_0x6000036df8e0 .cmp/eq 3, v0x6000035e4990_0, L_0x130088c28;
L_0x6000036df980 .cmp/eq 3, v0x6000035e4990_0, L_0x130088c70;
L_0x6000036dfa20 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130088cb8;
L_0x6000036dfac0 .cmp/eq 32, L_0x6000036dfa20, L_0x130088d00;
S_0x13cf04580 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf04410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c77c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035f1320_0 .net *"_ivl_11", 0 0, L_0x6000036dfd40;  1 drivers
v0x6000035f13b0_0 .net *"_ivl_12", 15 0, L_0x6000036dfde0;  1 drivers
v0x6000035f1440_0 .net/s *"_ivl_4", 15 0, L_0x6000036dfb60;  1 drivers
v0x6000035f14d0_0 .net/s *"_ivl_6", 15 0, L_0x6000036dfc00;  1 drivers
v0x6000035f1560_0 .net/s "a_signed", 7 0, v0x6000035f1710_0;  1 drivers
v0x6000035f15f0_0 .net "act_in", 7 0, v0x6000035f0120_0;  alias, 1 drivers
v0x6000035f1680_0 .var "act_out", 7 0;
v0x6000035f1710_0 .var "act_reg", 7 0;
v0x6000035f17a0_0 .net "clear_acc", 0 0, L_0x600002cc13b0;  alias, 1 drivers
v0x6000035f1830_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035f18c0_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035f1950_0 .net "load_weight", 0 0, L_0x600002cc01c0;  alias, 1 drivers
v0x6000035f19e0_0 .net/s "product", 15 0, L_0x6000036dfca0;  1 drivers
v0x6000035f1a70_0 .net/s "product_ext", 31 0, L_0x6000036dfe80;  1 drivers
v0x6000035f1b00_0 .net "psum_in", 31 0, L_0x130088640;  alias, 1 drivers
v0x6000035f1b90_0 .var "psum_out", 31 0;
v0x6000035f1c20_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035f1cb0_0 .net/s "w_signed", 7 0, v0x6000035f1dd0_0;  1 drivers
v0x6000035f1d40_0 .net "weight_in", 7 0, L_0x6000036df840;  alias, 1 drivers
v0x6000035f1dd0_0 .var "weight_reg", 7 0;
L_0x6000036dfb60 .extend/s 16, v0x6000035f1710_0;
L_0x6000036dfc00 .extend/s 16, v0x6000035f1dd0_0;
L_0x6000036dfca0 .arith/mult 16, L_0x6000036dfb60, L_0x6000036dfc00;
L_0x6000036dfd40 .part L_0x6000036dfca0, 15, 1;
LS_0x6000036dfde0_0_0 .concat [ 1 1 1 1], L_0x6000036dfd40, L_0x6000036dfd40, L_0x6000036dfd40, L_0x6000036dfd40;
LS_0x6000036dfde0_0_4 .concat [ 1 1 1 1], L_0x6000036dfd40, L_0x6000036dfd40, L_0x6000036dfd40, L_0x6000036dfd40;
LS_0x6000036dfde0_0_8 .concat [ 1 1 1 1], L_0x6000036dfd40, L_0x6000036dfd40, L_0x6000036dfd40, L_0x6000036dfd40;
LS_0x6000036dfde0_0_12 .concat [ 1 1 1 1], L_0x6000036dfd40, L_0x6000036dfd40, L_0x6000036dfd40, L_0x6000036dfd40;
L_0x6000036dfde0 .concat [ 4 4 4 4], LS_0x6000036dfde0_0_0, LS_0x6000036dfde0_0_4, LS_0x6000036dfde0_0_8, LS_0x6000036dfde0_0_12;
L_0x6000036dfe80 .concat [ 16 16 0 0], L_0x6000036dfca0, L_0x6000036dfde0;
S_0x13cf15a00 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bb300 .param/l "row" 1 7 213, +C4<01>;
S_0x13cf15b70 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13cf15a00;
 .timescale 0 0;
P_0x6000012bb380 .param/l "col" 1 7 214, +C4<00>;
L_0x600002cc34f0 .functor AND 1, v0x60000359ebe0_0, L_0x6000036dbb60, C4<1>, C4<1>;
L_0x600002cc35d0 .functor AND 1, L_0x6000036dbe80, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc3640 .functor OR 1, L_0x6000036db7a0, L_0x600002cc35d0, C4<0>, C4<0>;
L_0x600002cc36b0 .functor AND 1, L_0x13008a4a0, L_0x600002cc3640, C4<1>, C4<1>;
L_0x600002cc3720 .functor AND 1, L_0x600002cc36b0, L_0x6000036dbd40, C4<1>, C4<1>;
v0x6000035f33c0_0 .net *"_ivl_0", 2 0, L_0x6000036dff20;  1 drivers
L_0x130088dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035f3450_0 .net/2u *"_ivl_11", 2 0, L_0x130088dd8;  1 drivers
v0x6000035f34e0_0 .net *"_ivl_13", 0 0, L_0x6000036db7a0;  1 drivers
L_0x130088e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035f3570_0 .net/2u *"_ivl_15", 2 0, L_0x130088e20;  1 drivers
v0x6000035f3600_0 .net *"_ivl_17", 0 0, L_0x6000036dbe80;  1 drivers
v0x6000035f3690_0 .net *"_ivl_20", 0 0, L_0x600002cc35d0;  1 drivers
v0x6000035f3720_0 .net *"_ivl_22", 0 0, L_0x600002cc3640;  1 drivers
v0x6000035f37b0_0 .net *"_ivl_24", 0 0, L_0x600002cc36b0;  1 drivers
v0x6000035f3840_0 .net *"_ivl_25", 31 0, L_0x6000036db660;  1 drivers
L_0x130088e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f38d0_0 .net *"_ivl_28", 15 0, L_0x130088e68;  1 drivers
L_0x130088eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f3960_0 .net/2u *"_ivl_29", 31 0, L_0x130088eb0;  1 drivers
L_0x130088d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000035f39f0_0 .net *"_ivl_3", 0 0, L_0x130088d48;  1 drivers
v0x6000035f3a80_0 .net *"_ivl_31", 0 0, L_0x6000036dbd40;  1 drivers
L_0x130088d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035f3b10_0 .net/2u *"_ivl_4", 2 0, L_0x130088d90;  1 drivers
v0x6000035f3ba0_0 .net *"_ivl_6", 0 0, L_0x6000036dbb60;  1 drivers
v0x6000035f3c30_0 .net "do_clear", 0 0, L_0x600002cc3720;  1 drivers
v0x6000035f3cc0_0 .net "load_weight", 0 0, L_0x600002cc34f0;  1 drivers
v0x6000035f3d50_0 .net "weight_in", 7 0, L_0x6000036dba20;  1 drivers
L_0x6000036dff20 .concat [ 2 1 0 0], v0x60000359eb50_0, L_0x130088d48;
L_0x6000036dbb60 .cmp/eq 3, L_0x6000036dff20, L_0x130088d90;
L_0x6000036db7a0 .cmp/eq 3, v0x6000035e4990_0, L_0x130088dd8;
L_0x6000036dbe80 .cmp/eq 3, v0x6000035e4990_0, L_0x130088e20;
L_0x6000036db660 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130088e68;
L_0x6000036dbd40 .cmp/eq 32, L_0x6000036db660, L_0x130088eb0;
S_0x13cf98910 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf15b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c7840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035f2880_0 .net *"_ivl_11", 0 0, L_0x6000036dbac0;  1 drivers
v0x6000035f2910_0 .net *"_ivl_12", 15 0, L_0x6000036db2a0;  1 drivers
v0x6000035f29a0_0 .net/s *"_ivl_4", 15 0, L_0x6000036db520;  1 drivers
v0x6000035f2a30_0 .net/s *"_ivl_6", 15 0, L_0x6000036dbc00;  1 drivers
v0x6000035f2ac0_0 .net/s "a_signed", 7 0, v0x6000035f2c70_0;  1 drivers
v0x6000035f2b50_0 .net "act_in", 7 0, L_0x600002cc2060;  alias, 1 drivers
v0x6000035f2be0_0 .var "act_out", 7 0;
v0x6000035f2c70_0 .var "act_reg", 7 0;
v0x6000035f2d00_0 .net "clear_acc", 0 0, L_0x600002cc3720;  alias, 1 drivers
v0x6000035f2d90_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035f2e20_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035f2eb0_0 .net "load_weight", 0 0, L_0x600002cc34f0;  alias, 1 drivers
v0x6000035f2f40_0 .net/s "product", 15 0, L_0x6000036db200;  1 drivers
v0x6000035f2fd0_0 .net/s "product_ext", 31 0, L_0x6000036db980;  1 drivers
v0x6000035f3060_0 .net "psum_in", 31 0, v0x6000035fdb00_0;  alias, 1 drivers
v0x6000035f30f0_0 .var "psum_out", 31 0;
v0x6000035f3180_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035f3210_0 .net/s "w_signed", 7 0, v0x6000035f3330_0;  1 drivers
v0x6000035f32a0_0 .net "weight_in", 7 0, L_0x6000036dba20;  alias, 1 drivers
v0x6000035f3330_0 .var "weight_reg", 7 0;
L_0x6000036db520 .extend/s 16, v0x6000035f2c70_0;
L_0x6000036dbc00 .extend/s 16, v0x6000035f3330_0;
L_0x6000036db200 .arith/mult 16, L_0x6000036db520, L_0x6000036dbc00;
L_0x6000036dbac0 .part L_0x6000036db200, 15, 1;
LS_0x6000036db2a0_0_0 .concat [ 1 1 1 1], L_0x6000036dbac0, L_0x6000036dbac0, L_0x6000036dbac0, L_0x6000036dbac0;
LS_0x6000036db2a0_0_4 .concat [ 1 1 1 1], L_0x6000036dbac0, L_0x6000036dbac0, L_0x6000036dbac0, L_0x6000036dbac0;
LS_0x6000036db2a0_0_8 .concat [ 1 1 1 1], L_0x6000036dbac0, L_0x6000036dbac0, L_0x6000036dbac0, L_0x6000036dbac0;
LS_0x6000036db2a0_0_12 .concat [ 1 1 1 1], L_0x6000036dbac0, L_0x6000036dbac0, L_0x6000036dbac0, L_0x6000036dbac0;
L_0x6000036db2a0 .concat [ 4 4 4 4], LS_0x6000036db2a0_0_0, LS_0x6000036db2a0_0_4, LS_0x6000036db2a0_0_8, LS_0x6000036db2a0_0_12;
L_0x6000036db980 .concat [ 16 16 0 0], L_0x6000036db200, L_0x6000036db2a0;
S_0x13cf98a80 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13cf15a00;
 .timescale 0 0;
P_0x6000012bafc0 .param/l "col" 1 7 214, +C4<01>;
L_0x600002cc3870 .functor AND 1, v0x60000359ebe0_0, L_0x6000036db840, C4<1>, C4<1>;
L_0x600002cc38e0 .functor AND 1, L_0x6000036db480, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc3950 .functor OR 1, L_0x6000036db700, L_0x600002cc38e0, C4<0>, C4<0>;
L_0x600002cc39c0 .functor AND 1, L_0x13008a4a0, L_0x600002cc3950, C4<1>, C4<1>;
L_0x600002cc3a30 .functor AND 1, L_0x600002cc39c0, L_0x6000036db0c0, C4<1>, C4<1>;
v0x6000035f4990_0 .net *"_ivl_0", 2 0, L_0x6000036db340;  1 drivers
L_0x130088f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035f4a20_0 .net/2u *"_ivl_11", 2 0, L_0x130088f88;  1 drivers
v0x6000035f4ab0_0 .net *"_ivl_13", 0 0, L_0x6000036db700;  1 drivers
L_0x130088fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035f4b40_0 .net/2u *"_ivl_15", 2 0, L_0x130088fd0;  1 drivers
v0x6000035f4bd0_0 .net *"_ivl_17", 0 0, L_0x6000036db480;  1 drivers
v0x6000035f4c60_0 .net *"_ivl_20", 0 0, L_0x600002cc38e0;  1 drivers
v0x6000035f4cf0_0 .net *"_ivl_22", 0 0, L_0x600002cc3950;  1 drivers
v0x6000035f4d80_0 .net *"_ivl_24", 0 0, L_0x600002cc39c0;  1 drivers
v0x6000035f4e10_0 .net *"_ivl_25", 31 0, L_0x6000036db5c0;  1 drivers
L_0x130089018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f4ea0_0 .net *"_ivl_28", 15 0, L_0x130089018;  1 drivers
L_0x130089060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f4f30_0 .net/2u *"_ivl_29", 31 0, L_0x130089060;  1 drivers
L_0x130088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000035f4fc0_0 .net *"_ivl_3", 0 0, L_0x130088ef8;  1 drivers
v0x6000035f5050_0 .net *"_ivl_31", 0 0, L_0x6000036db0c0;  1 drivers
L_0x130088f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000035f50e0_0 .net/2u *"_ivl_4", 2 0, L_0x130088f40;  1 drivers
v0x6000035f5170_0 .net *"_ivl_6", 0 0, L_0x6000036db840;  1 drivers
v0x6000035f5200_0 .net "do_clear", 0 0, L_0x600002cc3a30;  1 drivers
v0x6000035f5290_0 .net "load_weight", 0 0, L_0x600002cc3870;  1 drivers
v0x6000035f5320_0 .net "weight_in", 7 0, L_0x6000036db3e0;  1 drivers
L_0x6000036db340 .concat [ 2 1 0 0], v0x60000359eb50_0, L_0x130088ef8;
L_0x6000036db840 .cmp/eq 3, L_0x6000036db340, L_0x130088f40;
L_0x6000036db700 .cmp/eq 3, v0x6000035e4990_0, L_0x130088f88;
L_0x6000036db480 .cmp/eq 3, v0x6000035e4990_0, L_0x130088fd0;
L_0x6000036db5c0 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130089018;
L_0x6000036db0c0 .cmp/eq 32, L_0x6000036db5c0, L_0x130089060;
S_0x13cf92f50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf98a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c78c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035f3de0_0 .net *"_ivl_11", 0 0, L_0x6000036dae40;  1 drivers
v0x6000035f3e70_0 .net *"_ivl_12", 15 0, L_0x6000036daee0;  1 drivers
v0x6000035f3f00_0 .net/s *"_ivl_4", 15 0, L_0x6000036db160;  1 drivers
v0x6000035f4000_0 .net/s *"_ivl_6", 15 0, L_0x6000036daf80;  1 drivers
v0x6000035f4090_0 .net/s "a_signed", 7 0, v0x6000035f4240_0;  1 drivers
v0x6000035f4120_0 .net "act_in", 7 0, v0x6000035f2be0_0;  alias, 1 drivers
v0x6000035f41b0_0 .var "act_out", 7 0;
v0x6000035f4240_0 .var "act_reg", 7 0;
v0x6000035f42d0_0 .net "clear_acc", 0 0, L_0x600002cc3a30;  alias, 1 drivers
v0x6000035f4360_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035f43f0_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035f4480_0 .net "load_weight", 0 0, L_0x600002cc3870;  alias, 1 drivers
v0x6000035f4510_0 .net/s "product", 15 0, L_0x6000036db020;  1 drivers
v0x6000035f45a0_0 .net/s "product_ext", 31 0, L_0x6000036dad00;  1 drivers
v0x6000035f4630_0 .net "psum_in", 31 0, v0x6000035ff060_0;  alias, 1 drivers
v0x6000035f46c0_0 .var "psum_out", 31 0;
v0x6000035f4750_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035f47e0_0 .net/s "w_signed", 7 0, v0x6000035f4900_0;  1 drivers
v0x6000035f4870_0 .net "weight_in", 7 0, L_0x6000036db3e0;  alias, 1 drivers
v0x6000035f4900_0 .var "weight_reg", 7 0;
L_0x6000036db160 .extend/s 16, v0x6000035f4240_0;
L_0x6000036daf80 .extend/s 16, v0x6000035f4900_0;
L_0x6000036db020 .arith/mult 16, L_0x6000036db160, L_0x6000036daf80;
L_0x6000036dae40 .part L_0x6000036db020, 15, 1;
LS_0x6000036daee0_0_0 .concat [ 1 1 1 1], L_0x6000036dae40, L_0x6000036dae40, L_0x6000036dae40, L_0x6000036dae40;
LS_0x6000036daee0_0_4 .concat [ 1 1 1 1], L_0x6000036dae40, L_0x6000036dae40, L_0x6000036dae40, L_0x6000036dae40;
LS_0x6000036daee0_0_8 .concat [ 1 1 1 1], L_0x6000036dae40, L_0x6000036dae40, L_0x6000036dae40, L_0x6000036dae40;
LS_0x6000036daee0_0_12 .concat [ 1 1 1 1], L_0x6000036dae40, L_0x6000036dae40, L_0x6000036dae40, L_0x6000036dae40;
L_0x6000036daee0 .concat [ 4 4 4 4], LS_0x6000036daee0_0_0, LS_0x6000036daee0_0_4, LS_0x6000036daee0_0_8, LS_0x6000036daee0_0_12;
L_0x6000036dad00 .concat [ 16 16 0 0], L_0x6000036db020, L_0x6000036daee0;
S_0x13cf930c0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13cf15a00;
 .timescale 0 0;
P_0x6000012bb540 .param/l "col" 1 7 214, +C4<010>;
L_0x600002cc3b80 .functor AND 1, v0x60000359ebe0_0, L_0x6000036dabc0, C4<1>, C4<1>;
L_0x600002cc3560 .functor AND 1, L_0x6000036dab20, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc3bf0 .functor OR 1, L_0x6000036daa80, L_0x600002cc3560, C4<0>, C4<0>;
L_0x600002cc3c60 .functor AND 1, L_0x13008a4a0, L_0x600002cc3bf0, C4<1>, C4<1>;
L_0x600002cc3cd0 .functor AND 1, L_0x600002cc3c60, L_0x6000036da9e0, C4<1>, C4<1>;
v0x6000035f5ef0_0 .net *"_ivl_0", 3 0, L_0x6000036dada0;  1 drivers
L_0x130089138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035f5f80_0 .net/2u *"_ivl_11", 2 0, L_0x130089138;  1 drivers
v0x6000035f6010_0 .net *"_ivl_13", 0 0, L_0x6000036daa80;  1 drivers
L_0x130089180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035f60a0_0 .net/2u *"_ivl_15", 2 0, L_0x130089180;  1 drivers
v0x6000035f6130_0 .net *"_ivl_17", 0 0, L_0x6000036dab20;  1 drivers
v0x6000035f61c0_0 .net *"_ivl_20", 0 0, L_0x600002cc3560;  1 drivers
v0x6000035f6250_0 .net *"_ivl_22", 0 0, L_0x600002cc3bf0;  1 drivers
v0x6000035f62e0_0 .net *"_ivl_24", 0 0, L_0x600002cc3c60;  1 drivers
v0x6000035f6370_0 .net *"_ivl_25", 31 0, L_0x6000036da940;  1 drivers
L_0x1300891c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f6400_0 .net *"_ivl_28", 15 0, L_0x1300891c8;  1 drivers
L_0x130089210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f6490_0 .net/2u *"_ivl_29", 31 0, L_0x130089210;  1 drivers
L_0x1300890a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035f6520_0 .net *"_ivl_3", 1 0, L_0x1300890a8;  1 drivers
v0x6000035f65b0_0 .net *"_ivl_31", 0 0, L_0x6000036da9e0;  1 drivers
L_0x1300890f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000035f6640_0 .net/2u *"_ivl_4", 3 0, L_0x1300890f0;  1 drivers
v0x6000035f66d0_0 .net *"_ivl_6", 0 0, L_0x6000036dabc0;  1 drivers
v0x6000035f6760_0 .net "do_clear", 0 0, L_0x600002cc3cd0;  1 drivers
v0x6000035f67f0_0 .net "load_weight", 0 0, L_0x600002cc3b80;  1 drivers
v0x6000035f6880_0 .net "weight_in", 7 0, L_0x6000036dac60;  1 drivers
L_0x6000036dada0 .concat [ 2 2 0 0], v0x60000359eb50_0, L_0x1300890a8;
L_0x6000036dabc0 .cmp/eq 4, L_0x6000036dada0, L_0x1300890f0;
L_0x6000036daa80 .cmp/eq 3, v0x6000035e4990_0, L_0x130089138;
L_0x6000036dab20 .cmp/eq 3, v0x6000035e4990_0, L_0x130089180;
L_0x6000036da940 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x1300891c8;
L_0x6000036da9e0 .cmp/eq 32, L_0x6000036da940, L_0x130089210;
S_0x13cf90900 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf930c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c79c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035f53b0_0 .net *"_ivl_11", 0 0, L_0x6000036da1c0;  1 drivers
v0x6000035f5440_0 .net *"_ivl_12", 15 0, L_0x6000036d9fe0;  1 drivers
v0x6000035f54d0_0 .net/s *"_ivl_4", 15 0, L_0x6000036da620;  1 drivers
v0x6000035f5560_0 .net/s *"_ivl_6", 15 0, L_0x6000036da6c0;  1 drivers
v0x6000035f55f0_0 .net/s "a_signed", 7 0, v0x6000035f57a0_0;  1 drivers
v0x6000035f5680_0 .net "act_in", 7 0, v0x6000035f41b0_0;  alias, 1 drivers
v0x6000035f5710_0 .var "act_out", 7 0;
v0x6000035f57a0_0 .var "act_reg", 7 0;
v0x6000035f5830_0 .net "clear_acc", 0 0, L_0x600002cc3cd0;  alias, 1 drivers
v0x6000035f58c0_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035f5950_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035f59e0_0 .net "load_weight", 0 0, L_0x600002cc3b80;  alias, 1 drivers
v0x6000035f5a70_0 .net/s "product", 15 0, L_0x6000036da120;  1 drivers
v0x6000035f5b00_0 .net/s "product_ext", 31 0, L_0x6000036da080;  1 drivers
v0x6000035f5b90_0 .net "psum_in", 31 0, v0x6000035f0630_0;  alias, 1 drivers
v0x6000035f5c20_0 .var "psum_out", 31 0;
v0x6000035f5cb0_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035f5d40_0 .net/s "w_signed", 7 0, v0x6000035f5e60_0;  1 drivers
v0x6000035f5dd0_0 .net "weight_in", 7 0, L_0x6000036dac60;  alias, 1 drivers
v0x6000035f5e60_0 .var "weight_reg", 7 0;
L_0x6000036da620 .extend/s 16, v0x6000035f57a0_0;
L_0x6000036da6c0 .extend/s 16, v0x6000035f5e60_0;
L_0x6000036da120 .arith/mult 16, L_0x6000036da620, L_0x6000036da6c0;
L_0x6000036da1c0 .part L_0x6000036da120, 15, 1;
LS_0x6000036d9fe0_0_0 .concat [ 1 1 1 1], L_0x6000036da1c0, L_0x6000036da1c0, L_0x6000036da1c0, L_0x6000036da1c0;
LS_0x6000036d9fe0_0_4 .concat [ 1 1 1 1], L_0x6000036da1c0, L_0x6000036da1c0, L_0x6000036da1c0, L_0x6000036da1c0;
LS_0x6000036d9fe0_0_8 .concat [ 1 1 1 1], L_0x6000036da1c0, L_0x6000036da1c0, L_0x6000036da1c0, L_0x6000036da1c0;
LS_0x6000036d9fe0_0_12 .concat [ 1 1 1 1], L_0x6000036da1c0, L_0x6000036da1c0, L_0x6000036da1c0, L_0x6000036da1c0;
L_0x6000036d9fe0 .concat [ 4 4 4 4], LS_0x6000036d9fe0_0_0, LS_0x6000036d9fe0_0_4, LS_0x6000036d9fe0_0_8, LS_0x6000036d9fe0_0_12;
L_0x6000036da080 .concat [ 16 16 0 0], L_0x6000036da120, L_0x6000036d9fe0;
S_0x13cf90a70 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13cf15a00;
 .timescale 0 0;
P_0x6000012bb640 .param/l "col" 1 7 214, +C4<011>;
L_0x600002cc3e20 .functor AND 1, v0x60000359ebe0_0, L_0x6000036d9f40, C4<1>, C4<1>;
L_0x600002cc3e90 .functor AND 1, L_0x6000036d9c20, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc3f00 .functor OR 1, L_0x6000036d9e00, L_0x600002cc3e90, C4<0>, C4<0>;
L_0x600002cc3f70 .functor AND 1, L_0x13008a4a0, L_0x600002cc3f00, C4<1>, C4<1>;
L_0x600002ccfd40 .functor AND 1, L_0x600002cc3f70, L_0x6000036d9ae0, C4<1>, C4<1>;
v0x6000035f7450_0 .net *"_ivl_0", 3 0, L_0x6000036d9ea0;  1 drivers
L_0x1300892e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035f74e0_0 .net/2u *"_ivl_11", 2 0, L_0x1300892e8;  1 drivers
v0x6000035f7570_0 .net *"_ivl_13", 0 0, L_0x6000036d9e00;  1 drivers
L_0x130089330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035f7600_0 .net/2u *"_ivl_15", 2 0, L_0x130089330;  1 drivers
v0x6000035f7690_0 .net *"_ivl_17", 0 0, L_0x6000036d9c20;  1 drivers
v0x6000035f7720_0 .net *"_ivl_20", 0 0, L_0x600002cc3e90;  1 drivers
v0x6000035f77b0_0 .net *"_ivl_22", 0 0, L_0x600002cc3f00;  1 drivers
v0x6000035f7840_0 .net *"_ivl_24", 0 0, L_0x600002cc3f70;  1 drivers
v0x6000035f78d0_0 .net *"_ivl_25", 31 0, L_0x6000036d9cc0;  1 drivers
L_0x130089378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f7960_0 .net *"_ivl_28", 15 0, L_0x130089378;  1 drivers
L_0x1300893c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035f79f0_0 .net/2u *"_ivl_29", 31 0, L_0x1300893c0;  1 drivers
L_0x130089258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035f7a80_0 .net *"_ivl_3", 1 0, L_0x130089258;  1 drivers
v0x6000035f7b10_0 .net *"_ivl_31", 0 0, L_0x6000036d9ae0;  1 drivers
L_0x1300892a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000035f7ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1300892a0;  1 drivers
v0x6000035f7c30_0 .net *"_ivl_6", 0 0, L_0x6000036d9f40;  1 drivers
v0x6000035f7cc0_0 .net "do_clear", 0 0, L_0x600002ccfd40;  1 drivers
v0x6000035f7d50_0 .net "load_weight", 0 0, L_0x600002cc3e20;  1 drivers
v0x6000035f7de0_0 .net "weight_in", 7 0, L_0x6000036d9d60;  1 drivers
L_0x6000036d9ea0 .concat [ 2 2 0 0], v0x60000359eb50_0, L_0x130089258;
L_0x6000036d9f40 .cmp/eq 4, L_0x6000036d9ea0, L_0x1300892a0;
L_0x6000036d9e00 .cmp/eq 3, v0x6000035e4990_0, L_0x1300892e8;
L_0x6000036d9c20 .cmp/eq 3, v0x6000035e4990_0, L_0x130089330;
L_0x6000036d9cc0 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130089378;
L_0x6000036d9ae0 .cmp/eq 32, L_0x6000036d9cc0, L_0x1300893c0;
S_0x13cf8e2b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf90a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c76c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035f6910_0 .net *"_ivl_11", 0 0, L_0x6000036d9860;  1 drivers
v0x6000035f69a0_0 .net *"_ivl_12", 15 0, L_0x6000036d9900;  1 drivers
v0x6000035f6a30_0 .net/s *"_ivl_4", 15 0, L_0x6000036d9b80;  1 drivers
v0x6000035f6ac0_0 .net/s *"_ivl_6", 15 0, L_0x6000036d99a0;  1 drivers
v0x6000035f6b50_0 .net/s "a_signed", 7 0, v0x6000035f6d00_0;  1 drivers
v0x6000035f6be0_0 .net "act_in", 7 0, v0x6000035f5710_0;  alias, 1 drivers
v0x6000035f6c70_0 .var "act_out", 7 0;
v0x6000035f6d00_0 .var "act_reg", 7 0;
v0x6000035f6d90_0 .net "clear_acc", 0 0, L_0x600002ccfd40;  alias, 1 drivers
v0x6000035f6e20_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035f6eb0_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035f6f40_0 .net "load_weight", 0 0, L_0x600002cc3e20;  alias, 1 drivers
v0x6000035f6fd0_0 .net/s "product", 15 0, L_0x6000036d9a40;  1 drivers
v0x6000035f7060_0 .net/s "product_ext", 31 0, L_0x6000036d9720;  1 drivers
v0x6000035f70f0_0 .net "psum_in", 31 0, v0x6000035f1b90_0;  alias, 1 drivers
v0x6000035f7180_0 .var "psum_out", 31 0;
v0x6000035f7210_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035f72a0_0 .net/s "w_signed", 7 0, v0x6000035f73c0_0;  1 drivers
v0x6000035f7330_0 .net "weight_in", 7 0, L_0x6000036d9d60;  alias, 1 drivers
v0x6000035f73c0_0 .var "weight_reg", 7 0;
L_0x6000036d9b80 .extend/s 16, v0x6000035f6d00_0;
L_0x6000036d99a0 .extend/s 16, v0x6000035f73c0_0;
L_0x6000036d9a40 .arith/mult 16, L_0x6000036d9b80, L_0x6000036d99a0;
L_0x6000036d9860 .part L_0x6000036d9a40, 15, 1;
LS_0x6000036d9900_0_0 .concat [ 1 1 1 1], L_0x6000036d9860, L_0x6000036d9860, L_0x6000036d9860, L_0x6000036d9860;
LS_0x6000036d9900_0_4 .concat [ 1 1 1 1], L_0x6000036d9860, L_0x6000036d9860, L_0x6000036d9860, L_0x6000036d9860;
LS_0x6000036d9900_0_8 .concat [ 1 1 1 1], L_0x6000036d9860, L_0x6000036d9860, L_0x6000036d9860, L_0x6000036d9860;
LS_0x6000036d9900_0_12 .concat [ 1 1 1 1], L_0x6000036d9860, L_0x6000036d9860, L_0x6000036d9860, L_0x6000036d9860;
L_0x6000036d9900 .concat [ 4 4 4 4], LS_0x6000036d9900_0_0, LS_0x6000036d9900_0_4, LS_0x6000036d9900_0_8, LS_0x6000036d9900_0_12;
L_0x6000036d9720 .concat [ 16 16 0 0], L_0x6000036d9a40, L_0x6000036d9900;
S_0x13cf8e420 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bb740 .param/l "row" 1 7 213, +C4<010>;
S_0x13cf8bc60 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13cf8e420;
 .timescale 0 0;
P_0x6000012bb7c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600002ccf020 .functor AND 1, v0x60000359ebe0_0, L_0x6000036d95e0, C4<1>, C4<1>;
L_0x600002ccebc0 .functor AND 1, L_0x6000036d9540, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cce760 .functor OR 1, L_0x6000036d94a0, L_0x600002ccebc0, C4<0>, C4<0>;
L_0x600002cce300 .functor AND 1, L_0x13008a4a0, L_0x600002cce760, C4<1>, C4<1>;
L_0x600002ccdea0 .functor AND 1, L_0x600002cce300, L_0x6000036d9400, C4<1>, C4<1>;
v0x6000035e8a20_0 .net *"_ivl_0", 2 0, L_0x6000036d97c0;  1 drivers
L_0x130089498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035e8ab0_0 .net/2u *"_ivl_11", 2 0, L_0x130089498;  1 drivers
v0x6000035e8b40_0 .net *"_ivl_13", 0 0, L_0x6000036d94a0;  1 drivers
L_0x1300894e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035e8bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1300894e0;  1 drivers
v0x6000035e8c60_0 .net *"_ivl_17", 0 0, L_0x6000036d9540;  1 drivers
v0x6000035e8cf0_0 .net *"_ivl_20", 0 0, L_0x600002ccebc0;  1 drivers
v0x6000035e8d80_0 .net *"_ivl_22", 0 0, L_0x600002cce760;  1 drivers
v0x6000035e8e10_0 .net *"_ivl_24", 0 0, L_0x600002cce300;  1 drivers
v0x6000035e8ea0_0 .net *"_ivl_25", 31 0, L_0x6000036d9360;  1 drivers
L_0x130089528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035e8f30_0 .net *"_ivl_28", 15 0, L_0x130089528;  1 drivers
L_0x130089570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035e8fc0_0 .net/2u *"_ivl_29", 31 0, L_0x130089570;  1 drivers
L_0x130089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000035e9050_0 .net *"_ivl_3", 0 0, L_0x130089408;  1 drivers
v0x6000035e90e0_0 .net *"_ivl_31", 0 0, L_0x6000036d9400;  1 drivers
L_0x130089450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035e9170_0 .net/2u *"_ivl_4", 2 0, L_0x130089450;  1 drivers
v0x6000035e9200_0 .net *"_ivl_6", 0 0, L_0x6000036d95e0;  1 drivers
v0x6000035e9290_0 .net "do_clear", 0 0, L_0x600002ccdea0;  1 drivers
v0x6000035e9320_0 .net "load_weight", 0 0, L_0x600002ccf020;  1 drivers
v0x6000035e93b0_0 .net "weight_in", 7 0, L_0x6000036d9680;  1 drivers
L_0x6000036d97c0 .concat [ 2 1 0 0], v0x60000359eb50_0, L_0x130089408;
L_0x6000036d95e0 .cmp/eq 3, L_0x6000036d97c0, L_0x130089450;
L_0x6000036d94a0 .cmp/eq 3, v0x6000035e4990_0, L_0x130089498;
L_0x6000036d9540 .cmp/eq 3, v0x6000035e4990_0, L_0x1300894e0;
L_0x6000036d9360 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130089528;
L_0x6000036d9400 .cmp/eq 32, L_0x6000036d9360, L_0x130089570;
S_0x13cf8bdd0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf8bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c7a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035f7e70_0 .net *"_ivl_11", 0 0, L_0x6000036d9180;  1 drivers
v0x6000035f7f00_0 .net *"_ivl_12", 15 0, L_0x6000036d8fa0;  1 drivers
v0x6000035e8000_0 .net/s *"_ivl_4", 15 0, L_0x6000036d9220;  1 drivers
v0x6000035e8090_0 .net/s *"_ivl_6", 15 0, L_0x6000036d92c0;  1 drivers
v0x6000035e8120_0 .net/s "a_signed", 7 0, v0x6000035e82d0_0;  1 drivers
v0x6000035e81b0_0 .net "act_in", 7 0, L_0x600002cc20d0;  alias, 1 drivers
v0x6000035e8240_0 .var "act_out", 7 0;
v0x6000035e82d0_0 .var "act_reg", 7 0;
v0x6000035e8360_0 .net "clear_acc", 0 0, L_0x600002ccdea0;  alias, 1 drivers
v0x6000035e83f0_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035e8480_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035e8510_0 .net "load_weight", 0 0, L_0x600002ccf020;  alias, 1 drivers
v0x6000035e85a0_0 .net/s "product", 15 0, L_0x6000036d90e0;  1 drivers
v0x6000035e8630_0 .net/s "product_ext", 31 0, L_0x6000036d9040;  1 drivers
v0x6000035e86c0_0 .net "psum_in", 31 0, v0x6000035f30f0_0;  alias, 1 drivers
v0x6000035e8750_0 .var "psum_out", 31 0;
v0x6000035e87e0_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035e8870_0 .net/s "w_signed", 7 0, v0x6000035e8990_0;  1 drivers
v0x6000035e8900_0 .net "weight_in", 7 0, L_0x6000036d9680;  alias, 1 drivers
v0x6000035e8990_0 .var "weight_reg", 7 0;
L_0x6000036d9220 .extend/s 16, v0x6000035e82d0_0;
L_0x6000036d92c0 .extend/s 16, v0x6000035e8990_0;
L_0x6000036d90e0 .arith/mult 16, L_0x6000036d9220, L_0x6000036d92c0;
L_0x6000036d9180 .part L_0x6000036d90e0, 15, 1;
LS_0x6000036d8fa0_0_0 .concat [ 1 1 1 1], L_0x6000036d9180, L_0x6000036d9180, L_0x6000036d9180, L_0x6000036d9180;
LS_0x6000036d8fa0_0_4 .concat [ 1 1 1 1], L_0x6000036d9180, L_0x6000036d9180, L_0x6000036d9180, L_0x6000036d9180;
LS_0x6000036d8fa0_0_8 .concat [ 1 1 1 1], L_0x6000036d9180, L_0x6000036d9180, L_0x6000036d9180, L_0x6000036d9180;
LS_0x6000036d8fa0_0_12 .concat [ 1 1 1 1], L_0x6000036d9180, L_0x6000036d9180, L_0x6000036d9180, L_0x6000036d9180;
L_0x6000036d8fa0 .concat [ 4 4 4 4], LS_0x6000036d8fa0_0_0, LS_0x6000036d8fa0_0_4, LS_0x6000036d8fa0_0_8, LS_0x6000036d8fa0_0_12;
L_0x6000036d9040 .concat [ 16 16 0 0], L_0x6000036d90e0, L_0x6000036d8fa0;
S_0x13cf89610 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13cf8e420;
 .timescale 0 0;
P_0x6000012bb8c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600002ccd180 .functor AND 1, v0x60000359ebe0_0, L_0x6000036d8f00, C4<1>, C4<1>;
L_0x600002cccd20 .functor AND 1, L_0x6000036d8be0, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002ccc8c0 .functor OR 1, L_0x6000036d8dc0, L_0x600002cccd20, C4<0>, C4<0>;
L_0x600002ccc850 .functor AND 1, L_0x13008a4a0, L_0x600002ccc8c0, C4<1>, C4<1>;
L_0x600002ccc7e0 .functor AND 1, L_0x600002ccc850, L_0x6000036d8aa0, C4<1>, C4<1>;
v0x6000035e9f80_0 .net *"_ivl_0", 2 0, L_0x6000036d8e60;  1 drivers
L_0x130089648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035ea010_0 .net/2u *"_ivl_11", 2 0, L_0x130089648;  1 drivers
v0x6000035ea0a0_0 .net *"_ivl_13", 0 0, L_0x6000036d8dc0;  1 drivers
L_0x130089690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035ea130_0 .net/2u *"_ivl_15", 2 0, L_0x130089690;  1 drivers
v0x6000035ea1c0_0 .net *"_ivl_17", 0 0, L_0x6000036d8be0;  1 drivers
v0x6000035ea250_0 .net *"_ivl_20", 0 0, L_0x600002cccd20;  1 drivers
v0x6000035ea2e0_0 .net *"_ivl_22", 0 0, L_0x600002ccc8c0;  1 drivers
v0x6000035ea370_0 .net *"_ivl_24", 0 0, L_0x600002ccc850;  1 drivers
v0x6000035ea400_0 .net *"_ivl_25", 31 0, L_0x6000036d8c80;  1 drivers
L_0x1300896d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035ea490_0 .net *"_ivl_28", 15 0, L_0x1300896d8;  1 drivers
L_0x130089720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035ea520_0 .net/2u *"_ivl_29", 31 0, L_0x130089720;  1 drivers
L_0x1300895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000035ea5b0_0 .net *"_ivl_3", 0 0, L_0x1300895b8;  1 drivers
v0x6000035ea640_0 .net *"_ivl_31", 0 0, L_0x6000036d8aa0;  1 drivers
L_0x130089600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000035ea6d0_0 .net/2u *"_ivl_4", 2 0, L_0x130089600;  1 drivers
v0x6000035ea760_0 .net *"_ivl_6", 0 0, L_0x6000036d8f00;  1 drivers
v0x6000035ea7f0_0 .net "do_clear", 0 0, L_0x600002ccc7e0;  1 drivers
v0x6000035ea880_0 .net "load_weight", 0 0, L_0x600002ccd180;  1 drivers
v0x6000035ea910_0 .net "weight_in", 7 0, L_0x6000036d8d20;  1 drivers
L_0x6000036d8e60 .concat [ 2 1 0 0], v0x60000359eb50_0, L_0x1300895b8;
L_0x6000036d8f00 .cmp/eq 3, L_0x6000036d8e60, L_0x130089600;
L_0x6000036d8dc0 .cmp/eq 3, v0x6000035e4990_0, L_0x130089648;
L_0x6000036d8be0 .cmp/eq 3, v0x6000035e4990_0, L_0x130089690;
L_0x6000036d8c80 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x1300896d8;
L_0x6000036d8aa0 .cmp/eq 32, L_0x6000036d8c80, L_0x130089720;
S_0x13cf89780 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf89610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c7740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035e9440_0 .net *"_ivl_11", 0 0, L_0x6000036da4e0;  1 drivers
v0x6000035e94d0_0 .net *"_ivl_12", 15 0, L_0x6000036da580;  1 drivers
v0x6000035e9560_0 .net/s *"_ivl_4", 15 0, L_0x6000036d8b40;  1 drivers
v0x6000035e95f0_0 .net/s *"_ivl_6", 15 0, L_0x6000036d8960;  1 drivers
v0x6000035e9680_0 .net/s "a_signed", 7 0, v0x6000035e9830_0;  1 drivers
v0x6000035e9710_0 .net "act_in", 7 0, v0x6000035e8240_0;  alias, 1 drivers
v0x6000035e97a0_0 .var "act_out", 7 0;
v0x6000035e9830_0 .var "act_reg", 7 0;
v0x6000035e98c0_0 .net "clear_acc", 0 0, L_0x600002ccc7e0;  alias, 1 drivers
v0x6000035e9950_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035e99e0_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035e9a70_0 .net "load_weight", 0 0, L_0x600002ccd180;  alias, 1 drivers
v0x6000035e9b00_0 .net/s "product", 15 0, L_0x6000036d8a00;  1 drivers
v0x6000035e9b90_0 .net/s "product_ext", 31 0, L_0x6000036da3a0;  1 drivers
v0x6000035e9c20_0 .net "psum_in", 31 0, v0x6000035f46c0_0;  alias, 1 drivers
v0x6000035e9cb0_0 .var "psum_out", 31 0;
v0x6000035e9d40_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035e9dd0_0 .net/s "w_signed", 7 0, v0x6000035e9ef0_0;  1 drivers
v0x6000035e9e60_0 .net "weight_in", 7 0, L_0x6000036d8d20;  alias, 1 drivers
v0x6000035e9ef0_0 .var "weight_reg", 7 0;
L_0x6000036d8b40 .extend/s 16, v0x6000035e9830_0;
L_0x6000036d8960 .extend/s 16, v0x6000035e9ef0_0;
L_0x6000036d8a00 .arith/mult 16, L_0x6000036d8b40, L_0x6000036d8960;
L_0x6000036da4e0 .part L_0x6000036d8a00, 15, 1;
LS_0x6000036da580_0_0 .concat [ 1 1 1 1], L_0x6000036da4e0, L_0x6000036da4e0, L_0x6000036da4e0, L_0x6000036da4e0;
LS_0x6000036da580_0_4 .concat [ 1 1 1 1], L_0x6000036da4e0, L_0x6000036da4e0, L_0x6000036da4e0, L_0x6000036da4e0;
LS_0x6000036da580_0_8 .concat [ 1 1 1 1], L_0x6000036da4e0, L_0x6000036da4e0, L_0x6000036da4e0, L_0x6000036da4e0;
LS_0x6000036da580_0_12 .concat [ 1 1 1 1], L_0x6000036da4e0, L_0x6000036da4e0, L_0x6000036da4e0, L_0x6000036da4e0;
L_0x6000036da580 .concat [ 4 4 4 4], LS_0x6000036da580_0_0, LS_0x6000036da580_0_4, LS_0x6000036da580_0_8, LS_0x6000036da580_0_12;
L_0x6000036da3a0 .concat [ 16 16 0 0], L_0x6000036d8a00, L_0x6000036da580;
S_0x13cf86fc0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13cf8e420;
 .timescale 0 0;
P_0x6000012bb9c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600002ccc700 .functor AND 1, v0x60000359ebe0_0, L_0x6000036da260, C4<1>, C4<1>;
L_0x600002cc4000 .functor AND 1, L_0x6000036d8820, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc4070 .functor OR 1, L_0x6000036d86e0, L_0x600002cc4000, C4<0>, C4<0>;
L_0x600002cc40e0 .functor AND 1, L_0x13008a4a0, L_0x600002cc4070, C4<1>, C4<1>;
L_0x600002cc4150 .functor AND 1, L_0x600002cc40e0, L_0x6000036db8e0, C4<1>, C4<1>;
v0x6000035eb4e0_0 .net *"_ivl_0", 3 0, L_0x6000036da440;  1 drivers
L_0x1300897f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035eb570_0 .net/2u *"_ivl_11", 2 0, L_0x1300897f8;  1 drivers
v0x6000035eb600_0 .net *"_ivl_13", 0 0, L_0x6000036d86e0;  1 drivers
L_0x130089840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035eb690_0 .net/2u *"_ivl_15", 2 0, L_0x130089840;  1 drivers
v0x6000035eb720_0 .net *"_ivl_17", 0 0, L_0x6000036d8820;  1 drivers
v0x6000035eb7b0_0 .net *"_ivl_20", 0 0, L_0x600002cc4000;  1 drivers
v0x6000035eb840_0 .net *"_ivl_22", 0 0, L_0x600002cc4070;  1 drivers
v0x6000035eb8d0_0 .net *"_ivl_24", 0 0, L_0x600002cc40e0;  1 drivers
v0x6000035eb960_0 .net *"_ivl_25", 31 0, L_0x6000036d88c0;  1 drivers
L_0x130089888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035eb9f0_0 .net *"_ivl_28", 15 0, L_0x130089888;  1 drivers
L_0x1300898d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035eba80_0 .net/2u *"_ivl_29", 31 0, L_0x1300898d0;  1 drivers
L_0x130089768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035ebb10_0 .net *"_ivl_3", 1 0, L_0x130089768;  1 drivers
v0x6000035ebba0_0 .net *"_ivl_31", 0 0, L_0x6000036db8e0;  1 drivers
L_0x1300897b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000035ebc30_0 .net/2u *"_ivl_4", 3 0, L_0x1300897b0;  1 drivers
v0x6000035ebcc0_0 .net *"_ivl_6", 0 0, L_0x6000036da260;  1 drivers
v0x6000035ebd50_0 .net "do_clear", 0 0, L_0x600002cc4150;  1 drivers
v0x6000035ebde0_0 .net "load_weight", 0 0, L_0x600002ccc700;  1 drivers
v0x6000035ebe70_0 .net "weight_in", 7 0, L_0x6000036da300;  1 drivers
L_0x6000036da440 .concat [ 2 2 0 0], v0x60000359eb50_0, L_0x130089768;
L_0x6000036da260 .cmp/eq 4, L_0x6000036da440, L_0x1300897b0;
L_0x6000036d86e0 .cmp/eq 3, v0x6000035e4990_0, L_0x1300897f8;
L_0x6000036d8820 .cmp/eq 3, v0x6000035e4990_0, L_0x130089840;
L_0x6000036d88c0 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130089888;
L_0x6000036db8e0 .cmp/eq 32, L_0x6000036d88c0, L_0x1300898d0;
S_0x13cf87130 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf86fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c7940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035ea9a0_0 .net *"_ivl_11", 0 0, L_0x6000036d01e0;  1 drivers
v0x6000035eaa30_0 .net *"_ivl_12", 15 0, L_0x6000036d0280;  1 drivers
v0x6000035eaac0_0 .net/s *"_ivl_4", 15 0, L_0x6000036d0000;  1 drivers
v0x6000035eab50_0 .net/s *"_ivl_6", 15 0, L_0x6000036d00a0;  1 drivers
v0x6000035eabe0_0 .net/s "a_signed", 7 0, v0x6000035ead90_0;  1 drivers
v0x6000035eac70_0 .net "act_in", 7 0, v0x6000035e97a0_0;  alias, 1 drivers
v0x6000035ead00_0 .var "act_out", 7 0;
v0x6000035ead90_0 .var "act_reg", 7 0;
v0x6000035eae20_0 .net "clear_acc", 0 0, L_0x600002cc4150;  alias, 1 drivers
v0x6000035eaeb0_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035eaf40_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035eafd0_0 .net "load_weight", 0 0, L_0x600002ccc700;  alias, 1 drivers
v0x6000035eb060_0 .net/s "product", 15 0, L_0x6000036d0140;  1 drivers
v0x6000035eb0f0_0 .net/s "product_ext", 31 0, L_0x6000036d0320;  1 drivers
v0x6000035eb180_0 .net "psum_in", 31 0, v0x6000035f5c20_0;  alias, 1 drivers
v0x6000035eb210_0 .var "psum_out", 31 0;
v0x6000035eb2a0_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035eb330_0 .net/s "w_signed", 7 0, v0x6000035eb450_0;  1 drivers
v0x6000035eb3c0_0 .net "weight_in", 7 0, L_0x6000036da300;  alias, 1 drivers
v0x6000035eb450_0 .var "weight_reg", 7 0;
L_0x6000036d0000 .extend/s 16, v0x6000035ead90_0;
L_0x6000036d00a0 .extend/s 16, v0x6000035eb450_0;
L_0x6000036d0140 .arith/mult 16, L_0x6000036d0000, L_0x6000036d00a0;
L_0x6000036d01e0 .part L_0x6000036d0140, 15, 1;
LS_0x6000036d0280_0_0 .concat [ 1 1 1 1], L_0x6000036d01e0, L_0x6000036d01e0, L_0x6000036d01e0, L_0x6000036d01e0;
LS_0x6000036d0280_0_4 .concat [ 1 1 1 1], L_0x6000036d01e0, L_0x6000036d01e0, L_0x6000036d01e0, L_0x6000036d01e0;
LS_0x6000036d0280_0_8 .concat [ 1 1 1 1], L_0x6000036d01e0, L_0x6000036d01e0, L_0x6000036d01e0, L_0x6000036d01e0;
LS_0x6000036d0280_0_12 .concat [ 1 1 1 1], L_0x6000036d01e0, L_0x6000036d01e0, L_0x6000036d01e0, L_0x6000036d01e0;
L_0x6000036d0280 .concat [ 4 4 4 4], LS_0x6000036d0280_0_0, LS_0x6000036d0280_0_4, LS_0x6000036d0280_0_8, LS_0x6000036d0280_0_12;
L_0x6000036d0320 .concat [ 16 16 0 0], L_0x6000036d0140, L_0x6000036d0280;
S_0x13cf84970 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13cf8e420;
 .timescale 0 0;
P_0x6000012bbac0 .param/l "col" 1 7 214, +C4<011>;
L_0x600002cc42a0 .functor AND 1, v0x60000359ebe0_0, L_0x6000036d0460, C4<1>, C4<1>;
L_0x600002cc4310 .functor AND 1, L_0x6000036d0640, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc4380 .functor OR 1, L_0x6000036d05a0, L_0x600002cc4310, C4<0>, C4<0>;
L_0x600002cc43f0 .functor AND 1, L_0x13008a4a0, L_0x600002cc4380, C4<1>, C4<1>;
L_0x600002cc4460 .functor AND 1, L_0x600002cc43f0, L_0x6000036d0780, C4<1>, C4<1>;
v0x6000035ecab0_0 .net *"_ivl_0", 3 0, L_0x6000036d03c0;  1 drivers
L_0x1300899a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035ecb40_0 .net/2u *"_ivl_11", 2 0, L_0x1300899a8;  1 drivers
v0x6000035ecbd0_0 .net *"_ivl_13", 0 0, L_0x6000036d05a0;  1 drivers
L_0x1300899f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035ecc60_0 .net/2u *"_ivl_15", 2 0, L_0x1300899f0;  1 drivers
v0x6000035eccf0_0 .net *"_ivl_17", 0 0, L_0x6000036d0640;  1 drivers
v0x6000035ecd80_0 .net *"_ivl_20", 0 0, L_0x600002cc4310;  1 drivers
v0x6000035ece10_0 .net *"_ivl_22", 0 0, L_0x600002cc4380;  1 drivers
v0x6000035ecea0_0 .net *"_ivl_24", 0 0, L_0x600002cc43f0;  1 drivers
v0x6000035ecf30_0 .net *"_ivl_25", 31 0, L_0x6000036d06e0;  1 drivers
L_0x130089a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035ecfc0_0 .net *"_ivl_28", 15 0, L_0x130089a38;  1 drivers
L_0x130089a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035ed050_0 .net/2u *"_ivl_29", 31 0, L_0x130089a80;  1 drivers
L_0x130089918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035ed0e0_0 .net *"_ivl_3", 1 0, L_0x130089918;  1 drivers
v0x6000035ed170_0 .net *"_ivl_31", 0 0, L_0x6000036d0780;  1 drivers
L_0x130089960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000035ed200_0 .net/2u *"_ivl_4", 3 0, L_0x130089960;  1 drivers
v0x6000035ed290_0 .net *"_ivl_6", 0 0, L_0x6000036d0460;  1 drivers
v0x6000035ed320_0 .net "do_clear", 0 0, L_0x600002cc4460;  1 drivers
v0x6000035ed3b0_0 .net "load_weight", 0 0, L_0x600002cc42a0;  1 drivers
v0x6000035ed440_0 .net "weight_in", 7 0, L_0x6000036d0500;  1 drivers
L_0x6000036d03c0 .concat [ 2 2 0 0], v0x60000359eb50_0, L_0x130089918;
L_0x6000036d0460 .cmp/eq 4, L_0x6000036d03c0, L_0x130089960;
L_0x6000036d05a0 .cmp/eq 3, v0x6000035e4990_0, L_0x1300899a8;
L_0x6000036d0640 .cmp/eq 3, v0x6000035e4990_0, L_0x1300899f0;
L_0x6000036d06e0 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130089a38;
L_0x6000036d0780 .cmp/eq 32, L_0x6000036d06e0, L_0x130089a80;
S_0x13cf84ae0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf84970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c7ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035ebf00_0 .net *"_ivl_11", 0 0, L_0x6000036d0a00;  1 drivers
v0x6000035ec000_0 .net *"_ivl_12", 15 0, L_0x6000036d0aa0;  1 drivers
v0x6000035ec090_0 .net/s *"_ivl_4", 15 0, L_0x6000036d0820;  1 drivers
v0x6000035ec120_0 .net/s *"_ivl_6", 15 0, L_0x6000036d08c0;  1 drivers
v0x6000035ec1b0_0 .net/s "a_signed", 7 0, v0x6000035ec360_0;  1 drivers
v0x6000035ec240_0 .net "act_in", 7 0, v0x6000035ead00_0;  alias, 1 drivers
v0x6000035ec2d0_0 .var "act_out", 7 0;
v0x6000035ec360_0 .var "act_reg", 7 0;
v0x6000035ec3f0_0 .net "clear_acc", 0 0, L_0x600002cc4460;  alias, 1 drivers
v0x6000035ec480_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035ec510_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035ec5a0_0 .net "load_weight", 0 0, L_0x600002cc42a0;  alias, 1 drivers
v0x6000035ec630_0 .net/s "product", 15 0, L_0x6000036d0960;  1 drivers
v0x6000035ec6c0_0 .net/s "product_ext", 31 0, L_0x6000036d0b40;  1 drivers
v0x6000035ec750_0 .net "psum_in", 31 0, v0x6000035f7180_0;  alias, 1 drivers
v0x6000035ec7e0_0 .var "psum_out", 31 0;
v0x6000035ec870_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035ec900_0 .net/s "w_signed", 7 0, v0x6000035eca20_0;  1 drivers
v0x6000035ec990_0 .net "weight_in", 7 0, L_0x6000036d0500;  alias, 1 drivers
v0x6000035eca20_0 .var "weight_reg", 7 0;
L_0x6000036d0820 .extend/s 16, v0x6000035ec360_0;
L_0x6000036d08c0 .extend/s 16, v0x6000035eca20_0;
L_0x6000036d0960 .arith/mult 16, L_0x6000036d0820, L_0x6000036d08c0;
L_0x6000036d0a00 .part L_0x6000036d0960, 15, 1;
LS_0x6000036d0aa0_0_0 .concat [ 1 1 1 1], L_0x6000036d0a00, L_0x6000036d0a00, L_0x6000036d0a00, L_0x6000036d0a00;
LS_0x6000036d0aa0_0_4 .concat [ 1 1 1 1], L_0x6000036d0a00, L_0x6000036d0a00, L_0x6000036d0a00, L_0x6000036d0a00;
LS_0x6000036d0aa0_0_8 .concat [ 1 1 1 1], L_0x6000036d0a00, L_0x6000036d0a00, L_0x6000036d0a00, L_0x6000036d0a00;
LS_0x6000036d0aa0_0_12 .concat [ 1 1 1 1], L_0x6000036d0a00, L_0x6000036d0a00, L_0x6000036d0a00, L_0x6000036d0a00;
L_0x6000036d0aa0 .concat [ 4 4 4 4], LS_0x6000036d0aa0_0_0, LS_0x6000036d0aa0_0_4, LS_0x6000036d0aa0_0_8, LS_0x6000036d0aa0_0_12;
L_0x6000036d0b40 .concat [ 16 16 0 0], L_0x6000036d0960, L_0x6000036d0aa0;
S_0x13cf82320 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bbbc0 .param/l "row" 1 7 213, +C4<011>;
S_0x13cf82490 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13cf82320;
 .timescale 0 0;
P_0x6000012bbc40 .param/l "col" 1 7 214, +C4<00>;
L_0x600002cc45b0 .functor AND 1, v0x60000359ebe0_0, L_0x6000036d0c80, C4<1>, C4<1>;
L_0x600002cc4620 .functor AND 1, L_0x6000036d0e60, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc4690 .functor OR 1, L_0x6000036d0dc0, L_0x600002cc4620, C4<0>, C4<0>;
L_0x600002cc4700 .functor AND 1, L_0x13008a4a0, L_0x600002cc4690, C4<1>, C4<1>;
L_0x600002cc4770 .functor AND 1, L_0x600002cc4700, L_0x6000036d0fa0, C4<1>, C4<1>;
v0x6000035ee010_0 .net *"_ivl_0", 2 0, L_0x6000036d0be0;  1 drivers
L_0x130089b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035ee0a0_0 .net/2u *"_ivl_11", 2 0, L_0x130089b58;  1 drivers
v0x6000035ee130_0 .net *"_ivl_13", 0 0, L_0x6000036d0dc0;  1 drivers
L_0x130089ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035ee1c0_0 .net/2u *"_ivl_15", 2 0, L_0x130089ba0;  1 drivers
v0x6000035ee250_0 .net *"_ivl_17", 0 0, L_0x6000036d0e60;  1 drivers
v0x6000035ee2e0_0 .net *"_ivl_20", 0 0, L_0x600002cc4620;  1 drivers
v0x6000035ee370_0 .net *"_ivl_22", 0 0, L_0x600002cc4690;  1 drivers
v0x6000035ee400_0 .net *"_ivl_24", 0 0, L_0x600002cc4700;  1 drivers
v0x6000035ee490_0 .net *"_ivl_25", 31 0, L_0x6000036d0f00;  1 drivers
L_0x130089be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035ee520_0 .net *"_ivl_28", 15 0, L_0x130089be8;  1 drivers
L_0x130089c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035ee5b0_0 .net/2u *"_ivl_29", 31 0, L_0x130089c30;  1 drivers
L_0x130089ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000035ee640_0 .net *"_ivl_3", 0 0, L_0x130089ac8;  1 drivers
v0x6000035ee6d0_0 .net *"_ivl_31", 0 0, L_0x6000036d0fa0;  1 drivers
L_0x130089b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035ee760_0 .net/2u *"_ivl_4", 2 0, L_0x130089b10;  1 drivers
v0x6000035ee7f0_0 .net *"_ivl_6", 0 0, L_0x6000036d0c80;  1 drivers
v0x6000035ee880_0 .net "do_clear", 0 0, L_0x600002cc4770;  1 drivers
v0x6000035ee910_0 .net "load_weight", 0 0, L_0x600002cc45b0;  1 drivers
v0x6000035ee9a0_0 .net "weight_in", 7 0, L_0x6000036d0d20;  1 drivers
L_0x6000036d0be0 .concat [ 2 1 0 0], v0x60000359eb50_0, L_0x130089ac8;
L_0x6000036d0c80 .cmp/eq 3, L_0x6000036d0be0, L_0x130089b10;
L_0x6000036d0dc0 .cmp/eq 3, v0x6000035e4990_0, L_0x130089b58;
L_0x6000036d0e60 .cmp/eq 3, v0x6000035e4990_0, L_0x130089ba0;
L_0x6000036d0f00 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130089be8;
L_0x6000036d0fa0 .cmp/eq 32, L_0x6000036d0f00, L_0x130089c30;
S_0x13cf7fcd0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf82490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c7b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035ed4d0_0 .net *"_ivl_11", 0 0, L_0x6000036d1220;  1 drivers
v0x6000035ed560_0 .net *"_ivl_12", 15 0, L_0x6000036d12c0;  1 drivers
v0x6000035ed5f0_0 .net/s *"_ivl_4", 15 0, L_0x6000036d1040;  1 drivers
v0x6000035ed680_0 .net/s *"_ivl_6", 15 0, L_0x6000036d10e0;  1 drivers
v0x6000035ed710_0 .net/s "a_signed", 7 0, v0x6000035ed8c0_0;  1 drivers
v0x6000035ed7a0_0 .net "act_in", 7 0, L_0x600002cc1f80;  alias, 1 drivers
v0x6000035ed830_0 .var "act_out", 7 0;
v0x6000035ed8c0_0 .var "act_reg", 7 0;
v0x6000035ed950_0 .net "clear_acc", 0 0, L_0x600002cc4770;  alias, 1 drivers
v0x6000035ed9e0_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035eda70_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035edb00_0 .net "load_weight", 0 0, L_0x600002cc45b0;  alias, 1 drivers
v0x6000035edb90_0 .net/s "product", 15 0, L_0x6000036d1180;  1 drivers
v0x6000035edc20_0 .net/s "product_ext", 31 0, L_0x6000036d1360;  1 drivers
v0x6000035edcb0_0 .net "psum_in", 31 0, v0x6000035e8750_0;  alias, 1 drivers
v0x6000035edd40_0 .var "psum_out", 31 0;
v0x6000035eddd0_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035ede60_0 .net/s "w_signed", 7 0, v0x6000035edf80_0;  1 drivers
v0x6000035edef0_0 .net "weight_in", 7 0, L_0x6000036d0d20;  alias, 1 drivers
v0x6000035edf80_0 .var "weight_reg", 7 0;
L_0x6000036d1040 .extend/s 16, v0x6000035ed8c0_0;
L_0x6000036d10e0 .extend/s 16, v0x6000035edf80_0;
L_0x6000036d1180 .arith/mult 16, L_0x6000036d1040, L_0x6000036d10e0;
L_0x6000036d1220 .part L_0x6000036d1180, 15, 1;
LS_0x6000036d12c0_0_0 .concat [ 1 1 1 1], L_0x6000036d1220, L_0x6000036d1220, L_0x6000036d1220, L_0x6000036d1220;
LS_0x6000036d12c0_0_4 .concat [ 1 1 1 1], L_0x6000036d1220, L_0x6000036d1220, L_0x6000036d1220, L_0x6000036d1220;
LS_0x6000036d12c0_0_8 .concat [ 1 1 1 1], L_0x6000036d1220, L_0x6000036d1220, L_0x6000036d1220, L_0x6000036d1220;
LS_0x6000036d12c0_0_12 .concat [ 1 1 1 1], L_0x6000036d1220, L_0x6000036d1220, L_0x6000036d1220, L_0x6000036d1220;
L_0x6000036d12c0 .concat [ 4 4 4 4], LS_0x6000036d12c0_0_0, LS_0x6000036d12c0_0_4, LS_0x6000036d12c0_0_8, LS_0x6000036d12c0_0_12;
L_0x6000036d1360 .concat [ 16 16 0 0], L_0x6000036d1180, L_0x6000036d12c0;
S_0x13cf7fe40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13cf82320;
 .timescale 0 0;
P_0x6000012bbd40 .param/l "col" 1 7 214, +C4<01>;
L_0x600002cc48c0 .functor AND 1, v0x60000359ebe0_0, L_0x6000036d14a0, C4<1>, C4<1>;
L_0x600002cc4930 .functor AND 1, L_0x6000036d1680, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc49a0 .functor OR 1, L_0x6000036d15e0, L_0x600002cc4930, C4<0>, C4<0>;
L_0x600002cc4a10 .functor AND 1, L_0x13008a4a0, L_0x600002cc49a0, C4<1>, C4<1>;
L_0x600002cc4a80 .functor AND 1, L_0x600002cc4a10, L_0x6000036d17c0, C4<1>, C4<1>;
v0x6000035ef570_0 .net *"_ivl_0", 2 0, L_0x6000036d1400;  1 drivers
L_0x130089d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035ef600_0 .net/2u *"_ivl_11", 2 0, L_0x130089d08;  1 drivers
v0x6000035ef690_0 .net *"_ivl_13", 0 0, L_0x6000036d15e0;  1 drivers
L_0x130089d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035ef720_0 .net/2u *"_ivl_15", 2 0, L_0x130089d50;  1 drivers
v0x6000035ef7b0_0 .net *"_ivl_17", 0 0, L_0x6000036d1680;  1 drivers
v0x6000035ef840_0 .net *"_ivl_20", 0 0, L_0x600002cc4930;  1 drivers
v0x6000035ef8d0_0 .net *"_ivl_22", 0 0, L_0x600002cc49a0;  1 drivers
v0x6000035ef960_0 .net *"_ivl_24", 0 0, L_0x600002cc4a10;  1 drivers
v0x6000035ef9f0_0 .net *"_ivl_25", 31 0, L_0x6000036d1720;  1 drivers
L_0x130089d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035efa80_0 .net *"_ivl_28", 15 0, L_0x130089d98;  1 drivers
L_0x130089de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035efb10_0 .net/2u *"_ivl_29", 31 0, L_0x130089de0;  1 drivers
L_0x130089c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000035efba0_0 .net *"_ivl_3", 0 0, L_0x130089c78;  1 drivers
v0x6000035efc30_0 .net *"_ivl_31", 0 0, L_0x6000036d17c0;  1 drivers
L_0x130089cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000035efcc0_0 .net/2u *"_ivl_4", 2 0, L_0x130089cc0;  1 drivers
v0x6000035efd50_0 .net *"_ivl_6", 0 0, L_0x6000036d14a0;  1 drivers
v0x6000035efde0_0 .net "do_clear", 0 0, L_0x600002cc4a80;  1 drivers
v0x6000035efe70_0 .net "load_weight", 0 0, L_0x600002cc48c0;  1 drivers
v0x6000035eff00_0 .net "weight_in", 7 0, L_0x6000036d1540;  1 drivers
L_0x6000036d1400 .concat [ 2 1 0 0], v0x60000359eb50_0, L_0x130089c78;
L_0x6000036d14a0 .cmp/eq 3, L_0x6000036d1400, L_0x130089cc0;
L_0x6000036d15e0 .cmp/eq 3, v0x6000035e4990_0, L_0x130089d08;
L_0x6000036d1680 .cmp/eq 3, v0x6000035e4990_0, L_0x130089d50;
L_0x6000036d1720 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130089d98;
L_0x6000036d17c0 .cmp/eq 32, L_0x6000036d1720, L_0x130089de0;
S_0x13cf7d680 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf7fe40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c7bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035eea30_0 .net *"_ivl_11", 0 0, L_0x6000036d1a40;  1 drivers
v0x6000035eeac0_0 .net *"_ivl_12", 15 0, L_0x6000036d1ae0;  1 drivers
v0x6000035eeb50_0 .net/s *"_ivl_4", 15 0, L_0x6000036d1860;  1 drivers
v0x6000035eebe0_0 .net/s *"_ivl_6", 15 0, L_0x6000036d1900;  1 drivers
v0x6000035eec70_0 .net/s "a_signed", 7 0, v0x6000035eee20_0;  1 drivers
v0x6000035eed00_0 .net "act_in", 7 0, v0x6000035ed830_0;  alias, 1 drivers
v0x6000035eed90_0 .var "act_out", 7 0;
v0x6000035eee20_0 .var "act_reg", 7 0;
v0x6000035eeeb0_0 .net "clear_acc", 0 0, L_0x600002cc4a80;  alias, 1 drivers
v0x6000035eef40_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035eefd0_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035ef060_0 .net "load_weight", 0 0, L_0x600002cc48c0;  alias, 1 drivers
v0x6000035ef0f0_0 .net/s "product", 15 0, L_0x6000036d19a0;  1 drivers
v0x6000035ef180_0 .net/s "product_ext", 31 0, L_0x6000036d1b80;  1 drivers
v0x6000035ef210_0 .net "psum_in", 31 0, v0x6000035e9cb0_0;  alias, 1 drivers
v0x6000035ef2a0_0 .var "psum_out", 31 0;
v0x6000035ef330_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035ef3c0_0 .net/s "w_signed", 7 0, v0x6000035ef4e0_0;  1 drivers
v0x6000035ef450_0 .net "weight_in", 7 0, L_0x6000036d1540;  alias, 1 drivers
v0x6000035ef4e0_0 .var "weight_reg", 7 0;
L_0x6000036d1860 .extend/s 16, v0x6000035eee20_0;
L_0x6000036d1900 .extend/s 16, v0x6000035ef4e0_0;
L_0x6000036d19a0 .arith/mult 16, L_0x6000036d1860, L_0x6000036d1900;
L_0x6000036d1a40 .part L_0x6000036d19a0, 15, 1;
LS_0x6000036d1ae0_0_0 .concat [ 1 1 1 1], L_0x6000036d1a40, L_0x6000036d1a40, L_0x6000036d1a40, L_0x6000036d1a40;
LS_0x6000036d1ae0_0_4 .concat [ 1 1 1 1], L_0x6000036d1a40, L_0x6000036d1a40, L_0x6000036d1a40, L_0x6000036d1a40;
LS_0x6000036d1ae0_0_8 .concat [ 1 1 1 1], L_0x6000036d1a40, L_0x6000036d1a40, L_0x6000036d1a40, L_0x6000036d1a40;
LS_0x6000036d1ae0_0_12 .concat [ 1 1 1 1], L_0x6000036d1a40, L_0x6000036d1a40, L_0x6000036d1a40, L_0x6000036d1a40;
L_0x6000036d1ae0 .concat [ 4 4 4 4], LS_0x6000036d1ae0_0_0, LS_0x6000036d1ae0_0_4, LS_0x6000036d1ae0_0_8, LS_0x6000036d1ae0_0_12;
L_0x6000036d1b80 .concat [ 16 16 0 0], L_0x6000036d19a0, L_0x6000036d1ae0;
S_0x13cf7d7f0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13cf82320;
 .timescale 0 0;
P_0x6000012bbe40 .param/l "col" 1 7 214, +C4<010>;
L_0x600002cc4bd0 .functor AND 1, v0x60000359ebe0_0, L_0x6000036d1cc0, C4<1>, C4<1>;
L_0x600002cc4c40 .functor AND 1, L_0x6000036d1ea0, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc4cb0 .functor OR 1, L_0x6000036d1e00, L_0x600002cc4c40, C4<0>, C4<0>;
L_0x600002cc4d20 .functor AND 1, L_0x13008a4a0, L_0x600002cc4cb0, C4<1>, C4<1>;
L_0x600002cc4d90 .functor AND 1, L_0x600002cc4d20, L_0x6000036d1fe0, C4<1>, C4<1>;
v0x6000035e0b40_0 .net *"_ivl_0", 3 0, L_0x6000036d1c20;  1 drivers
L_0x130089eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035e0bd0_0 .net/2u *"_ivl_11", 2 0, L_0x130089eb8;  1 drivers
v0x6000035e0c60_0 .net *"_ivl_13", 0 0, L_0x6000036d1e00;  1 drivers
L_0x130089f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035e0cf0_0 .net/2u *"_ivl_15", 2 0, L_0x130089f00;  1 drivers
v0x6000035e0d80_0 .net *"_ivl_17", 0 0, L_0x6000036d1ea0;  1 drivers
v0x6000035e0e10_0 .net *"_ivl_20", 0 0, L_0x600002cc4c40;  1 drivers
v0x6000035e0ea0_0 .net *"_ivl_22", 0 0, L_0x600002cc4cb0;  1 drivers
v0x6000035e0f30_0 .net *"_ivl_24", 0 0, L_0x600002cc4d20;  1 drivers
v0x6000035e0fc0_0 .net *"_ivl_25", 31 0, L_0x6000036d1f40;  1 drivers
L_0x130089f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035e1050_0 .net *"_ivl_28", 15 0, L_0x130089f48;  1 drivers
L_0x130089f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035e10e0_0 .net/2u *"_ivl_29", 31 0, L_0x130089f90;  1 drivers
L_0x130089e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035e1170_0 .net *"_ivl_3", 1 0, L_0x130089e28;  1 drivers
v0x6000035e1200_0 .net *"_ivl_31", 0 0, L_0x6000036d1fe0;  1 drivers
L_0x130089e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000035e1290_0 .net/2u *"_ivl_4", 3 0, L_0x130089e70;  1 drivers
v0x6000035e1320_0 .net *"_ivl_6", 0 0, L_0x6000036d1cc0;  1 drivers
v0x6000035e13b0_0 .net "do_clear", 0 0, L_0x600002cc4d90;  1 drivers
v0x6000035e1440_0 .net "load_weight", 0 0, L_0x600002cc4bd0;  1 drivers
v0x6000035e14d0_0 .net "weight_in", 7 0, L_0x6000036d1d60;  1 drivers
L_0x6000036d1c20 .concat [ 2 2 0 0], v0x60000359eb50_0, L_0x130089e28;
L_0x6000036d1cc0 .cmp/eq 4, L_0x6000036d1c20, L_0x130089e70;
L_0x6000036d1e00 .cmp/eq 3, v0x6000035e4990_0, L_0x130089eb8;
L_0x6000036d1ea0 .cmp/eq 3, v0x6000035e4990_0, L_0x130089f00;
L_0x6000036d1f40 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x130089f48;
L_0x6000036d1fe0 .cmp/eq 32, L_0x6000036d1f40, L_0x130089f90;
S_0x13cf7b030 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf7d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c7c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035e0000_0 .net *"_ivl_11", 0 0, L_0x6000036d2260;  1 drivers
v0x6000035e0090_0 .net *"_ivl_12", 15 0, L_0x6000036d2300;  1 drivers
v0x6000035e0120_0 .net/s *"_ivl_4", 15 0, L_0x6000036d2080;  1 drivers
v0x6000035e01b0_0 .net/s *"_ivl_6", 15 0, L_0x6000036d2120;  1 drivers
v0x6000035e0240_0 .net/s "a_signed", 7 0, v0x6000035e03f0_0;  1 drivers
v0x6000035e02d0_0 .net "act_in", 7 0, v0x6000035eed90_0;  alias, 1 drivers
v0x6000035e0360_0 .var "act_out", 7 0;
v0x6000035e03f0_0 .var "act_reg", 7 0;
v0x6000035e0480_0 .net "clear_acc", 0 0, L_0x600002cc4d90;  alias, 1 drivers
v0x6000035e0510_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035e05a0_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035e0630_0 .net "load_weight", 0 0, L_0x600002cc4bd0;  alias, 1 drivers
v0x6000035e06c0_0 .net/s "product", 15 0, L_0x6000036d21c0;  1 drivers
v0x6000035e0750_0 .net/s "product_ext", 31 0, L_0x6000036d23a0;  1 drivers
v0x6000035e07e0_0 .net "psum_in", 31 0, v0x6000035eb210_0;  alias, 1 drivers
v0x6000035e0870_0 .var "psum_out", 31 0;
v0x6000035e0900_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035e0990_0 .net/s "w_signed", 7 0, v0x6000035e0ab0_0;  1 drivers
v0x6000035e0a20_0 .net "weight_in", 7 0, L_0x6000036d1d60;  alias, 1 drivers
v0x6000035e0ab0_0 .var "weight_reg", 7 0;
L_0x6000036d2080 .extend/s 16, v0x6000035e03f0_0;
L_0x6000036d2120 .extend/s 16, v0x6000035e0ab0_0;
L_0x6000036d21c0 .arith/mult 16, L_0x6000036d2080, L_0x6000036d2120;
L_0x6000036d2260 .part L_0x6000036d21c0, 15, 1;
LS_0x6000036d2300_0_0 .concat [ 1 1 1 1], L_0x6000036d2260, L_0x6000036d2260, L_0x6000036d2260, L_0x6000036d2260;
LS_0x6000036d2300_0_4 .concat [ 1 1 1 1], L_0x6000036d2260, L_0x6000036d2260, L_0x6000036d2260, L_0x6000036d2260;
LS_0x6000036d2300_0_8 .concat [ 1 1 1 1], L_0x6000036d2260, L_0x6000036d2260, L_0x6000036d2260, L_0x6000036d2260;
LS_0x6000036d2300_0_12 .concat [ 1 1 1 1], L_0x6000036d2260, L_0x6000036d2260, L_0x6000036d2260, L_0x6000036d2260;
L_0x6000036d2300 .concat [ 4 4 4 4], LS_0x6000036d2300_0_0, LS_0x6000036d2300_0_4, LS_0x6000036d2300_0_8, LS_0x6000036d2300_0_12;
L_0x6000036d23a0 .concat [ 16 16 0 0], L_0x6000036d21c0, L_0x6000036d2300;
S_0x13cf7b1a0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13cf82320;
 .timescale 0 0;
P_0x6000012bbf40 .param/l "col" 1 7 214, +C4<011>;
L_0x600002cc4ee0 .functor AND 1, v0x60000359ebe0_0, L_0x6000036d24e0, C4<1>, C4<1>;
L_0x600002cc4f50 .functor AND 1, L_0x6000036d26c0, v0x60000359d680_0, C4<1>, C4<1>;
L_0x600002cc4fc0 .functor OR 1, L_0x6000036d2620, L_0x600002cc4f50, C4<0>, C4<0>;
L_0x600002cc5030 .functor AND 1, L_0x13008a4a0, L_0x600002cc4fc0, C4<1>, C4<1>;
L_0x600002cc50a0 .functor AND 1, L_0x600002cc5030, L_0x6000036d2800, C4<1>, C4<1>;
v0x6000035e20a0_0 .net *"_ivl_0", 3 0, L_0x6000036d2440;  1 drivers
L_0x13008a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035e2130_0 .net/2u *"_ivl_11", 2 0, L_0x13008a068;  1 drivers
v0x6000035e21c0_0 .net *"_ivl_13", 0 0, L_0x6000036d2620;  1 drivers
L_0x13008a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035e2250_0 .net/2u *"_ivl_15", 2 0, L_0x13008a0b0;  1 drivers
v0x6000035e22e0_0 .net *"_ivl_17", 0 0, L_0x6000036d26c0;  1 drivers
v0x6000035e2370_0 .net *"_ivl_20", 0 0, L_0x600002cc4f50;  1 drivers
v0x6000035e2400_0 .net *"_ivl_22", 0 0, L_0x600002cc4fc0;  1 drivers
v0x6000035e2490_0 .net *"_ivl_24", 0 0, L_0x600002cc5030;  1 drivers
v0x6000035e2520_0 .net *"_ivl_25", 31 0, L_0x6000036d2760;  1 drivers
L_0x13008a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035e25b0_0 .net *"_ivl_28", 15 0, L_0x13008a0f8;  1 drivers
L_0x13008a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035e2640_0 .net/2u *"_ivl_29", 31 0, L_0x13008a140;  1 drivers
L_0x130089fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035e26d0_0 .net *"_ivl_3", 1 0, L_0x130089fd8;  1 drivers
v0x6000035e2760_0 .net *"_ivl_31", 0 0, L_0x6000036d2800;  1 drivers
L_0x13008a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000035e27f0_0 .net/2u *"_ivl_4", 3 0, L_0x13008a020;  1 drivers
v0x6000035e2880_0 .net *"_ivl_6", 0 0, L_0x6000036d24e0;  1 drivers
v0x6000035e2910_0 .net "do_clear", 0 0, L_0x600002cc50a0;  1 drivers
v0x6000035e29a0_0 .net "load_weight", 0 0, L_0x600002cc4ee0;  1 drivers
v0x6000035e2a30_0 .net "weight_in", 7 0, L_0x6000036d2580;  1 drivers
L_0x6000036d2440 .concat [ 2 2 0 0], v0x60000359eb50_0, L_0x130089fd8;
L_0x6000036d24e0 .cmp/eq 4, L_0x6000036d2440, L_0x13008a020;
L_0x6000036d2620 .cmp/eq 3, v0x6000035e4990_0, L_0x13008a068;
L_0x6000036d26c0 .cmp/eq 3, v0x6000035e4990_0, L_0x13008a0b0;
L_0x6000036d2760 .concat [ 16 16 0 0], v0x6000035e4090_0, L_0x13008a0f8;
L_0x6000036d2800 .cmp/eq 32, L_0x6000036d2760, L_0x13008a140;
S_0x13cf73d40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13cf7b1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000029c7c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029c7cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035e1560_0 .net *"_ivl_11", 0 0, L_0x6000036d2a80;  1 drivers
v0x6000035e15f0_0 .net *"_ivl_12", 15 0, L_0x6000036d2b20;  1 drivers
v0x6000035e1680_0 .net/s *"_ivl_4", 15 0, L_0x6000036d28a0;  1 drivers
v0x6000035e1710_0 .net/s *"_ivl_6", 15 0, L_0x6000036d2940;  1 drivers
v0x6000035e17a0_0 .net/s "a_signed", 7 0, v0x6000035e1950_0;  1 drivers
v0x6000035e1830_0 .net "act_in", 7 0, v0x6000035e0360_0;  alias, 1 drivers
v0x6000035e18c0_0 .var "act_out", 7 0;
v0x6000035e1950_0 .var "act_reg", 7 0;
v0x6000035e19e0_0 .net "clear_acc", 0 0, L_0x600002cc50a0;  alias, 1 drivers
v0x6000035e1a70_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035e1b00_0 .net "enable", 0 0, L_0x600002cc5880;  alias, 1 drivers
v0x6000035e1b90_0 .net "load_weight", 0 0, L_0x600002cc4ee0;  alias, 1 drivers
v0x6000035e1c20_0 .net/s "product", 15 0, L_0x6000036d29e0;  1 drivers
v0x6000035e1cb0_0 .net/s "product_ext", 31 0, L_0x6000036d2bc0;  1 drivers
v0x6000035e1d40_0 .net "psum_in", 31 0, v0x6000035ec7e0_0;  alias, 1 drivers
v0x6000035e1dd0_0 .var "psum_out", 31 0;
v0x6000035e1e60_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035e1ef0_0 .net/s "w_signed", 7 0, v0x6000035e2010_0;  1 drivers
v0x6000035e1f80_0 .net "weight_in", 7 0, L_0x6000036d2580;  alias, 1 drivers
v0x6000035e2010_0 .var "weight_reg", 7 0;
L_0x6000036d28a0 .extend/s 16, v0x6000035e1950_0;
L_0x6000036d2940 .extend/s 16, v0x6000035e2010_0;
L_0x6000036d29e0 .arith/mult 16, L_0x6000036d28a0, L_0x6000036d2940;
L_0x6000036d2a80 .part L_0x6000036d29e0, 15, 1;
LS_0x6000036d2b20_0_0 .concat [ 1 1 1 1], L_0x6000036d2a80, L_0x6000036d2a80, L_0x6000036d2a80, L_0x6000036d2a80;
LS_0x6000036d2b20_0_4 .concat [ 1 1 1 1], L_0x6000036d2a80, L_0x6000036d2a80, L_0x6000036d2a80, L_0x6000036d2a80;
LS_0x6000036d2b20_0_8 .concat [ 1 1 1 1], L_0x6000036d2a80, L_0x6000036d2a80, L_0x6000036d2a80, L_0x6000036d2a80;
LS_0x6000036d2b20_0_12 .concat [ 1 1 1 1], L_0x6000036d2a80, L_0x6000036d2a80, L_0x6000036d2a80, L_0x6000036d2a80;
L_0x6000036d2b20 .concat [ 4 4 4 4], LS_0x6000036d2b20_0_0, LS_0x6000036d2b20_0_4, LS_0x6000036d2b20_0_8, LS_0x6000036d2b20_0_12;
L_0x6000036d2bc0 .concat [ 16 16 0 0], L_0x6000036d29e0, L_0x6000036d2b20;
S_0x13cf73eb0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc000 .param/l "row" 1 7 198, +C4<00>;
L_0x600002cc21b0 .functor BUFZ 8, v0x6000035fc870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13cf716f0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc080 .param/l "row" 1 7 198, +C4<01>;
L_0x600002cc2060 .functor BUFZ 8, v0x6000035fcb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13cf71860 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc100 .param/l "row" 1 7 198, +C4<010>;
L_0x600002cc20d0 .functor BUFZ 8, v0x6000035fce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13cf6f0a0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc180 .param/l "row" 1 7 198, +C4<011>;
L_0x600002cc1f80 .functor BUFZ 8, v0x6000035fd0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13cf6f210 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc200 .param/l "col" 1 7 279, +C4<00>;
L_0x600002cc5570 .functor BUFZ 32, v0x6000035fc510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000035e2ac0_0 .net *"_ivl_2", 31 0, L_0x600002cc5570;  1 drivers
S_0x13cfa90f0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc280 .param/l "col" 1 7 279, +C4<01>;
L_0x600002cc55e0 .functor BUFZ 32, v0x6000035fc630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000035e2b50_0 .net *"_ivl_2", 31 0, L_0x600002cc55e0;  1 drivers
S_0x13cfa9260 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc300 .param/l "col" 1 7 279, +C4<010>;
L_0x600002cc5650 .functor BUFZ 32, v0x6000035fc750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000035e2be0_0 .net *"_ivl_2", 31 0, L_0x600002cc5650;  1 drivers
S_0x13cfa7b40 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc380 .param/l "col" 1 7 279, +C4<011>;
L_0x600002cc56c0 .functor BUFZ 32, L_0x600002cc5500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000035e2c70_0 .net *"_ivl_2", 31 0, L_0x600002cc56c0;  1 drivers
S_0x13cfa7cb0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc400 .param/l "col" 1 7 206, +C4<00>;
S_0x13cf9b020 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc480 .param/l "col" 1 7 206, +C4<01>;
S_0x13cf9b190 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc500 .param/l "col" 1 7 206, +C4<010>;
S_0x13cf9b300 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x13cf91e50;
 .timescale 0 0;
P_0x6000012bc580 .param/l "col" 1 7 206, +C4<011>;
S_0x13cf6a780 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x13cf6c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x13cf6a8f0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x13cf6a930 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x13cf6a970 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x13cf6a9b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x13cf6a9f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x13cf6aa30 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002cc6680 .functor BUFZ 256, v0x6000035e73c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002cc66f0 .functor BUFZ 256, v0x6000035e7f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002cc6760 .functor BUFZ 256, v0x6000035e6d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000035e62e0_0 .var/i "b", 31 0;
v0x6000035e6370 .array "bank_addr", 3 0, 7 0;
v0x6000035e6400_0 .net "bank_dma", 1 0, L_0x6000036d6760;  1 drivers
v0x6000035e6490_0 .var "bank_dma_d", 1 0;
v0x6000035e6520_0 .net "bank_mxu_a", 1 0, L_0x6000036d6580;  1 drivers
v0x6000035e65b0_0 .var "bank_mxu_a_d", 1 0;
v0x6000035e6640_0 .net "bank_mxu_o", 1 0, L_0x6000036d6620;  1 drivers
v0x6000035e66d0_0 .net "bank_mxu_w", 1 0, L_0x6000036d64e0;  1 drivers
v0x6000035e6760_0 .var "bank_mxu_w_d", 1 0;
v0x6000035e67f0 .array "bank_rdata", 3 0;
v0x6000035e67f0_0 .net v0x6000035e67f0 0, 255 0, v0x6000035e4f30_0; 1 drivers
v0x6000035e67f0_1 .net v0x6000035e67f0 1, 255 0, v0x6000035e5440_0; 1 drivers
v0x6000035e67f0_2 .net v0x6000035e67f0 2, 255 0, v0x6000035e5950_0; 1 drivers
v0x6000035e67f0_3 .net v0x6000035e67f0 3, 255 0, v0x6000035e5e60_0; 1 drivers
v0x6000035e6880_0 .var "bank_re", 3 0;
v0x6000035e6910_0 .net "bank_vpu", 1 0, L_0x6000036d66c0;  1 drivers
v0x6000035e69a0_0 .var "bank_vpu_d", 1 0;
v0x6000035e6a30 .array "bank_wdata", 3 0, 255 0;
v0x6000035e6ac0_0 .var "bank_we", 3 0;
v0x6000035e6b50_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035e6be0_0 .net "dma_addr", 19 0, v0x6000035f8e10_0;  alias, 1 drivers
v0x6000035e6c70_0 .net "dma_rdata", 255 0, L_0x600002cc6760;  alias, 1 drivers
v0x6000035e6d00_0 .var "dma_rdata_reg", 255 0;
v0x6000035e6d90_0 .net "dma_re", 0 0, L_0x600002cc6140;  alias, 1 drivers
v0x6000035e6e20_0 .net "dma_ready", 0 0, L_0x6000036d6da0;  alias, 1 drivers
v0x6000035e6eb0_0 .net "dma_wdata", 255 0, L_0x600002cc6060;  alias, 1 drivers
v0x6000035e6f40_0 .net "dma_we", 0 0, L_0x600002cc60d0;  alias, 1 drivers
v0x6000035e6fd0_0 .var "grant_dma", 3 0;
v0x6000035e7060_0 .var "grant_mxu_a", 3 0;
v0x6000035e70f0_0 .var "grant_mxu_o", 3 0;
v0x6000035e7180_0 .var "grant_mxu_w", 3 0;
v0x6000035e7210_0 .var "grant_vpu", 3 0;
v0x6000035e72a0_0 .net "mxu_a_addr", 19 0, L_0x6000036d3980;  alias, 1 drivers
v0x6000035e7330_0 .net "mxu_a_rdata", 255 0, L_0x600002cc6680;  alias, 1 drivers
v0x6000035e73c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000035e7450_0 .net "mxu_a_re", 0 0, L_0x6000036d3a20;  alias, 1 drivers
v0x6000035e74e0_0 .net "mxu_a_ready", 0 0, L_0x6000036d6c60;  alias, 1 drivers
v0x6000035e7570_0 .net "mxu_o_addr", 19 0, L_0x6000036d3c00;  alias, 1 drivers
v0x6000035e7600_0 .net "mxu_o_ready", 0 0, L_0x6000036d6d00;  alias, 1 drivers
v0x6000035e7690_0 .net "mxu_o_wdata", 255 0, L_0x6000036d3de0;  alias, 1 drivers
v0x6000035e7720_0 .net "mxu_o_we", 0 0, L_0x600002cc5b20;  alias, 1 drivers
v0x6000035e77b0_0 .net "mxu_w_addr", 19 0, L_0x6000036d3700;  alias, 1 drivers
v0x6000035e7840_0 .net "mxu_w_rdata", 255 0, v0x6000035e78d0_0;  alias, 1 drivers
v0x6000035e78d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000035e7960_0 .net "mxu_w_re", 0 0, L_0x6000036d37a0;  alias, 1 drivers
v0x6000035e79f0_0 .net "mxu_w_ready", 0 0, L_0x6000036d6b20;  alias, 1 drivers
v0x6000035e7a80_0 .var "req_dma", 3 0;
v0x6000035e7b10_0 .var "req_mxu_a", 3 0;
v0x6000035e7ba0_0 .var "req_mxu_o", 3 0;
v0x6000035e7c30_0 .var "req_mxu_w", 3 0;
v0x6000035e7cc0_0 .var "req_vpu", 3 0;
v0x6000035e7d50_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x6000035e7de0_0 .net "vpu_addr", 19 0, v0x600003599710_0;  alias, 1 drivers
v0x6000035e7e70_0 .net "vpu_rdata", 255 0, L_0x600002cc66f0;  alias, 1 drivers
v0x6000035e7f00_0 .var "vpu_rdata_reg", 255 0;
v0x600003598000_0 .net "vpu_re", 0 0, L_0x600002cc5f10;  alias, 1 drivers
v0x600003598090_0 .net "vpu_ready", 0 0, L_0x6000036d6bc0;  alias, 1 drivers
v0x600003598120_0 .net "vpu_wdata", 255 0, L_0x600002cc5e30;  alias, 1 drivers
v0x6000035981b0_0 .net "vpu_we", 0 0, L_0x600002cc5ea0;  alias, 1 drivers
v0x600003598240_0 .net "word_dma", 7 0, L_0x6000036d6a80;  1 drivers
v0x6000035982d0_0 .net "word_mxu_a", 7 0, L_0x6000036d68a0;  1 drivers
v0x600003598360_0 .net "word_mxu_o", 7 0, L_0x6000036d6940;  1 drivers
v0x6000035983f0_0 .net "word_mxu_w", 7 0, L_0x6000036d6800;  1 drivers
v0x600003598480_0 .net "word_vpu", 7 0, L_0x6000036d69e0;  1 drivers
E_0x6000012bcd80/0 .event anyedge, v0x6000035e6760_0, v0x6000035e4f30_0, v0x6000035e5440_0, v0x6000035e5950_0;
E_0x6000012bcd80/1 .event anyedge, v0x6000035e5e60_0, v0x6000035e65b0_0, v0x6000035e69a0_0, v0x6000035e6490_0;
E_0x6000012bcd80 .event/or E_0x6000012bcd80/0, E_0x6000012bcd80/1;
E_0x6000012bce00/0 .event anyedge, v0x6000035e7c30_0, v0x6000035e7b10_0, v0x6000035e7ba0_0, v0x6000035e7cc0_0;
E_0x6000012bce00/1 .event anyedge, v0x6000035e7a80_0, v0x6000035e7180_0, v0x6000035983f0_0, v0x6000035e7060_0;
E_0x6000012bce00/2 .event anyedge, v0x6000035982d0_0, v0x6000035e70f0_0, v0x600003598360_0, v0x6000035e7690_0;
E_0x6000012bce00/3 .event anyedge, v0x6000035e7210_0, v0x600003598480_0, v0x600003598120_0, v0x6000035981b0_0;
E_0x6000012bce00/4 .event anyedge, v0x600003598000_0, v0x6000035e6fd0_0, v0x600003598240_0, v0x6000035f90e0_0;
E_0x6000012bce00/5 .event anyedge, v0x6000035f9200_0, v0x6000035f8f30_0;
E_0x6000012bce00 .event/or E_0x6000012bce00/0, E_0x6000012bce00/1, E_0x6000012bce00/2, E_0x6000012bce00/3, E_0x6000012bce00/4, E_0x6000012bce00/5;
E_0x6000012bce40/0 .event anyedge, v0x6000035e7960_0, v0x6000035e66d0_0, v0x6000035e7450_0, v0x6000035e6520_0;
E_0x6000012bce40/1 .event anyedge, v0x6000035e7720_0, v0x6000035e6640_0, v0x6000035981b0_0, v0x600003598000_0;
E_0x6000012bce40/2 .event anyedge, v0x6000035e6910_0, v0x6000035f9200_0, v0x6000035f8f30_0, v0x6000035e6400_0;
E_0x6000012bce40 .event/or E_0x6000012bce40/0, E_0x6000012bce40/1, E_0x6000012bce40/2;
L_0x6000036d5fe0 .part v0x6000035e6ac0_0, 0, 1;
L_0x6000036d6080 .part v0x6000035e6880_0, 0, 1;
L_0x6000036d6120 .part v0x6000035e6ac0_0, 1, 1;
L_0x6000036d61c0 .part v0x6000035e6880_0, 1, 1;
L_0x6000036d6260 .part v0x6000035e6ac0_0, 2, 1;
L_0x6000036d6300 .part v0x6000035e6880_0, 2, 1;
L_0x6000036d63a0 .part v0x6000035e6ac0_0, 3, 1;
L_0x6000036d6440 .part v0x6000035e6880_0, 3, 1;
L_0x6000036d64e0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x6000036d3700 (v0x6000035e60a0_0) S_0x13cf9c0e0;
L_0x6000036d6580 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x6000036d3980 (v0x6000035e60a0_0) S_0x13cf9c0e0;
L_0x6000036d6620 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x6000036d3c00 (v0x6000035e60a0_0) S_0x13cf9c0e0;
L_0x6000036d66c0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x600003599710_0 (v0x6000035e60a0_0) S_0x13cf9c0e0;
L_0x6000036d6760 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x6000035f8e10_0 (v0x6000035e60a0_0) S_0x13cf9c0e0;
L_0x6000036d6800 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x6000036d3700 (v0x6000035e61c0_0) S_0x13cf9c250;
L_0x6000036d68a0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x6000036d3980 (v0x6000035e61c0_0) S_0x13cf9c250;
L_0x6000036d6940 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x6000036d3c00 (v0x6000035e61c0_0) S_0x13cf9c250;
L_0x6000036d69e0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x600003599710_0 (v0x6000035e61c0_0) S_0x13cf9c250;
L_0x6000036d6a80 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x6000035f8e10_0 (v0x6000035e61c0_0) S_0x13cf9c250;
L_0x6000036d6b20 .part/v v0x6000035e7180_0, L_0x6000036d64e0, 1;
L_0x6000036d6c60 .part/v v0x6000035e7060_0, L_0x6000036d6580, 1;
L_0x6000036d6d00 .part/v v0x6000035e70f0_0, L_0x6000036d6620, 1;
L_0x6000036d6bc0 .part/v v0x6000035e7210_0, L_0x6000036d66c0, 1;
L_0x6000036d6da0 .part/v v0x6000035e6fd0_0, L_0x6000036d6760, 1;
S_0x13cf6b8a0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x13cf6a780;
 .timescale 0 0;
P_0x6000012bce80 .param/l "i" 1 9 184, +C4<00>;
S_0x13cf6ba10 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13cf6b8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000029c7180 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000029c71c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000035e6370_0 .array/port v0x6000035e6370, 0;
v0x6000035e4cf0_0 .net "addr", 7 0, v0x6000035e6370_0;  1 drivers
v0x6000035e4d80_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035e4e10_0 .var/i "i", 31 0;
v0x6000035e4ea0 .array "mem", 255 0, 255 0;
v0x6000035e4f30_0 .var "rdata", 255 0;
v0x6000035e4fc0_0 .net "re", 0 0, L_0x6000036d6080;  1 drivers
v0x6000035e6a30_0 .array/port v0x6000035e6a30, 0;
v0x6000035e5050_0 .net "wdata", 255 0, v0x6000035e6a30_0;  1 drivers
v0x6000035e50e0_0 .net "we", 0 0, L_0x6000036d5fe0;  1 drivers
E_0x6000012bcf80 .event posedge, v0x6000035f8090_0;
S_0x13cfa1a90 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x13cf6a780;
 .timescale 0 0;
P_0x6000012bd000 .param/l "i" 1 9 184, +C4<01>;
S_0x13cfa1c00 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13cfa1a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000029c7d00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000029c7d40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000035e6370_1 .array/port v0x6000035e6370, 1;
v0x6000035e5200_0 .net "addr", 7 0, v0x6000035e6370_1;  1 drivers
v0x6000035e5290_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035e5320_0 .var/i "i", 31 0;
v0x6000035e53b0 .array "mem", 255 0, 255 0;
v0x6000035e5440_0 .var "rdata", 255 0;
v0x6000035e54d0_0 .net "re", 0 0, L_0x6000036d61c0;  1 drivers
v0x6000035e6a30_1 .array/port v0x6000035e6a30, 1;
v0x6000035e5560_0 .net "wdata", 255 0, v0x6000035e6a30_1;  1 drivers
v0x6000035e55f0_0 .net "we", 0 0, L_0x6000036d6120;  1 drivers
S_0x13cfa1d70 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x13cf6a780;
 .timescale 0 0;
P_0x6000012bd140 .param/l "i" 1 9 184, +C4<010>;
S_0x13cf9bc90 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13cfa1d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000029c7d80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000029c7dc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000035e6370_2 .array/port v0x6000035e6370, 2;
v0x6000035e5710_0 .net "addr", 7 0, v0x6000035e6370_2;  1 drivers
v0x6000035e57a0_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035e5830_0 .var/i "i", 31 0;
v0x6000035e58c0 .array "mem", 255 0, 255 0;
v0x6000035e5950_0 .var "rdata", 255 0;
v0x6000035e59e0_0 .net "re", 0 0, L_0x6000036d6300;  1 drivers
v0x6000035e6a30_2 .array/port v0x6000035e6a30, 2;
v0x6000035e5a70_0 .net "wdata", 255 0, v0x6000035e6a30_2;  1 drivers
v0x6000035e5b00_0 .net "we", 0 0, L_0x6000036d6260;  1 drivers
S_0x13cf9be00 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x13cf6a780;
 .timescale 0 0;
P_0x6000012bd280 .param/l "i" 1 9 184, +C4<011>;
S_0x13cf9bf70 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13cf9be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000029c7e00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000029c7e40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000035e6370_3 .array/port v0x6000035e6370, 3;
v0x6000035e5c20_0 .net "addr", 7 0, v0x6000035e6370_3;  1 drivers
v0x6000035e5cb0_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x6000035e5d40_0 .var/i "i", 31 0;
v0x6000035e5dd0 .array "mem", 255 0, 255 0;
v0x6000035e5e60_0 .var "rdata", 255 0;
v0x6000035e5ef0_0 .net "re", 0 0, L_0x6000036d6440;  1 drivers
v0x6000035e6a30_3 .array/port v0x6000035e6a30, 3;
v0x6000035e5f80_0 .net "wdata", 255 0, v0x6000035e6a30_3;  1 drivers
v0x6000035e6010_0 .net "we", 0 0, L_0x6000036d63a0;  1 drivers
S_0x13cf9c0e0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x13cf6a780;
 .timescale 0 0;
v0x6000035e60a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x13cf9c0e0
TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000035e60a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000035e60a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x13cf9c250 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x13cf6a780;
 .timescale 0 0;
v0x6000035e61c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x13cf9c250
TD_tb_e2e_multi_gemm.dut.sram_inst.get_word ;
    %load/vec4 v0x6000035e61c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x13cf9c5c0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x13cf6c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x13d80f400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x13d80f440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x13d80f480 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x13d80f4c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x13d80f500 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x13d80f540 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x13d80f580 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x13d80f5c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x13d80f600 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x13d80f640 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x13d80f680 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x13d80f6c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x13d80f700 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x13d80f740 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x13d80f780 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x13d80f7c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x13d80f800 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x13d80f840 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x13d80f880 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x13d80f8c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x13d80f900 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x13d80f940 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x13d80f980 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x13d80f9c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x13d80fa00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x13d80fa40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x13d80fa80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x13d80fac0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x13d80fb00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002cc5c70 .functor BUFZ 256, L_0x6000036d57c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002cc5ce0 .functor BUFZ 256, L_0x6000036d5900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002cc5d50 .functor BUFZ 1, v0x600003598ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc5e30 .functor BUFZ 256, v0x600003599a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002cc5ea0 .functor BUFZ 1, v0x600003599b90_0, C4<0>, C4<0>, C4<0>;
L_0x600002cc5f10 .functor BUFZ 1, v0x6000035998c0_0, C4<0>, C4<0>, C4<0>;
v0x600003598510_0 .net *"_ivl_48", 255 0, L_0x6000036d57c0;  1 drivers
v0x6000035985a0_0 .net *"_ivl_50", 6 0, L_0x6000036d5860;  1 drivers
L_0x13008a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003598630_0 .net *"_ivl_53", 1 0, L_0x13008a848;  1 drivers
v0x6000035986c0_0 .net *"_ivl_56", 255 0, L_0x6000036d5900;  1 drivers
v0x600003598750_0 .net *"_ivl_58", 6 0, L_0x6000036d59a0;  1 drivers
L_0x13008a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035987e0_0 .net *"_ivl_61", 1 0, L_0x13008a890;  1 drivers
L_0x13008a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003598870_0 .net/2u *"_ivl_64", 2 0, L_0x13008a8d8;  1 drivers
v0x600003598900_0 .var "addr_reg", 19 0;
v0x600003598990_0 .var "alu_result", 255 0;
v0x600003598a20_0 .net "clk", 0 0, v0x60000359f720_0;  alias, 1 drivers
v0x600003598ab0_0 .net "cmd", 127 0, v0x6000035fc240_0;  alias, 1 drivers
v0x600003598b40_0 .net "cmd_done", 0 0, L_0x600002cc5d50;  alias, 1 drivers
v0x600003598bd0_0 .net "cmd_ready", 0 0, L_0x6000036d5a40;  alias, 1 drivers
v0x600003598c60_0 .var "cmd_reg", 127 0;
v0x600003598cf0_0 .net "cmd_valid", 0 0, L_0x600002cc26f0;  alias, 1 drivers
v0x600003598d80_0 .net "count", 15 0, L_0x6000036d5720;  1 drivers
v0x600003598e10_0 .var "count_reg", 15 0;
v0x600003598ea0_0 .var "done_reg", 0 0;
v0x600003598f30_0 .var "elem_count", 15 0;
v0x600003598fc0_0 .net "imm", 15 0, L_0x6000036d55e0;  1 drivers
v0x600003599050_0 .var "imm_reg", 15 0;
v0x6000035990e0_0 .var/i "lane", 31 0;
v0x600003599170 .array "lane_a", 15 0;
v0x600003599170_0 .net v0x600003599170 0, 15 0, L_0x6000036d3f20; 1 drivers
v0x600003599170_1 .net v0x600003599170 1, 15 0, L_0x6000036d4000; 1 drivers
v0x600003599170_2 .net v0x600003599170 2, 15 0, L_0x6000036d4140; 1 drivers
v0x600003599170_3 .net v0x600003599170 3, 15 0, L_0x6000036d4280; 1 drivers
v0x600003599170_4 .net v0x600003599170 4, 15 0, L_0x6000036d43c0; 1 drivers
v0x600003599170_5 .net v0x600003599170 5, 15 0, L_0x6000036d4500; 1 drivers
v0x600003599170_6 .net v0x600003599170 6, 15 0, L_0x6000036d4640; 1 drivers
v0x600003599170_7 .net v0x600003599170 7, 15 0, L_0x6000036d4780; 1 drivers
v0x600003599170_8 .net v0x600003599170 8, 15 0, L_0x6000036d48c0; 1 drivers
v0x600003599170_9 .net v0x600003599170 9, 15 0, L_0x6000036d4a00; 1 drivers
v0x600003599170_10 .net v0x600003599170 10, 15 0, L_0x6000036d4be0; 1 drivers
v0x600003599170_11 .net v0x600003599170 11, 15 0, L_0x6000036d4c80; 1 drivers
v0x600003599170_12 .net v0x600003599170 12, 15 0, L_0x6000036d4dc0; 1 drivers
v0x600003599170_13 .net v0x600003599170 13, 15 0, L_0x6000036d4f00; 1 drivers
v0x600003599170_14 .net v0x600003599170 14, 15 0, L_0x6000036d5040; 1 drivers
v0x600003599170_15 .net v0x600003599170 15, 15 0, L_0x6000036d5180; 1 drivers
v0x600003599200 .array "lane_b", 15 0;
v0x600003599200_0 .net v0x600003599200 0, 15 0, L_0x6000036d8640; 1 drivers
v0x600003599200_1 .net v0x600003599200 1, 15 0, L_0x6000036d40a0; 1 drivers
v0x600003599200_2 .net v0x600003599200 2, 15 0, L_0x6000036d41e0; 1 drivers
v0x600003599200_3 .net v0x600003599200 3, 15 0, L_0x6000036d4320; 1 drivers
v0x600003599200_4 .net v0x600003599200 4, 15 0, L_0x6000036d4460; 1 drivers
v0x600003599200_5 .net v0x600003599200 5, 15 0, L_0x6000036d45a0; 1 drivers
v0x600003599200_6 .net v0x600003599200 6, 15 0, L_0x6000036d46e0; 1 drivers
v0x600003599200_7 .net v0x600003599200 7, 15 0, L_0x6000036d4820; 1 drivers
v0x600003599200_8 .net v0x600003599200 8, 15 0, L_0x6000036d4960; 1 drivers
v0x600003599200_9 .net v0x600003599200 9, 15 0, L_0x6000036d4b40; 1 drivers
v0x600003599200_10 .net v0x600003599200 10, 15 0, L_0x6000036d4aa0; 1 drivers
v0x600003599200_11 .net v0x600003599200 11, 15 0, L_0x6000036d4d20; 1 drivers
v0x600003599200_12 .net v0x600003599200 12, 15 0, L_0x6000036d4e60; 1 drivers
v0x600003599200_13 .net v0x600003599200 13, 15 0, L_0x6000036d4fa0; 1 drivers
v0x600003599200_14 .net v0x600003599200 14, 15 0, L_0x6000036d50e0; 1 drivers
v0x600003599200_15 .net v0x600003599200 15, 15 0, L_0x6000036d5220; 1 drivers
v0x600003599290 .array "lane_result", 15 0, 15 0;
v0x600003599320_0 .net "mem_addr", 19 0, L_0x6000036d5680;  1 drivers
v0x6000035993b0_0 .var "mem_addr_reg", 19 0;
v0x600003599440_0 .net "opcode", 7 0, L_0x6000036d52c0;  1 drivers
v0x6000035994d0_0 .var "reduce_result", 15 0;
v0x600003599560 .array "reduce_tree", 79 0, 15 0;
v0x6000035995f0_0 .net "rst_n", 0 0, v0x600003590120_0;  alias, 1 drivers
v0x600003599680_0 .net "sram_addr", 19 0, v0x600003599710_0;  alias, 1 drivers
v0x600003599710_0 .var "sram_addr_reg", 19 0;
v0x6000035997a0_0 .net "sram_rdata", 255 0, L_0x600002cc66f0;  alias, 1 drivers
v0x600003599830_0 .net "sram_re", 0 0, L_0x600002cc5f10;  alias, 1 drivers
v0x6000035998c0_0 .var "sram_re_reg", 0 0;
v0x600003599950_0 .net "sram_ready", 0 0, L_0x6000036d6bc0;  alias, 1 drivers
v0x6000035999e0_0 .net "sram_wdata", 255 0, L_0x600002cc5e30;  alias, 1 drivers
v0x600003599a70_0 .var "sram_wdata_reg", 255 0;
v0x600003599b00_0 .net "sram_we", 0 0, L_0x600002cc5ea0;  alias, 1 drivers
v0x600003599b90_0 .var "sram_we_reg", 0 0;
v0x600003599c20_0 .var/i "stage", 31 0;
v0x600003599cb0_0 .var "state", 2 0;
v0x600003599d40_0 .net "subop", 7 0, L_0x6000036d5360;  1 drivers
v0x600003599dd0_0 .var "subop_reg", 7 0;
v0x600003599e60_0 .net "vd", 4 0, L_0x6000036d5400;  1 drivers
v0x600003599ef0_0 .var "vd_reg", 4 0;
v0x600003599f80 .array "vrf", 31 0, 255 0;
v0x60000359a010_0 .net "vs1", 4 0, L_0x6000036d54a0;  1 drivers
v0x60000359a0a0_0 .net "vs1_data", 255 0, L_0x600002cc5c70;  1 drivers
v0x60000359a130_0 .var "vs1_reg", 4 0;
v0x60000359a1c0_0 .net "vs2", 4 0, L_0x6000036d5540;  1 drivers
v0x60000359a250_0 .net "vs2_data", 255 0, L_0x600002cc5ce0;  1 drivers
v0x60000359a2e0_0 .var "vs2_reg", 4 0;
E_0x6000012bdb80/0 .event anyedge, v0x600003599170_0, v0x600003599170_1, v0x600003599170_2, v0x600003599170_3;
E_0x6000012bdb80/1 .event anyedge, v0x600003599170_4, v0x600003599170_5, v0x600003599170_6, v0x600003599170_7;
E_0x6000012bdb80/2 .event anyedge, v0x600003599170_8, v0x600003599170_9, v0x600003599170_10, v0x600003599170_11;
E_0x6000012bdb80/3 .event anyedge, v0x600003599170_12, v0x600003599170_13, v0x600003599170_14, v0x600003599170_15;
v0x600003599560_0 .array/port v0x600003599560, 0;
v0x600003599560_1 .array/port v0x600003599560, 1;
v0x600003599560_2 .array/port v0x600003599560, 2;
E_0x6000012bdb80/4 .event anyedge, v0x600003599dd0_0, v0x600003599560_0, v0x600003599560_1, v0x600003599560_2;
v0x600003599560_3 .array/port v0x600003599560, 3;
v0x600003599560_4 .array/port v0x600003599560, 4;
v0x600003599560_5 .array/port v0x600003599560, 5;
v0x600003599560_6 .array/port v0x600003599560, 6;
E_0x6000012bdb80/5 .event anyedge, v0x600003599560_3, v0x600003599560_4, v0x600003599560_5, v0x600003599560_6;
v0x600003599560_7 .array/port v0x600003599560, 7;
v0x600003599560_8 .array/port v0x600003599560, 8;
v0x600003599560_9 .array/port v0x600003599560, 9;
v0x600003599560_10 .array/port v0x600003599560, 10;
E_0x6000012bdb80/6 .event anyedge, v0x600003599560_7, v0x600003599560_8, v0x600003599560_9, v0x600003599560_10;
v0x600003599560_11 .array/port v0x600003599560, 11;
v0x600003599560_12 .array/port v0x600003599560, 12;
v0x600003599560_13 .array/port v0x600003599560, 13;
v0x600003599560_14 .array/port v0x600003599560, 14;
E_0x6000012bdb80/7 .event anyedge, v0x600003599560_11, v0x600003599560_12, v0x600003599560_13, v0x600003599560_14;
v0x600003599560_15 .array/port v0x600003599560, 15;
v0x600003599560_16 .array/port v0x600003599560, 16;
v0x600003599560_17 .array/port v0x600003599560, 17;
v0x600003599560_18 .array/port v0x600003599560, 18;
E_0x6000012bdb80/8 .event anyedge, v0x600003599560_15, v0x600003599560_16, v0x600003599560_17, v0x600003599560_18;
v0x600003599560_19 .array/port v0x600003599560, 19;
v0x600003599560_20 .array/port v0x600003599560, 20;
v0x600003599560_21 .array/port v0x600003599560, 21;
v0x600003599560_22 .array/port v0x600003599560, 22;
E_0x6000012bdb80/9 .event anyedge, v0x600003599560_19, v0x600003599560_20, v0x600003599560_21, v0x600003599560_22;
v0x600003599560_23 .array/port v0x600003599560, 23;
v0x600003599560_24 .array/port v0x600003599560, 24;
v0x600003599560_25 .array/port v0x600003599560, 25;
v0x600003599560_26 .array/port v0x600003599560, 26;
E_0x6000012bdb80/10 .event anyedge, v0x600003599560_23, v0x600003599560_24, v0x600003599560_25, v0x600003599560_26;
v0x600003599560_27 .array/port v0x600003599560, 27;
v0x600003599560_28 .array/port v0x600003599560, 28;
v0x600003599560_29 .array/port v0x600003599560, 29;
v0x600003599560_30 .array/port v0x600003599560, 30;
E_0x6000012bdb80/11 .event anyedge, v0x600003599560_27, v0x600003599560_28, v0x600003599560_29, v0x600003599560_30;
v0x600003599560_31 .array/port v0x600003599560, 31;
v0x600003599560_32 .array/port v0x600003599560, 32;
v0x600003599560_33 .array/port v0x600003599560, 33;
v0x600003599560_34 .array/port v0x600003599560, 34;
E_0x6000012bdb80/12 .event anyedge, v0x600003599560_31, v0x600003599560_32, v0x600003599560_33, v0x600003599560_34;
v0x600003599560_35 .array/port v0x600003599560, 35;
v0x600003599560_36 .array/port v0x600003599560, 36;
v0x600003599560_37 .array/port v0x600003599560, 37;
v0x600003599560_38 .array/port v0x600003599560, 38;
E_0x6000012bdb80/13 .event anyedge, v0x600003599560_35, v0x600003599560_36, v0x600003599560_37, v0x600003599560_38;
v0x600003599560_39 .array/port v0x600003599560, 39;
v0x600003599560_40 .array/port v0x600003599560, 40;
v0x600003599560_41 .array/port v0x600003599560, 41;
v0x600003599560_42 .array/port v0x600003599560, 42;
E_0x6000012bdb80/14 .event anyedge, v0x600003599560_39, v0x600003599560_40, v0x600003599560_41, v0x600003599560_42;
v0x600003599560_43 .array/port v0x600003599560, 43;
v0x600003599560_44 .array/port v0x600003599560, 44;
v0x600003599560_45 .array/port v0x600003599560, 45;
v0x600003599560_46 .array/port v0x600003599560, 46;
E_0x6000012bdb80/15 .event anyedge, v0x600003599560_43, v0x600003599560_44, v0x600003599560_45, v0x600003599560_46;
v0x600003599560_47 .array/port v0x600003599560, 47;
v0x600003599560_48 .array/port v0x600003599560, 48;
v0x600003599560_49 .array/port v0x600003599560, 49;
v0x600003599560_50 .array/port v0x600003599560, 50;
E_0x6000012bdb80/16 .event anyedge, v0x600003599560_47, v0x600003599560_48, v0x600003599560_49, v0x600003599560_50;
v0x600003599560_51 .array/port v0x600003599560, 51;
v0x600003599560_52 .array/port v0x600003599560, 52;
v0x600003599560_53 .array/port v0x600003599560, 53;
v0x600003599560_54 .array/port v0x600003599560, 54;
E_0x6000012bdb80/17 .event anyedge, v0x600003599560_51, v0x600003599560_52, v0x600003599560_53, v0x600003599560_54;
v0x600003599560_55 .array/port v0x600003599560, 55;
v0x600003599560_56 .array/port v0x600003599560, 56;
v0x600003599560_57 .array/port v0x600003599560, 57;
v0x600003599560_58 .array/port v0x600003599560, 58;
E_0x6000012bdb80/18 .event anyedge, v0x600003599560_55, v0x600003599560_56, v0x600003599560_57, v0x600003599560_58;
v0x600003599560_59 .array/port v0x600003599560, 59;
v0x600003599560_60 .array/port v0x600003599560, 60;
v0x600003599560_61 .array/port v0x600003599560, 61;
v0x600003599560_62 .array/port v0x600003599560, 62;
E_0x6000012bdb80/19 .event anyedge, v0x600003599560_59, v0x600003599560_60, v0x600003599560_61, v0x600003599560_62;
v0x600003599560_63 .array/port v0x600003599560, 63;
v0x600003599560_64 .array/port v0x600003599560, 64;
v0x600003599560_65 .array/port v0x600003599560, 65;
v0x600003599560_66 .array/port v0x600003599560, 66;
E_0x6000012bdb80/20 .event anyedge, v0x600003599560_63, v0x600003599560_64, v0x600003599560_65, v0x600003599560_66;
v0x600003599560_67 .array/port v0x600003599560, 67;
v0x600003599560_68 .array/port v0x600003599560, 68;
v0x600003599560_69 .array/port v0x600003599560, 69;
v0x600003599560_70 .array/port v0x600003599560, 70;
E_0x6000012bdb80/21 .event anyedge, v0x600003599560_67, v0x600003599560_68, v0x600003599560_69, v0x600003599560_70;
v0x600003599560_71 .array/port v0x600003599560, 71;
v0x600003599560_72 .array/port v0x600003599560, 72;
v0x600003599560_73 .array/port v0x600003599560, 73;
v0x600003599560_74 .array/port v0x600003599560, 74;
E_0x6000012bdb80/22 .event anyedge, v0x600003599560_71, v0x600003599560_72, v0x600003599560_73, v0x600003599560_74;
v0x600003599560_75 .array/port v0x600003599560, 75;
v0x600003599560_76 .array/port v0x600003599560, 76;
v0x600003599560_77 .array/port v0x600003599560, 77;
v0x600003599560_78 .array/port v0x600003599560, 78;
E_0x6000012bdb80/23 .event anyedge, v0x600003599560_75, v0x600003599560_76, v0x600003599560_77, v0x600003599560_78;
v0x600003599560_79 .array/port v0x600003599560, 79;
E_0x6000012bdb80/24 .event anyedge, v0x600003599560_79;
E_0x6000012bdb80 .event/or E_0x6000012bdb80/0, E_0x6000012bdb80/1, E_0x6000012bdb80/2, E_0x6000012bdb80/3, E_0x6000012bdb80/4, E_0x6000012bdb80/5, E_0x6000012bdb80/6, E_0x6000012bdb80/7, E_0x6000012bdb80/8, E_0x6000012bdb80/9, E_0x6000012bdb80/10, E_0x6000012bdb80/11, E_0x6000012bdb80/12, E_0x6000012bdb80/13, E_0x6000012bdb80/14, E_0x6000012bdb80/15, E_0x6000012bdb80/16, E_0x6000012bdb80/17, E_0x6000012bdb80/18, E_0x6000012bdb80/19, E_0x6000012bdb80/20, E_0x6000012bdb80/21, E_0x6000012bdb80/22, E_0x6000012bdb80/23, E_0x6000012bdb80/24;
L_0x6000036d3f20 .part L_0x600002cc5c70, 0, 16;
L_0x6000036d8640 .part L_0x600002cc5ce0, 0, 16;
L_0x6000036d4000 .part L_0x600002cc5c70, 16, 16;
L_0x6000036d40a0 .part L_0x600002cc5ce0, 16, 16;
L_0x6000036d4140 .part L_0x600002cc5c70, 32, 16;
L_0x6000036d41e0 .part L_0x600002cc5ce0, 32, 16;
L_0x6000036d4280 .part L_0x600002cc5c70, 48, 16;
L_0x6000036d4320 .part L_0x600002cc5ce0, 48, 16;
L_0x6000036d43c0 .part L_0x600002cc5c70, 64, 16;
L_0x6000036d4460 .part L_0x600002cc5ce0, 64, 16;
L_0x6000036d4500 .part L_0x600002cc5c70, 80, 16;
L_0x6000036d45a0 .part L_0x600002cc5ce0, 80, 16;
L_0x6000036d4640 .part L_0x600002cc5c70, 96, 16;
L_0x6000036d46e0 .part L_0x600002cc5ce0, 96, 16;
L_0x6000036d4780 .part L_0x600002cc5c70, 112, 16;
L_0x6000036d4820 .part L_0x600002cc5ce0, 112, 16;
L_0x6000036d48c0 .part L_0x600002cc5c70, 128, 16;
L_0x6000036d4960 .part L_0x600002cc5ce0, 128, 16;
L_0x6000036d4a00 .part L_0x600002cc5c70, 144, 16;
L_0x6000036d4b40 .part L_0x600002cc5ce0, 144, 16;
L_0x6000036d4be0 .part L_0x600002cc5c70, 160, 16;
L_0x6000036d4aa0 .part L_0x600002cc5ce0, 160, 16;
L_0x6000036d4c80 .part L_0x600002cc5c70, 176, 16;
L_0x6000036d4d20 .part L_0x600002cc5ce0, 176, 16;
L_0x6000036d4dc0 .part L_0x600002cc5c70, 192, 16;
L_0x6000036d4e60 .part L_0x600002cc5ce0, 192, 16;
L_0x6000036d4f00 .part L_0x600002cc5c70, 208, 16;
L_0x6000036d4fa0 .part L_0x600002cc5ce0, 208, 16;
L_0x6000036d5040 .part L_0x600002cc5c70, 224, 16;
L_0x6000036d50e0 .part L_0x600002cc5ce0, 224, 16;
L_0x6000036d5180 .part L_0x600002cc5c70, 240, 16;
L_0x6000036d5220 .part L_0x600002cc5ce0, 240, 16;
L_0x6000036d52c0 .part v0x6000035fc240_0, 120, 8;
L_0x6000036d5360 .part v0x6000035fc240_0, 112, 8;
L_0x6000036d5400 .part v0x6000035fc240_0, 107, 5;
L_0x6000036d54a0 .part v0x6000035fc240_0, 102, 5;
L_0x6000036d5540 .part v0x6000035fc240_0, 97, 5;
L_0x6000036d55e0 .part v0x6000035fc240_0, 32, 16;
L_0x6000036d5680 .part v0x6000035fc240_0, 76, 20;
L_0x6000036d5720 .part v0x6000035fc240_0, 48, 16;
L_0x6000036d57c0 .array/port v0x600003599f80, L_0x6000036d5860;
L_0x6000036d5860 .concat [ 5 2 0 0], v0x60000359a130_0, L_0x13008a848;
L_0x6000036d5900 .array/port v0x600003599f80, L_0x6000036d59a0;
L_0x6000036d59a0 .concat [ 5 2 0 0], v0x60000359a2e0_0, L_0x13008a890;
L_0x6000036d5a40 .cmp/eq 3, v0x600003599cb0_0, L_0x13008a8d8;
S_0x13cf9ca40 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012bdbc0 .param/l "i" 1 10 137, +C4<00>;
v0x600003599290_0 .array/port v0x600003599290, 0;
v0x600003599290_1 .array/port v0x600003599290, 1;
v0x600003599290_2 .array/port v0x600003599290, 2;
v0x600003599290_3 .array/port v0x600003599290, 3;
E_0x6000012bdc40/0 .event anyedge, v0x600003599290_0, v0x600003599290_1, v0x600003599290_2, v0x600003599290_3;
v0x600003599290_4 .array/port v0x600003599290, 4;
v0x600003599290_5 .array/port v0x600003599290, 5;
v0x600003599290_6 .array/port v0x600003599290, 6;
v0x600003599290_7 .array/port v0x600003599290, 7;
E_0x6000012bdc40/1 .event anyedge, v0x600003599290_4, v0x600003599290_5, v0x600003599290_6, v0x600003599290_7;
v0x600003599290_8 .array/port v0x600003599290, 8;
v0x600003599290_9 .array/port v0x600003599290, 9;
v0x600003599290_10 .array/port v0x600003599290, 10;
v0x600003599290_11 .array/port v0x600003599290, 11;
E_0x6000012bdc40/2 .event anyedge, v0x600003599290_8, v0x600003599290_9, v0x600003599290_10, v0x600003599290_11;
v0x600003599290_12 .array/port v0x600003599290, 12;
v0x600003599290_13 .array/port v0x600003599290, 13;
v0x600003599290_14 .array/port v0x600003599290, 14;
v0x600003599290_15 .array/port v0x600003599290, 15;
E_0x6000012bdc40/3 .event anyedge, v0x600003599290_12, v0x600003599290_13, v0x600003599290_14, v0x600003599290_15;
E_0x6000012bdc40 .event/or E_0x6000012bdc40/0, E_0x6000012bdc40/1, E_0x6000012bdc40/2, E_0x6000012bdc40/3;
E_0x6000012bdc80/0 .event anyedge, v0x600003599dd0_0, v0x600003599170_0, v0x600003599170_1, v0x600003599170_2;
E_0x6000012bdc80/1 .event anyedge, v0x600003599170_3, v0x600003599170_4, v0x600003599170_5, v0x600003599170_6;
E_0x6000012bdc80/2 .event anyedge, v0x600003599170_7, v0x600003599170_8, v0x600003599170_9, v0x600003599170_10;
E_0x6000012bdc80/3 .event anyedge, v0x600003599170_11, v0x600003599170_12, v0x600003599170_13, v0x600003599170_14;
E_0x6000012bdc80/4 .event anyedge, v0x600003599170_15, v0x600003599200_0, v0x600003599200_1, v0x600003599200_2;
E_0x6000012bdc80/5 .event anyedge, v0x600003599200_3, v0x600003599200_4, v0x600003599200_5, v0x600003599200_6;
E_0x6000012bdc80/6 .event anyedge, v0x600003599200_7, v0x600003599200_8, v0x600003599200_9, v0x600003599200_10;
E_0x6000012bdc80/7 .event anyedge, v0x600003599200_11, v0x600003599200_12, v0x600003599200_13, v0x600003599200_14;
E_0x6000012bdc80/8 .event anyedge, v0x600003599200_15, v0x600003599050_0;
E_0x6000012bdc80 .event/or E_0x6000012bdc80/0, E_0x6000012bdc80/1, E_0x6000012bdc80/2, E_0x6000012bdc80/3, E_0x6000012bdc80/4, E_0x6000012bdc80/5, E_0x6000012bdc80/6, E_0x6000012bdc80/7, E_0x6000012bdc80/8;
S_0x13cf9cbb0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012bdcc0 .param/l "i" 1 10 137, +C4<01>;
S_0x13cf9cd20 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012bdd40 .param/l "i" 1 10 137, +C4<010>;
S_0x13cf9ce90 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012bddc0 .param/l "i" 1 10 137, +C4<011>;
S_0x13cf9d000 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012bde80 .param/l "i" 1 10 137, +C4<0100>;
S_0x13cf9d170 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012bdf00 .param/l "i" 1 10 137, +C4<0101>;
S_0x13cf9d2e0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012bdf80 .param/l "i" 1 10 137, +C4<0110>;
S_0x13cf9d450 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012be000 .param/l "i" 1 10 137, +C4<0111>;
S_0x13cf9d5c0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012bde40 .param/l "i" 1 10 137, +C4<01000>;
S_0x13cf9d730 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012be0c0 .param/l "i" 1 10 137, +C4<01001>;
S_0x13cf9d8a0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012be140 .param/l "i" 1 10 137, +C4<01010>;
S_0x13cf9da10 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012be1c0 .param/l "i" 1 10 137, +C4<01011>;
S_0x13cf9db80 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012be240 .param/l "i" 1 10 137, +C4<01100>;
S_0x13cf9dcf0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012be2c0 .param/l "i" 1 10 137, +C4<01101>;
S_0x13cf9de60 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012be340 .param/l "i" 1 10 137, +C4<01110>;
S_0x13cf9dfd0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x13cf9c5c0;
 .timescale 0 0;
P_0x6000012be3c0 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x13cf6c400;
T_2 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035fbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fbb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fb9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000035fb690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000035fba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000035fba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000035fba80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000035fc2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000035fbb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000035fbb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000035fbb10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000035fa9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000035fb9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000035fb9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000035fb9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x6000035fb840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000035fb720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000035fba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000035fba80_0, 0;
T_2.11 ;
    %load/vec4 v0x6000035fc480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000035fc360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000035fbb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000035fbb10_0, 0;
T_2.14 ;
    %load/vec4 v0x6000035fab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000035faa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000035fb9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000035fb9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13cf6c400;
T_3 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035fbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000035fb210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000035fb3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000035faf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fb0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000035fb600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fb840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000035fc240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fc480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000035fa910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fc090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fa6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fa760_0, 0;
    %fork t_1, S_0x13cf6bfc0;
    %jmp t_0;
    .scope S_0x13cf6bfc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035f9440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000035f9440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000035f9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fb450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000035f9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fb330, 0, 4;
    %load/vec4 v0x6000035f9440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035f9440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x13cf6c400;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000035fb840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000035fb720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fb840_0, 0;
T_3.4 ;
    %load/vec4 v0x6000035fc480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000035fc360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fc480_0, 0;
T_3.7 ;
    %load/vec4 v0x6000035fab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000035faa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fb0f0_0, 0;
    %load/vec4 v0x6000035fbd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000035fbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000035fbcc0_0;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000035fb3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000035fb960_0;
    %assign/vec4 v0x6000035faf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035fb0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000035fb180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000035fafd0_0;
    %assign/vec4 v0x6000035fb210_0, 0;
    %load/vec4 v0x6000035fafd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000035fa6d0_0, 0;
    %load/vec4 v0x6000035fafd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000035fa760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000035fa6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035fad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000035fb3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000035fb3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fb450, 0, 4;
    %load/vec4 v0x6000035fb210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000035fb3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fb330, 0, 4;
    %load/vec4 v0x6000035fb3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000035fb3c0_0, 0;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035fad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000035fb3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000035fb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000035fb330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000035fb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000035fb330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000035fb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fb330, 0, 4;
    %load/vec4 v0x6000035fb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000035fb450, 4;
    %assign/vec4 v0x6000035fb960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000035fb3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000035fb3c0_0, 0;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035fad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035fc090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000035fa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035fac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000035fa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000035fa6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000035fb210_0;
    %assign/vec4 v0x6000035fb600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035fb840_0, 0;
    %load/vec4 v0x6000035fb720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000035fb210_0;
    %assign/vec4 v0x6000035fc240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035fc480_0, 0;
    %load/vec4 v0x6000035fc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000035fb210_0;
    %assign/vec4 v0x6000035fa910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035fab50_0, 0;
    %load/vec4 v0x6000035faa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000035fa760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000035fb4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000035fc120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000035fa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000035fa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000035fbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fc090_0, 0;
    %load/vec4 v0x6000035fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000035fbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000035fbcc0_0;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000035fb3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000035fbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035fad90_0, 0;
    %load/vec4 v0x6000035fbcc0_0;
    %assign/vec4 v0x6000035fb960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000035fb3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035fbd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13cf75290;
T_4 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fc870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000035e4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e47e0, 4;
    %assign/vec4 v0x6000035fc870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13cf705f0;
T_5 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035fcab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000035fcab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000035fcab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fca20, 0, 4;
    %load/vec4 v0x6000035fcab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fcab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fcb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000035e4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000035fcab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000035fcab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000035fcab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000035fca20, 4;
    %ix/getv/s 3, v0x6000035fcab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fca20, 0, 4;
    %load/vec4 v0x6000035fcab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fcab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035fca20, 4;
    %assign/vec4 v0x6000035fcb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13cf20190;
T_6 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035fcd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000035fcd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000035fcd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fccf0, 0, 4;
    %load/vec4 v0x6000035fcd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fcd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fce10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000035e4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fccf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000035fcd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000035fcd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000035fcd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000035fccf0, 4;
    %ix/getv/s 3, v0x6000035fcd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fccf0, 0, 4;
    %load/vec4 v0x6000035fcd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fcd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035fccf0, 4;
    %assign/vec4 v0x6000035fce10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13cf0b3a0;
T_7 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035fd050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000035fd050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000035fd050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fcfc0, 0, 4;
    %load/vec4 v0x6000035fd050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fd050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fd0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000035e4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e47e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fcfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000035fd050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000035fd050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000035fd050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000035fcfc0, 4;
    %ix/getv/s 3, v0x6000035fd050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fcfc0, 0, 4;
    %load/vec4 v0x6000035fd050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fd050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035fcfc0, 4;
    %assign/vec4 v0x6000035fd0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13cf196b0;
T_8 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035fdb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fdd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fd680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035fd5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035fdb00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000035fd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000035fdcb0_0;
    %assign/vec4 v0x6000035fdd40_0, 0;
T_8.2 ;
    %load/vec4 v0x6000035fd830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000035fd560_0;
    %assign/vec4 v0x6000035fd680_0, 0;
    %load/vec4 v0x6000035fd680_0;
    %assign/vec4 v0x6000035fd5f0_0, 0;
    %load/vec4 v0x6000035fd710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000035fd9e0_0;
    %assign/vec4 v0x6000035fdb00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000035fda70_0;
    %load/vec4 v0x6000035fd9e0_0;
    %add;
    %assign/vec4 v0x6000035fdb00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13cf1bb10;
T_9 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035ff0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035ff2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035febe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035feb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035ff060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000035fee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000035ff210_0;
    %assign/vec4 v0x6000035ff2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x6000035fed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000035feac0_0;
    %assign/vec4 v0x6000035febe0_0, 0;
    %load/vec4 v0x6000035febe0_0;
    %assign/vec4 v0x6000035feb50_0, 0;
    %load/vec4 v0x6000035fec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000035fef40_0;
    %assign/vec4 v0x6000035ff060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000035fefd0_0;
    %load/vec4 v0x6000035fef40_0;
    %add;
    %assign/vec4 v0x6000035ff060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13cf0f9b0;
T_10 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035f06c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f0870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f01b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f0120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f0630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000035f03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000035f07e0_0;
    %assign/vec4 v0x6000035f0870_0, 0;
T_10.2 ;
    %load/vec4 v0x6000035f0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000035f0090_0;
    %assign/vec4 v0x6000035f01b0_0, 0;
    %load/vec4 v0x6000035f01b0_0;
    %assign/vec4 v0x6000035f0120_0, 0;
    %load/vec4 v0x6000035f0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000035f0510_0;
    %assign/vec4 v0x6000035f0630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000035f05a0_0;
    %load/vec4 v0x6000035f0510_0;
    %add;
    %assign/vec4 v0x6000035f0630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13cf04580;
T_11 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035f1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f1dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f1710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f1680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f1b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000035f1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000035f1d40_0;
    %assign/vec4 v0x6000035f1dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000035f18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000035f15f0_0;
    %assign/vec4 v0x6000035f1710_0, 0;
    %load/vec4 v0x6000035f1710_0;
    %assign/vec4 v0x6000035f1680_0, 0;
    %load/vec4 v0x6000035f17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000035f1a70_0;
    %assign/vec4 v0x6000035f1b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000035f1b00_0;
    %load/vec4 v0x6000035f1a70_0;
    %add;
    %assign/vec4 v0x6000035f1b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13cf98910;
T_12 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035f3180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f3330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f2c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f2be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f30f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000035f2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000035f32a0_0;
    %assign/vec4 v0x6000035f3330_0, 0;
T_12.2 ;
    %load/vec4 v0x6000035f2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000035f2b50_0;
    %assign/vec4 v0x6000035f2c70_0, 0;
    %load/vec4 v0x6000035f2c70_0;
    %assign/vec4 v0x6000035f2be0_0, 0;
    %load/vec4 v0x6000035f2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000035f2fd0_0;
    %assign/vec4 v0x6000035f30f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000035f3060_0;
    %load/vec4 v0x6000035f2fd0_0;
    %add;
    %assign/vec4 v0x6000035f30f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13cf92f50;
T_13 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035f4750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f4900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f4240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f41b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f46c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000035f4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000035f4870_0;
    %assign/vec4 v0x6000035f4900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000035f43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000035f4120_0;
    %assign/vec4 v0x6000035f4240_0, 0;
    %load/vec4 v0x6000035f4240_0;
    %assign/vec4 v0x6000035f41b0_0, 0;
    %load/vec4 v0x6000035f42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000035f45a0_0;
    %assign/vec4 v0x6000035f46c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000035f4630_0;
    %load/vec4 v0x6000035f45a0_0;
    %add;
    %assign/vec4 v0x6000035f46c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13cf90900;
T_14 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035f5cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f5e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f57a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f5710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f5c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000035f59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000035f5dd0_0;
    %assign/vec4 v0x6000035f5e60_0, 0;
T_14.2 ;
    %load/vec4 v0x6000035f5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000035f5680_0;
    %assign/vec4 v0x6000035f57a0_0, 0;
    %load/vec4 v0x6000035f57a0_0;
    %assign/vec4 v0x6000035f5710_0, 0;
    %load/vec4 v0x6000035f5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000035f5b00_0;
    %assign/vec4 v0x6000035f5c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000035f5b90_0;
    %load/vec4 v0x6000035f5b00_0;
    %add;
    %assign/vec4 v0x6000035f5c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13cf8e2b0;
T_15 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035f7210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f73c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f6d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f6c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035f7180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000035f6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000035f7330_0;
    %assign/vec4 v0x6000035f73c0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000035f6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000035f6be0_0;
    %assign/vec4 v0x6000035f6d00_0, 0;
    %load/vec4 v0x6000035f6d00_0;
    %assign/vec4 v0x6000035f6c70_0, 0;
    %load/vec4 v0x6000035f6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000035f7060_0;
    %assign/vec4 v0x6000035f7180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000035f70f0_0;
    %load/vec4 v0x6000035f7060_0;
    %add;
    %assign/vec4 v0x6000035f7180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13cf8bdd0;
T_16 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e8990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e82d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e8240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035e8750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000035e8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000035e8900_0;
    %assign/vec4 v0x6000035e8990_0, 0;
T_16.2 ;
    %load/vec4 v0x6000035e8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000035e81b0_0;
    %assign/vec4 v0x6000035e82d0_0, 0;
    %load/vec4 v0x6000035e82d0_0;
    %assign/vec4 v0x6000035e8240_0, 0;
    %load/vec4 v0x6000035e8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000035e8630_0;
    %assign/vec4 v0x6000035e8750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000035e86c0_0;
    %load/vec4 v0x6000035e8630_0;
    %add;
    %assign/vec4 v0x6000035e8750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13cf89780;
T_17 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e9ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e9830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e97a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035e9cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000035e9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000035e9e60_0;
    %assign/vec4 v0x6000035e9ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000035e99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000035e9710_0;
    %assign/vec4 v0x6000035e9830_0, 0;
    %load/vec4 v0x6000035e9830_0;
    %assign/vec4 v0x6000035e97a0_0, 0;
    %load/vec4 v0x6000035e98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000035e9b90_0;
    %assign/vec4 v0x6000035e9cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000035e9c20_0;
    %load/vec4 v0x6000035e9b90_0;
    %add;
    %assign/vec4 v0x6000035e9cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13cf87130;
T_18 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035eb2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035eb450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035ead90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035ead00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035eb210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000035eafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000035eb3c0_0;
    %assign/vec4 v0x6000035eb450_0, 0;
T_18.2 ;
    %load/vec4 v0x6000035eaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000035eac70_0;
    %assign/vec4 v0x6000035ead90_0, 0;
    %load/vec4 v0x6000035ead90_0;
    %assign/vec4 v0x6000035ead00_0, 0;
    %load/vec4 v0x6000035eae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000035eb0f0_0;
    %assign/vec4 v0x6000035eb210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000035eb180_0;
    %load/vec4 v0x6000035eb0f0_0;
    %add;
    %assign/vec4 v0x6000035eb210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13cf84ae0;
T_19 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035ec870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035eca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035ec360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035ec2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035ec7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000035ec5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000035ec990_0;
    %assign/vec4 v0x6000035eca20_0, 0;
T_19.2 ;
    %load/vec4 v0x6000035ec510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000035ec240_0;
    %assign/vec4 v0x6000035ec360_0, 0;
    %load/vec4 v0x6000035ec360_0;
    %assign/vec4 v0x6000035ec2d0_0, 0;
    %load/vec4 v0x6000035ec3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000035ec6c0_0;
    %assign/vec4 v0x6000035ec7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000035ec750_0;
    %load/vec4 v0x6000035ec6c0_0;
    %add;
    %assign/vec4 v0x6000035ec7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13cf7fcd0;
T_20 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035eddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035edf80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035ed8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035ed830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035edd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000035edb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000035edef0_0;
    %assign/vec4 v0x6000035edf80_0, 0;
T_20.2 ;
    %load/vec4 v0x6000035eda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000035ed7a0_0;
    %assign/vec4 v0x6000035ed8c0_0, 0;
    %load/vec4 v0x6000035ed8c0_0;
    %assign/vec4 v0x6000035ed830_0, 0;
    %load/vec4 v0x6000035ed950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000035edc20_0;
    %assign/vec4 v0x6000035edd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000035edcb0_0;
    %load/vec4 v0x6000035edc20_0;
    %add;
    %assign/vec4 v0x6000035edd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13cf7d680;
T_21 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035ef330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035ef4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035eee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035eed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035ef2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000035ef060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000035ef450_0;
    %assign/vec4 v0x6000035ef4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000035eefd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000035eed00_0;
    %assign/vec4 v0x6000035eee20_0, 0;
    %load/vec4 v0x6000035eee20_0;
    %assign/vec4 v0x6000035eed90_0, 0;
    %load/vec4 v0x6000035eeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000035ef180_0;
    %assign/vec4 v0x6000035ef2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000035ef210_0;
    %load/vec4 v0x6000035ef180_0;
    %add;
    %assign/vec4 v0x6000035ef2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13cf7b030;
T_22 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e0900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e0ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e0360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035e0870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000035e0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000035e0a20_0;
    %assign/vec4 v0x6000035e0ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000035e05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000035e02d0_0;
    %assign/vec4 v0x6000035e03f0_0, 0;
    %load/vec4 v0x6000035e03f0_0;
    %assign/vec4 v0x6000035e0360_0, 0;
    %load/vec4 v0x6000035e0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000035e0750_0;
    %assign/vec4 v0x6000035e0870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000035e07e0_0;
    %load/vec4 v0x6000035e0750_0;
    %add;
    %assign/vec4 v0x6000035e0870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13cf73d40;
T_23 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e1e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e2010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e1950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035e18c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035e1dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000035e1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000035e1f80_0;
    %assign/vec4 v0x6000035e2010_0, 0;
T_23.2 ;
    %load/vec4 v0x6000035e1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000035e1830_0;
    %assign/vec4 v0x6000035e1950_0, 0;
    %load/vec4 v0x6000035e1950_0;
    %assign/vec4 v0x6000035e18c0_0, 0;
    %load/vec4 v0x6000035e19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000035e1cb0_0;
    %assign/vec4 v0x6000035e1dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000035e1d40_0;
    %load/vec4 v0x6000035e1cb0_0;
    %add;
    %assign/vec4 v0x6000035e1dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13cf88510;
T_24 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035fc5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000035fc5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000035fc5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fc510, 0, 4;
    %load/vec4 v0x6000035fc5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fc5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000035e4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fc510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000035fc5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000035fc5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000035fc5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000035fc510, 4;
    %ix/getv/s 3, v0x6000035fc5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fc510, 0, 4;
    %load/vec4 v0x6000035fc5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fc5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13cf83870;
T_25 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035fc6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000035fc6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000035fc6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fc630, 0, 4;
    %load/vec4 v0x6000035fc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fc6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000035e4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fc630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000035fc6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000035fc6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000035fc6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000035fc630, 4;
    %ix/getv/s 3, v0x6000035fc6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fc630, 0, 4;
    %load/vec4 v0x6000035fc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fc6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13cf7ebd0;
T_26 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035fc7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000035fc7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000035fc7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fc750, 0, 4;
    %load/vec4 v0x6000035fc7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fc7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000035e4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e43f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fc750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000035fc7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000035fc7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000035fc7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000035fc750, 4;
    %ix/getv/s 3, v0x6000035fc7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035fc750, 0, 4;
    %load/vec4 v0x6000035fc7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035fc7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13cf91e50;
T_27 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035e46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000035e4990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000035e4090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000035e4a20_0;
    %assign/vec4 v0x6000035e4990_0, 0;
    %load/vec4 v0x6000035e4120_0;
    %assign/vec4 v0x6000035e4090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13cf91e50;
T_28 ;
    %wait E_0x6000012baa00;
    %load/vec4 v0x6000035e4990_0;
    %store/vec4 v0x6000035e4a20_0, 0, 3;
    %load/vec4 v0x6000035e4090_0;
    %store/vec4 v0x6000035e4120_0, 0, 16;
    %load/vec4 v0x6000035e4990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000035e4900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000035e4bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000035e4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000035e4120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000035e4bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000035e4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000035e4120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000035e4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000035e4120_0, 0, 16;
    %load/vec4 v0x6000035e3e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000035e4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000035e4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000035e4120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000035e4090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000035e4120_0, 0, 16;
    %load/vec4 v0x6000035e42d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000035e4090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000035e4a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000035e4120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000035e4a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x13cf9ca40;
T_29 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x13cf9ca40;
T_30 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x13cf9cbb0;
T_31 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13cf9cbb0;
T_32 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13cf9cd20;
T_33 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13cf9cd20;
T_34 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13cf9ce90;
T_35 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13cf9ce90;
T_36 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13cf9d000;
T_37 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13cf9d000;
T_38 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13cf9d170;
T_39 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x13cf9d170;
T_40 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13cf9d2e0;
T_41 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13cf9d2e0;
T_42 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13cf9d450;
T_43 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13cf9d450;
T_44 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x13cf9d5c0;
T_45 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13cf9d5c0;
T_46 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13cf9d730;
T_47 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13cf9d730;
T_48 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x13cf9d8a0;
T_49 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13cf9d8a0;
T_50 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13cf9da10;
T_51 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13cf9da10;
T_52 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13cf9db80;
T_53 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x13cf9db80;
T_54 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x13cf9dcf0;
T_55 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x13cf9dcf0;
T_56 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x13cf9de60;
T_57 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x13cf9de60;
T_58 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x13cf9dfd0;
T_59 ;
    %wait E_0x6000012bdc80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600003599050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003599290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13cf9dfd0;
T_60 ;
    %wait E_0x6000012bdc40;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003598990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x13cf9c5c0;
T_61 ;
    %wait E_0x6000012bdb80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035990e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000035990e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000035990e0_0;
    %load/vec4a v0x600003599170, 4;
    %ix/getv/s 4, v0x6000035990e0_0;
    %store/vec4a v0x600003599560, 4, 0;
    %load/vec4 v0x6000035990e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035990e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003599c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600003599c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035990e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000035990e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600003599c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600003599c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003599560, 4;
    %load/vec4 v0x600003599c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003599560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600003599c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003599560, 4;
    %load/vec4 v0x600003599c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003599560, 4;
    %add;
    %load/vec4 v0x600003599c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003599560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600003599c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003599560, 4;
    %load/vec4 v0x600003599c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003599560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600003599c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003599560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600003599c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003599560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600003599c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003599560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600003599c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003599560, 4;
    %load/vec4 v0x600003599c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003599560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600003599c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003599560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600003599c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003599560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600003599c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000035990e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003599560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000035990e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035990e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600003599c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003599c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003599560, 4;
    %store/vec4 v0x6000035994d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x13cf9c5c0;
T_62 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035995f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003598c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003598f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003598900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003599b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035998c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003598ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003599dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003599ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000359a130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000359a2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003599050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000035993b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003598e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003599b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035998c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003598ea0_0, 0;
    %load/vec4 v0x600003599cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600003598cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600003598ab0_0;
    %assign/vec4 v0x600003598c60_0, 0;
    %load/vec4 v0x600003599d40_0;
    %assign/vec4 v0x600003599dd0_0, 0;
    %load/vec4 v0x600003599e60_0;
    %assign/vec4 v0x600003599ef0_0, 0;
    %load/vec4 v0x60000359a010_0;
    %assign/vec4 v0x60000359a130_0, 0;
    %load/vec4 v0x60000359a1c0_0;
    %assign/vec4 v0x60000359a2e0_0, 0;
    %load/vec4 v0x600003598fc0_0;
    %assign/vec4 v0x600003599050_0, 0;
    %load/vec4 v0x600003599320_0;
    %assign/vec4 v0x6000035993b0_0, 0;
    %load/vec4 v0x600003598d80_0;
    %assign/vec4 v0x600003598e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600003598e10_0;
    %assign/vec4 v0x600003598f30_0, 0;
    %load/vec4 v0x6000035993b0_0;
    %assign/vec4 v0x600003598900_0, 0;
    %load/vec4 v0x600003599dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035998c0_0, 0;
    %load/vec4 v0x6000035993b0_0;
    %assign/vec4 v0x600003599710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003599b90_0, 0;
    %load/vec4 v0x6000035993b0_0;
    %assign/vec4 v0x600003599710_0, 0;
    %load/vec4 v0x60000359a0a0_0;
    %assign/vec4 v0x600003599a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600003598990_0;
    %load/vec4 v0x600003599ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003599f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600003599950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600003599dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000035997a0_0;
    %load/vec4 v0x600003599ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003599f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000035994d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003599ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003599f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003598ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003599cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x13cf966a0;
T_63 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x6000035f8cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035f8b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000035f8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000035f8360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000035f8c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000035f83f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000035f87e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000035f8ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000035f8630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000035f86c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000035f8900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000035f8990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000035f8480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000035f8e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000035f9170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035f9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035f8fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000035c7450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000035c7060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035c7570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035c7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035c7720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035c7330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000035c7cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035c7de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035c06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035c7b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035f8510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035f9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035f8fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035f8510_0, 0;
    %load/vec4 v0x6000035f9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000035f82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000035f93b0_0;
    %assign/vec4 v0x6000035f8b40_0, 0;
    %load/vec4 v0x6000035f85a0_0;
    %assign/vec4 v0x6000035f8630_0, 0;
    %load/vec4 v0x6000035f8870_0;
    %assign/vec4 v0x6000035f8900_0, 0;
    %load/vec4 v0x6000035f8000_0;
    %assign/vec4 v0x6000035f8c60_0, 0;
    %load/vec4 v0x6000035c0630_0;
    %assign/vec4 v0x6000035f83f0_0, 0;
    %load/vec4 v0x6000035f8750_0;
    %assign/vec4 v0x6000035f87e0_0, 0;
    %load/vec4 v0x6000035f8a20_0;
    %assign/vec4 v0x6000035f8ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x6000035f8630_0;
    %assign/vec4 v0x6000035f86c0_0, 0;
    %load/vec4 v0x6000035f8900_0;
    %assign/vec4 v0x6000035f8990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000035f8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000035f8360_0, 0;
    %load/vec4 v0x6000035f8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000035f86c0_0;
    %assign/vec4 v0x6000035c7060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035c7180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035c7330_0, 0;
    %load/vec4 v0x6000035c7210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x6000035c7330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035c7330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035c7b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x6000035c7ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x6000035c7b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x6000035c7960_0;
    %assign/vec4 v0x6000035f8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035c7b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x6000035f8990_0;
    %assign/vec4 v0x6000035f8e10_0, 0;
    %load/vec4 v0x6000035f8480_0;
    %assign/vec4 v0x6000035f9170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035f9290_0, 0;
    %load/vec4 v0x6000035f9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x6000035f8990_0;
    %assign/vec4 v0x6000035f8e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035f8fc0_0, 0;
    %load/vec4 v0x6000035f9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x6000035f8ea0_0;
    %assign/vec4 v0x6000035f8480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000035f86c0_0;
    %assign/vec4 v0x6000035c7450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035c7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035c7720_0, 0;
    %load/vec4 v0x6000035c7600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x6000035c7720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035c7720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x6000035f8480_0;
    %assign/vec4 v0x6000035c7cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035c7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035c06c0_0, 0;
    %load/vec4 v0x6000035c7e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000035c06c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035c06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035c7de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000035c78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x6000035f8360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000035f8360_0, 0;
    %load/vec4 v0x6000035f86c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000035f86c0_0, 0;
    %load/vec4 v0x6000035f8990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000035f8990_0, 0;
    %load/vec4 v0x6000035f83f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000035f8360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000035f8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x6000035f8bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000035f8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000035f8360_0, 0;
    %load/vec4 v0x6000035f8c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000035f8bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x6000035f8630_0;
    %load/vec4 v0x6000035f8bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000035f87e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000035f86c0_0, 0;
    %load/vec4 v0x6000035f8900_0;
    %load/vec4 v0x6000035f8bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000035f8ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000035f8990_0, 0;
    %load/vec4 v0x6000035f8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035f8510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000035f9320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x13cf6ba10;
T_64 ;
    %wait E_0x6000012bcf80;
    %load/vec4 v0x6000035e50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000035e5050_0;
    %load/vec4 v0x6000035e4cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035e4ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000035e4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000035e4cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000035e4ea0, 4;
    %assign/vec4 v0x6000035e4f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x13cf6ba10;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035e4e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000035e4e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035e4e10_0;
    %store/vec4a v0x6000035e4ea0, 4, 0;
    %load/vec4 v0x6000035e4e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035e4e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x13cfa1c00;
T_66 ;
    %wait E_0x6000012bcf80;
    %load/vec4 v0x6000035e55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000035e5560_0;
    %load/vec4 v0x6000035e5200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035e53b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000035e54d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000035e5200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000035e53b0, 4;
    %assign/vec4 v0x6000035e5440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x13cfa1c00;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035e5320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000035e5320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035e5320_0;
    %store/vec4a v0x6000035e53b0, 4, 0;
    %load/vec4 v0x6000035e5320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035e5320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x13cf9bc90;
T_68 ;
    %wait E_0x6000012bcf80;
    %load/vec4 v0x6000035e5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000035e5a70_0;
    %load/vec4 v0x6000035e5710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035e58c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000035e59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000035e5710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000035e58c0, 4;
    %assign/vec4 v0x6000035e5950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x13cf9bc90;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035e5830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000035e5830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035e5830_0;
    %store/vec4a v0x6000035e58c0, 4, 0;
    %load/vec4 v0x6000035e5830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035e5830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x13cf9bf70;
T_70 ;
    %wait E_0x6000012bcf80;
    %load/vec4 v0x6000035e6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000035e5f80_0;
    %load/vec4 v0x6000035e5c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000035e5dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000035e5ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000035e5c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000035e5dd0, 4;
    %assign/vec4 v0x6000035e5e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x13cf9bf70;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035e5d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000035e5d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035e5d40_0;
    %store/vec4a v0x6000035e5dd0, 4, 0;
    %load/vec4 v0x6000035e5d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035e5d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x13cf6a780;
T_72 ;
    %wait E_0x6000012bce40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035e62e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000035e62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000035e7960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000035e66d0_0;
    %pad/u 32;
    %load/vec4 v0x6000035e62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e7c30_0, 4, 1;
    %load/vec4 v0x6000035e7450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000035e6520_0;
    %pad/u 32;
    %load/vec4 v0x6000035e62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e7b10_0, 4, 1;
    %load/vec4 v0x6000035e7720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000035e6640_0;
    %pad/u 32;
    %load/vec4 v0x6000035e62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e7ba0_0, 4, 1;
    %load/vec4 v0x6000035981b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600003598000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000035e6910_0;
    %pad/u 32;
    %load/vec4 v0x6000035e62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e7cc0_0, 4, 1;
    %load/vec4 v0x6000035e6f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000035e6d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000035e6400_0;
    %pad/u 32;
    %load/vec4 v0x6000035e62e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e7a80_0, 4, 1;
    %load/vec4 v0x6000035e62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035e62e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x13cf6a780;
T_73 ;
    %wait E_0x6000012bce00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035e62e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000035e62e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000035e7c30_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e7180_0, 4, 1;
    %load/vec4 v0x6000035e7b10_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000035e7c30_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e7060_0, 4, 1;
    %load/vec4 v0x6000035e7ba0_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000035e7c30_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000035e7b10_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e70f0_0, 4, 1;
    %load/vec4 v0x6000035e7cc0_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000035e7c30_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000035e7b10_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000035e7ba0_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e7210_0, 4, 1;
    %load/vec4 v0x6000035e7a80_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000035e7c30_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000035e7b10_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000035e7ba0_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000035e7cc0_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6fd0_0, 4, 1;
    %load/vec4 v0x6000035e7180_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000035983f0_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000035e7060_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000035982d0_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000035e70f0_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600003598360_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6370, 4, 0;
    %load/vec4 v0x6000035e7690_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000035e7210_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600003598480_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6370, 4, 0;
    %load/vec4 v0x600003598120_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6a30, 4, 0;
    %load/vec4 v0x6000035981b0_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6ac0_0, 4, 1;
    %load/vec4 v0x600003598000_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000035e6fd0_0;
    %load/vec4 v0x6000035e62e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600003598240_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6370, 4, 0;
    %load/vec4 v0x6000035e6eb0_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6a30, 4, 0;
    %load/vec4 v0x6000035e6f40_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6ac0_0, 4, 1;
    %load/vec4 v0x6000035e6d90_0;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4a v0x6000035e6a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000035e62e0_0;
    %store/vec4 v0x6000035e6880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000035e62e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035e62e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x13cf6a780;
T_74 ;
    %wait E_0x6000012bcf80;
    %load/vec4 v0x6000035e66d0_0;
    %assign/vec4 v0x6000035e6760_0, 0;
    %load/vec4 v0x6000035e6520_0;
    %assign/vec4 v0x6000035e65b0_0, 0;
    %load/vec4 v0x6000035e6910_0;
    %assign/vec4 v0x6000035e69a0_0, 0;
    %load/vec4 v0x6000035e6400_0;
    %assign/vec4 v0x6000035e6490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x13cf6a780;
T_75 ;
    %wait E_0x6000012bcd80;
    %load/vec4 v0x6000035e6760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000035e67f0, 4;
    %store/vec4 v0x6000035e78d0_0, 0, 256;
    %load/vec4 v0x6000035e65b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000035e67f0, 4;
    %store/vec4 v0x6000035e73c0_0, 0, 256;
    %load/vec4 v0x6000035e69a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000035e67f0, 4;
    %store/vec4 v0x6000035e7f00_0, 0, 256;
    %load/vec4 v0x6000035e6490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000035e67f0, 4;
    %store/vec4 v0x6000035e6d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x13cf6c840;
T_76 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x60000359e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000359c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000359c3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x60000359c6c0_0;
    %assign/vec4 v0x60000359c3f0_0, 0;
    %load/vec4 v0x60000359c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x60000359c5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000359c2d0, 4;
    %assign/vec4 v0x60000359c360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x13cf6c840;
T_77 ;
    %wait E_0x6000012bcf80;
    %load/vec4 v0x60000359dd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x60000359dcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x60000359dc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x60000359db90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000359db00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000359c2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x13cf6c840;
T_78 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x60000359e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000359ebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000359eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000359b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000359b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000359d680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000359b060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x60000359d710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000359ebe0_0, 0;
    %load/vec4 v0x60000359ce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000359eb50_0, 0;
    %load/vec4 v0x60000359d710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000359b0f0_0, 0;
    %load/vec4 v0x60000359b0f0_0;
    %assign/vec4 v0x60000359b180_0, 0;
    %load/vec4 v0x60000359d5f0_0;
    %assign/vec4 v0x60000359d680_0, 0;
    %load/vec4 v0x60000359cab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000359b060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x13cf6c840;
T_79 ;
    %wait E_0x6000012ba100;
    %load/vec4 v0x60000359e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000359d710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000359cea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000359d3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000359ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000359d5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000359d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000359cf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000359d5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000359cf30_0, 0;
    %load/vec4 v0x60000359e370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x60000359d200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x60000359d710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x60000359d710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x60000359d3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000359d3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x60000359d710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000359d440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000359d3b0_0, 0;
    %load/vec4 v0x60000359c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000359d440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000359ce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000359d710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x60000359d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x60000359ce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000359ce10_0, 0;
    %load/vec4 v0x60000359ce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000359d5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000359cea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000359d710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x60000359cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x60000359cea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000359cea0_0, 0;
T_79.19 ;
    %load/vec4 v0x60000359e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000359d710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x60000359d3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000359d710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000359cf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000359d710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x13cf9b890;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000359f720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003590120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003590480_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003590510_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000359f840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035901b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000359f9f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000359f960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000359fba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000359fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000359fd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000359efd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000359ed90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000359f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000359f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000359f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000359f330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000359f180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000359f2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x13cf9b890;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x60000359f720_0;
    %inv;
    %store/vec4 v0x60000359f720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x13cf9b890;
T_82 ;
    %vpi_call/w 3 74 "$display", "\000" {0 0 0};
    %vpi_call/w 3 75 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 76 "$display", "\342\225\221         Multiple Sequential GEMM Test                      \342\225\221" {0 0 0};
    %vpi_call/w 3 77 "$display", "\342\225\221         Two 4\303\2274 GEMMs in one program                       \342\225\221" {0 0 0};
    %vpi_call/w 3 78 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 218694913, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e4ea0, 4, 0;
    %pushi/vec4 235537922, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e53b0, 4, 0;
    %pushi/vec4 252380931, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e58c0, 4, 0;
    %pushi/vec4 269223940, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e5dd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e4ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e53b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e58c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e5dd0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e4ea0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e53b0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e58c0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e5dd0, 4, 0;
    %pushi/vec4 2, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e4ea0, 4, 0;
    %pushi/vec4 512, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e53b0, 4, 0;
    %pushi/vec4 131072, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e58c0, 4, 0;
    %pushi/vec4 33554432, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000035e5dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000359c2d0, 4, 0;
    %pushi/vec4 2155884544, 0, 39;
    %concati/vec4 2684387328, 0, 34;
    %concati/vec4 2147516416, 0, 36;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000359c2d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000359c2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003590120_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003590120_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000012b9740;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003590480_0, 0, 1;
    %wait E_0x6000012bcf80;
    %wait E_0x6000012bcf80;
    %wait E_0x6000012b9740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003590480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000359f8d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000359f8d0_0;
    %cmpi/s 150, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000012bcf80;
    %load/vec4 v0x600003590360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x60000359f8d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x60000359f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000359f8d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000359f7b0_0, 0, 32;
    %vpi_call/w 3 137 "$display", "\000" {0 0 0};
    %vpi_call/w 3 138 "$display", "[GEMM 1] C1 = I \303\227 B1 (expect B1):" {0 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e4ea0, 4;
    %store/vec4 v0x60000359fe70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e53b0, 4;
    %store/vec4 v0x60000359ff00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e58c0, 4;
    %store/vec4 v0x600003590000_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e5dd0, 4;
    %store/vec4 v0x600003590090_0, 0, 256;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 144 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [1,2,3,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 146 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [5,6,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 148 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [9,10,11,12]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 150 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [13,14,15,16]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x60000359f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000359f7b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x60000359f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000359f7b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 9, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 10, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 11, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 12, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x60000359f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000359f7b0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 13, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 14, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 15, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 16, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x60000359f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000359f7b0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 161 "$display", "\000" {0 0 0};
    %vpi_call/w 3 162 "$display", "[GEMM 2] C2 = 2I \303\227 B2 (expect 2\303\227B2):" {0 0 0};
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e4ea0, 4;
    %store/vec4 v0x60000359fe70_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e53b0, 4;
    %store/vec4 v0x60000359ff00_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e58c0, 4;
    %store/vec4 v0x600003590000_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000035e5dd0, 4;
    %store/vec4 v0x600003590090_0, 0, 256;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 168 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [2,2,2,2]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 170 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [4,4,4,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 172 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [6,6,6,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 174 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [8,8,8,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.28;
    %jmp/1 T_82.27, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.27;
    %jmp/1 T_82.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359fe70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.26;
    %jmp/0xz  T_82.24, 4;
    %load/vec4 v0x60000359f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000359f7b0_0, 0, 32;
T_82.24 ;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.33, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.33;
    %jmp/1 T_82.32, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.32;
    %jmp/1 T_82.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000359ff00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.31;
    %jmp/0xz  T_82.29, 4;
    %load/vec4 v0x60000359f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000359f7b0_0, 0, 32;
T_82.29 ;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 6, 0, 32;
    %jmp/1 T_82.38, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.38;
    %jmp/1 T_82.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.37;
    %jmp/1 T_82.36, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.36;
    %jmp/0xz  T_82.34, 4;
    %load/vec4 v0x60000359f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000359f7b0_0, 0, 32;
T_82.34 ;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 8, 0, 32;
    %jmp/1 T_82.43, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.43;
    %jmp/1 T_82.42, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.42;
    %jmp/1 T_82.41, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600003590090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.41;
    %jmp/0xz  T_82.39, 4;
    %load/vec4 v0x60000359f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000359f7b0_0, 0, 32;
T_82.39 ;
    %vpi_call/w 3 182 "$display", "\000" {0 0 0};
    %load/vec4 v0x60000359f7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.44, 4;
    %vpi_call/w 3 183 "$display", ">>> MULTI GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.45;
T_82.44 ;
    %vpi_call/w 3 184 "$display", ">>> MULTI GEMM TEST FAILED (%0d errors) <<<", v0x60000359f7b0_0 {0 0 0};
T_82.45 ;
    %vpi_call/w 3 185 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_multi_gemm.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
