signal C_0_B_7_out : std_logic := '0'; 
 signal C_0_B_6_out : std_logic := '0'; 
 signal C_0_B_5_out : std_logic := '0'; 
 signal C_0_B_4_out : std_logic := '0'; 
 signal C_0_B_3_out : std_logic := '0'; 
 signal C_0_B_2_out : std_logic := '0'; 
 signal C_0_B_1_out : std_logic := '0'; 
 signal C_0_B_0_out : std_logic := '0'; 
 signal C_1_B_7_out : std_logic := '0'; 
 signal C_1_B_6_out : std_logic := '0'; 
 signal C_1_B_5_out : std_logic := '0'; 
 signal C_1_B_4_out : std_logic := '0'; 
 signal C_1_B_3_out : std_logic := '0'; 
 signal C_1_B_2_out : std_logic := '0'; 
 signal C_1_B_1_out : std_logic := '0'; 
 signal C_1_B_0_out : std_logic := '0'; 
 signal C_2_B_7_out : std_logic := '0'; 
 signal C_2_B_6_out : std_logic := '0'; 
 signal C_2_B_5_out : std_logic := '0'; 
 signal C_2_B_4_out : std_logic := '0'; 
 signal C_2_B_3_out : std_logic := '0'; 
 signal C_2_B_2_out : std_logic := '0'; 
 signal C_2_B_1_out : std_logic := '0'; 
 signal C_2_B_0_out : std_logic := '0'; 
 signal C_3_B_7_out : std_logic := '0'; 
 signal C_3_B_6_out : std_logic := '0'; 
 signal C_3_B_5_out : std_logic := '0'; 
 signal C_3_B_4_out : std_logic := '0'; 
 signal C_3_B_3_out : std_logic := '0'; 
 signal C_3_B_2_out : std_logic := '0'; 
 signal C_3_B_1_out : std_logic := '0'; 
 signal C_3_B_0_out : std_logic := '0'; 
 signal C_4_B_7_out : std_logic := '0'; 
 signal C_4_B_6_out : std_logic := '0'; 
 signal C_4_B_5_out : std_logic := '0'; 
 signal C_4_B_4_out : std_logic := '0'; 
 signal C_4_B_3_out : std_logic := '0'; 
 signal C_4_B_2_out : std_logic := '0'; 
 signal C_4_B_1_out : std_logic := '0'; 
 signal C_4_B_0_out : std_logic := '0'; 
 signal C_5_B_7_out : std_logic := '0'; 
 signal C_5_B_6_out : std_logic := '0'; 
 signal C_5_B_5_out : std_logic := '0'; 
 signal C_5_B_4_out : std_logic := '0'; 
 signal C_5_B_3_out : std_logic := '0'; 
 signal C_5_B_2_out : std_logic := '0'; 
 signal C_5_B_1_out : std_logic := '0'; 
 signal C_5_B_0_out : std_logic := '0'; 
 signal C_6_B_7_out : std_logic := '0'; 
 signal C_6_B_6_out : std_logic := '0'; 
 signal C_6_B_5_out : std_logic := '0'; 
 signal C_6_B_4_out : std_logic := '0'; 
 signal C_6_B_3_out : std_logic := '0'; 
 signal C_6_B_2_out : std_logic := '0'; 
 signal C_6_B_1_out : std_logic := '0'; 
 signal C_6_B_0_out : std_logic := '0'; 
 signal C_7_B_7_out : std_logic := '0'; 
 signal C_7_B_6_out : std_logic := '0'; 
 signal C_7_B_5_out : std_logic := '0'; 
 signal C_7_B_4_out : std_logic := '0'; 
 signal C_7_B_3_out : std_logic := '0'; 
 signal C_7_B_2_out : std_logic := '0'; 
 signal C_7_B_1_out : std_logic := '0'; 
 signal C_7_B_0_out : std_logic := '0'; 
 signal C_8_B_7_out : std_logic := '0'; 
 signal C_8_B_6_out : std_logic := '0'; 
 signal C_8_B_5_out : std_logic := '0'; 
 signal C_8_B_4_out : std_logic := '0'; 
 signal C_8_B_3_out : std_logic := '0'; 
 signal C_8_B_2_out : std_logic := '0'; 
 signal C_8_B_1_out : std_logic := '0'; 
 signal C_8_B_0_out : std_logic := '0'; 
 signal C_9_B_7_out : std_logic := '0'; 
 signal C_9_B_6_out : std_logic := '0'; 
 signal C_9_B_5_out : std_logic := '0'; 
 signal C_9_B_4_out : std_logic := '0'; 
 signal C_9_B_3_out : std_logic := '0'; 
 signal C_9_B_2_out : std_logic := '0'; 
 signal C_9_B_1_out : std_logic := '0'; 
 signal C_9_B_0_out : std_logic := '0'; 
 
C_0_out <= inp_feat(0); 
C_1_out <= inp_feat(1); 
C_2_out <= inp_feat(2); 
C_3_out <= inp_feat(3); 
C_4_out <= inp_feat(4); 
C_5_out <= inp_feat(5); 
C_6_out <= inp_feat(6); 
C_7_out <= inp_feat(7); 
C_8_out <= inp_feat(8); 
C_9_out <= inp_feat(9); 
C_10_out <= inp_feat(10); 
C_11_out <= inp_feat(11); 
C_12_out <= inp_feat(12); 
C_13_out <= inp_feat(13); 
C_14_out <= inp_feat(14); 
C_15_out <= inp_feat(15); 
C_16_out <= inp_feat(16); 
C_17_out <= inp_feat(17); 
C_18_out <= inp_feat(18); 
C_19_out <= inp_feat(19); 
C_20_out <= inp_feat(20); 
C_21_out <= inp_feat(21); 
C_22_out <= inp_feat(22); 
C_23_out <= inp_feat(23); 
C_24_out <= inp_feat(24); 
C_25_out <= inp_feat(25); 
C_26_out <= inp_feat(26); 
C_27_out <= inp_feat(27); 
C_28_out <= inp_feat(28); 
C_29_out <= inp_feat(29); 
C_30_out <= inp_feat(30); 
C_31_out <= inp_feat(31); 
C_32_out <= inp_feat(32); 
C_33_out <= inp_feat(33); 
C_34_out <= inp_feat(34); 
C_35_out <= inp_feat(35); 
C_36_out <= inp_feat(36); 
C_37_out <= inp_feat(37); 
C_38_out <= inp_feat(38); 
C_39_out <= inp_feat(39); 
C_40_out <= inp_feat(40); 
C_41_out <= inp_feat(41); 
C_42_out <= inp_feat(42); 
C_43_out <= inp_feat(43); 
C_44_out <= inp_feat(44); 
C_45_out <= inp_feat(45); 
C_46_out <= inp_feat(46); 
C_47_out <= inp_feat(47); 
C_48_out <= inp_feat(48); 
C_49_out <= inp_feat(49); 
C_50_out <= inp_feat(50); 
C_51_out <= inp_feat(51); 
C_52_out <= inp_feat(52); 
C_53_out <= inp_feat(53); 
C_54_out <= inp_feat(54); 
C_55_out <= inp_feat(55); 
C_56_out <= inp_feat(56); 
C_57_out <= inp_feat(57); 
C_58_out <= inp_feat(58); 
C_59_out <= inp_feat(59); 
C_60_out <= inp_feat(60); 
C_61_out <= inp_feat(61); 
C_62_out <= inp_feat(62); 
C_63_out <= inp_feat(63); 
C_64_out <= inp_feat(64); 
C_65_out <= inp_feat(65); 
C_66_out <= inp_feat(66); 
C_67_out <= inp_feat(67); 
C_68_out <= inp_feat(68); 
C_69_out <= inp_feat(69); 
C_70_out <= inp_feat(70); 
C_71_out <= inp_feat(71); 
C_72_out <= inp_feat(72); 
C_73_out <= inp_feat(73); 
C_74_out <= inp_feat(74); 
C_75_out <= inp_feat(75); 
C_76_out <= inp_feat(76); 
C_77_out <= inp_feat(77); 
C_78_out <= inp_feat(78); 
C_79_out <= inp_feat(79); 

signal C_0_out : std_logic := '0'; 
 signal C_1_out : std_logic := '0'; 
 signal C_2_out : std_logic := '0'; 
 signal C_3_out : std_logic := '0'; 
 signal C_4_out : std_logic := '0'; 
 signal C_5_out : std_logic := '0'; 
 signal C_6_out : std_logic := '0'; 
 signal C_7_out : std_logic := '0'; 
 signal C_8_out : std_logic := '0'; 
 signal C_9_out : std_logic := '0'; 
 signal C_10_out : std_logic := '0'; 
 signal C_11_out : std_logic := '0'; 
 signal C_12_out : std_logic := '0'; 
 signal C_13_out : std_logic := '0'; 
 signal C_14_out : std_logic := '0'; 
 signal C_15_out : std_logic := '0'; 
 signal C_16_out : std_logic := '0'; 
 signal C_17_out : std_logic := '0'; 
 signal C_18_out : std_logic := '0'; 
 signal C_19_out : std_logic := '0'; 
 signal C_20_out : std_logic := '0'; 
 signal C_21_out : std_logic := '0'; 
 signal C_22_out : std_logic := '0'; 
 signal C_23_out : std_logic := '0'; 
 signal C_24_out : std_logic := '0'; 
 signal C_25_out : std_logic := '0'; 
 signal C_26_out : std_logic := '0'; 
 signal C_27_out : std_logic := '0'; 
 signal C_28_out : std_logic := '0'; 
 signal C_29_out : std_logic := '0'; 
 signal C_30_out : std_logic := '0'; 
 signal C_31_out : std_logic := '0'; 
 signal C_32_out : std_logic := '0'; 
 signal C_33_out : std_logic := '0'; 
 signal C_34_out : std_logic := '0'; 
 signal C_35_out : std_logic := '0'; 
 signal C_36_out : std_logic := '0'; 
 signal C_37_out : std_logic := '0'; 
 signal C_38_out : std_logic := '0'; 
 signal C_39_out : std_logic := '0'; 
 signal C_40_out : std_logic := '0'; 
 signal C_41_out : std_logic := '0'; 
 signal C_42_out : std_logic := '0'; 
 signal C_43_out : std_logic := '0'; 
 signal C_44_out : std_logic := '0'; 
 signal C_45_out : std_logic := '0'; 
 signal C_46_out : std_logic := '0'; 
 signal C_47_out : std_logic := '0'; 
 signal C_48_out : std_logic := '0'; 
 signal C_49_out : std_logic := '0'; 
 signal C_50_out : std_logic := '0'; 
 signal C_51_out : std_logic := '0'; 
 signal C_52_out : std_logic := '0'; 
 signal C_53_out : std_logic := '0'; 
 signal C_54_out : std_logic := '0'; 
 signal C_55_out : std_logic := '0'; 
 signal C_56_out : std_logic := '0'; 
 signal C_57_out : std_logic := '0'; 
 signal C_58_out : std_logic := '0'; 
 signal C_59_out : std_logic := '0'; 
 signal C_60_out : std_logic := '0'; 
 signal C_61_out : std_logic := '0'; 
 signal C_62_out : std_logic := '0'; 
 signal C_63_out : std_logic := '0'; 
 signal C_64_out : std_logic := '0'; 
 signal C_65_out : std_logic := '0'; 
 signal C_66_out : std_logic := '0'; 
 signal C_67_out : std_logic := '0'; 
 signal C_68_out : std_logic := '0'; 
 signal C_69_out : std_logic := '0'; 
 signal C_70_out : std_logic := '0'; 
 signal C_71_out : std_logic := '0'; 
 signal C_72_out : std_logic := '0'; 
 signal C_73_out : std_logic := '0'; 
 signal C_74_out : std_logic := '0'; 
 signal C_75_out : std_logic := '0'; 
 signal C_76_out : std_logic := '0'; 
 signal C_77_out : std_logic := '0'; 
 signal C_78_out : std_logic := '0'; 
 signal C_79_out : std_logic := '0'; 
 
C_0_B_0_inst : LUT8 generic map(INIT => "1010000101010110101010100101010101010111101010100101010111101010010101011010101010100101010110101110101010010101010110101010000110101010010101011110101010000101010101011010101010000101010110101000010101011010101010000101010101011010101001010101010110101010") port map( O =>C_0_B_0_out, I0 =>  C_0_out, I1 =>  C_1_out, I2 =>  C_2_out, I3 =>  C_3_out, I4 =>  C_4_out, I5 =>  C_5_out, I6 =>  C_6_out, I7 =>  C_7_out); 
C_0_B_1_inst : LUT8 generic map(INIT => "1010010011110010101001011111000011110010010110101111000001011010000011111010010101011111000001011010010110110000000001011010010001011010000011110101101001011111000011111010010101011111000001011010000011111010101001011111000011111010010111111111000001011010") port map( O =>C_0_B_1_out, I0 =>  C_0_out, I1 =>  C_1_out, I2 =>  C_2_out, I3 =>  C_3_out, I4 =>  C_4_out, I5 =>  C_5_out, I6 =>  C_6_out, I7 =>  C_7_out); 
C_0_B_2_inst : LUT8 generic map(INIT => "1010000000001101010111111111000011110010000001010000111111111010000000000101111111111111000000001010000001001111111111111010000011111010000000000000010111111111111111111010000000000000111111111010000000000101010111111111000011111010000000000000111111111010") port map( O =>C_0_B_2_out, I0 =>  C_0_out, I1 =>  C_1_out, I2 =>  C_2_out, I3 =>  C_3_out, I4 =>  C_4_out, I5 =>  C_5_out, I6 =>  C_6_out, I7 =>  C_7_out); 
C_0_B_3_inst : LUT8 generic map(INIT => "1100011001100110100110011001011010010100011001101001100110011100011001100110011010011001011001101100011001100110100110011100011010011100011001101001100110011001100110011100011010011001100110011100011001100110100110011001011010011100011001101001100110011100") port map( O =>C_0_B_3_out, I0 =>  C_0_out, I1 =>  C_1_out, I2 =>  C_2_out, I3 =>  C_3_out, I4 =>  C_4_out, I5 =>  C_5_out, I6 =>  C_6_out, I7 =>  C_7_out); 
C_0_B_4_inst : LUT8 generic map(INIT => "1100010001000100001000100010101111010100010001000010001000100011101110111011101111011101010001000011101110111011110111011100010011011100010001000010001000100010110111011100010000100010001000100011101110111011110111011101010000100011101110111101110111011100") port map( O =>C_0_B_4_out, I0 =>  C_0_out, I1 =>  C_1_out, I2 =>  C_2_out, I3 =>  C_3_out, I4 =>  C_4_out, I5 =>  C_5_out, I6 =>  C_6_out, I7 =>  C_7_out); 
C_0_B_5_inst : LUT8 generic map(INIT => "0000100010001000110011001100110000011000100010001100110011001100110011001100110011101110011101111100110011001100111011101111011100010000100010001100110011001100000100010000100011001100110011001100110011001100111011101110011111001100110011001110111011101111") port map( O =>C_0_B_5_out, I0 =>  C_0_out, I1 =>  C_1_out, I2 =>  C_2_out, I3 =>  C_3_out, I4 =>  C_4_out, I5 =>  C_5_out, I6 =>  C_6_out, I7 =>  C_7_out); 
C_0_B_6_inst : LUT8 generic map(INIT => "0011110000111100001111000011110000101100001111000011110000111100110000111100001111000011010010111100001111000011110000111100101100101100001111000011110000111100001011010011110000111100001111001100001111000011110000111100101111000011110000111100001111000011") port map( O =>C_0_B_6_out, I0 =>  C_0_out, I1 =>  C_1_out, I2 =>  C_2_out, I3 =>  C_3_out, I4 =>  C_4_out, I5 =>  C_5_out, I6 =>  C_6_out, I7 =>  C_7_out); 
C_0_B_7_inst : LUT8 generic map(INIT => "0000110000001100000011000000110000001100000011000000110000001100110011111100111111001111010011111100111111001111110011111100111100001100000011000000110000001100000011010000110000001100000011001100111111001111110011111100111111001111110011111100111111001111") port map( O =>C_0_B_7_out, I0 =>  C_0_out, I1 =>  C_1_out, I2 =>  C_2_out, I3 =>  C_3_out, I4 =>  C_4_out, I5 =>  C_5_out, I6 =>  C_6_out, I7 =>  C_7_out); 

C_1_B_0_inst : LUT8 generic map(INIT => "1100001110000111111000011100001100111100011110000001111000111100111000011110000101111000111000010001111000011110100001110001111001111000111000010011110001111000100001110001111011000011100001110001111001111000000111100001111011100001100001111110000111100001") port map( O =>C_1_B_0_out, I0 =>  C_8_out, I1 =>  C_9_out, I2 =>  C_10_out, I3 =>  C_11_out, I4 =>  C_12_out, I5 =>  C_13_out, I6 =>  C_14_out, I7 =>  C_15_out); 
C_1_B_1_inst : LUT8 generic map(INIT => "1100000010000000111000001100000011111100111110001111111011111100111000001110000011111000111000001111111011111110011111111111111000000111000111110000001100000111100000000000000111000000100000000000000100000111000000010000000111100000100000001110000011100000") port map( O =>C_1_B_1_out, I0 =>  C_8_out, I1 =>  C_9_out, I2 =>  C_10_out, I3 =>  C_11_out, I4 =>  C_12_out, I5 =>  C_13_out, I6 =>  C_14_out, I7 =>  C_15_out); 
C_1_B_2_inst : LUT8 generic map(INIT => "0101100111100110011110011010011010011010011000011001100001100101100001100111100110011110011110010110011110011000011001101001100001100110100110010110011010011001000110010110011001011001111001101001100101100110100110010110011010000110000110011000011001111001") port map( O =>C_1_B_2_out, I0 =>  C_8_out, I1 =>  C_9_out, I2 =>  C_10_out, I3 =>  C_11_out, I4 =>  C_12_out, I5 =>  C_13_out, I6 =>  C_14_out, I7 =>  C_15_out); 
C_1_B_3_inst : LUT8 generic map(INIT => "1111010001010010110101000101001010110101110101001011010111010000010100100010101101001010001010111101001001001010110100100100101000101101101101000010110110110100010010110010110100001011101011011011010011010010101101001101001010101101101101001010110111010100") port map( O =>C_1_B_3_out, I0 =>  C_8_out, I1 =>  C_9_out, I2 =>  C_10_out, I3 =>  C_11_out, I4 =>  C_12_out, I5 =>  C_13_out, I6 =>  C_14_out, I7 =>  C_15_out); 
C_1_B_4_inst : LUT8 generic map(INIT => "0000000011111101000000001111110110111111000000001011111100000000111111010010101111110101001010110000001011110101000000101111010111010000101111111101000010111111000010111101000000001011010100001011111100000010101111110000001001010000101111110101000011111111") port map( O =>C_1_B_4_out, I0 =>  C_8_out, I1 =>  C_9_out, I2 =>  C_10_out, I3 =>  C_11_out, I4 =>  C_12_out, I5 =>  C_13_out, I6 =>  C_14_out, I7 =>  C_15_out); 
C_1_B_5_inst : LUT8 generic map(INIT => "1010101010101010101010101010101011101010010101011110101001010101010101011000000101010101100000011010100010101010101010001010101010101010111010101010101011101010010111100101010101011110010101010001010110101000000101011010100010101010111010101010101010101010") port map( O =>C_1_B_5_out, I0 =>  C_8_out, I1 =>  C_9_out, I2 =>  C_10_out, I3 =>  C_11_out, I4 =>  C_12_out, I5 =>  C_13_out, I6 =>  C_14_out, I7 =>  C_15_out); 
C_1_B_6_inst : LUT8 generic map(INIT => "0000000000000000000000000000000000000000101010100000000010101010010101010000000101010101000000010000000000000000000000000000000011111111111111111111111111111111010111110101010101011111010101011110101011111111111010101111111111111111111111111111111111111111") port map( O =>C_1_B_6_out, I0 =>  C_8_out, I1 =>  C_9_out, I2 =>  C_10_out, I3 =>  C_11_out, I4 =>  C_12_out, I5 =>  C_13_out, I6 =>  C_14_out, I7 =>  C_15_out); 
C_1_B_7_inst : LUT8 generic map(INIT => "0000000000000000000000000000000000000000000000000000000000000000010101010000000101010101000000010000000000000000000000000000000011111111111111111111111111111111010111110101010101011111010101011111111111111111111111111111111111111111111111111111111111111111") port map( O =>C_1_B_7_out, I0 =>  C_8_out, I1 =>  C_9_out, I2 =>  C_10_out, I3 =>  C_11_out, I4 =>  C_12_out, I5 =>  C_13_out, I6 =>  C_14_out, I7 =>  C_15_out); 

C_2_B_0_inst : LUT8 generic map(INIT => "1111111110000000111111110000000011111111000000001111111000000000000000011111111100000101111111110101111111111010010111111111101000000000111111110000000011111111000000011111111100000101111111111111101000000000111010000000000110000000000001010000000001011111") port map( O =>C_2_B_0_out, I0 =>  C_16_out, I1 =>  C_17_out, I2 =>  C_18_out, I3 =>  C_19_out, I4 =>  C_20_out, I5 =>  C_21_out, I6 =>  C_22_out, I7 =>  C_23_out); 
C_2_B_1_inst : LUT8 generic map(INIT => "1111000001110000000011110000111111110000111100000000111000001111000011111111000011110000000011110000111111110101111100000000101000001111111100001111000000001111000011111111000011110000000011110000101000001111111001111111000001110000000011110000111111110000") port map( O =>C_2_B_1_out, I0 =>  C_16_out, I1 =>  C_17_out, I2 =>  C_18_out, I3 =>  C_19_out, I4 =>  C_20_out, I5 =>  C_21_out, I6 =>  C_22_out, I7 =>  C_23_out); 
C_2_B_2_inst : LUT8 generic map(INIT => "0000111111110000000000001111111100001111111100000000000111111111111111111111000000001111111111111111111111110000000011111111101000000000000011111111000000000000000000000000111111110000000000000000010111111111111000000000111100001111111111110000000000001111") port map( O =>C_2_B_2_out, I0 =>  C_16_out, I1 =>  C_17_out, I2 =>  C_18_out, I3 =>  C_19_out, I4 =>  C_20_out, I5 =>  C_21_out, I6 =>  C_22_out, I7 =>  C_23_out); 
C_2_B_3_inst : LUT8 generic map(INIT => "1010010101010101101001010101101010100101010101011010010101011010010110101010101001011010101001010101101010101010010110101010000001011010101001011010101010100101010110101010010110101010101001011010010101011010010001010101101010100101010110101010010101011010") port map( O =>C_2_B_3_out, I0 =>  C_16_out, I1 =>  C_17_out, I2 =>  C_18_out, I3 =>  C_19_out, I4 =>  C_20_out, I5 =>  C_21_out, I6 =>  C_22_out, I7 =>  C_23_out); 
C_2_B_4_inst : LUT8 generic map(INIT => "1111101010101010000001010101111111111010101010100000010101011111010111111111111110100000000001010101111111111111101000000000000001011111111110100000000000000101010111111111101000000000000001010000010101011111101110101010000000000101010111111111101010100000") port map( O =>C_2_B_4_out, I0 =>  C_16_out, I1 =>  C_17_out, I2 =>  C_18_out, I3 =>  C_19_out, I4 =>  C_20_out, I5 =>  C_21_out, I6 =>  C_22_out, I7 =>  C_23_out); 
C_2_B_5_inst : LUT8 generic map(INIT => "0000111100001111111101011010111111110000111100000000101001010000010100001111000000001111000010101010111100001111111100001111000001010000111100000000111100001010101011110000111111110000111101011111010110101111111100001111000000001010010100000000111100001111") port map( O =>C_2_B_5_out, I0 =>  C_16_out, I1 =>  C_17_out, I2 =>  C_18_out, I3 =>  C_19_out, I4 =>  C_20_out, I5 =>  C_21_out, I6 =>  C_22_out, I7 =>  C_23_out); 
C_2_B_6_inst : LUT8 generic map(INIT => "0011001100110011001110010011001100111100001111001100110010011100011000111100001100110011001100110011001100110011001111000011110001100011110000110011001100110011001100110011001100111100001110011100011011001100110000111100001100110011011000110011001100110011") port map( O =>C_2_B_6_out, I0 =>  C_16_out, I1 =>  C_17_out, I2 =>  C_18_out, I3 =>  C_19_out, I4 =>  C_20_out, I5 =>  C_21_out, I6 =>  C_22_out, I7 =>  C_23_out); 
C_2_B_7_inst : LUT8 generic map(INIT => "0011001100110011001100010011001100110000001100000000000000010000011100111111001100110011001100110011001100110011001100000011000001110011111100110011001100110011001100110011001100110000001100011111011111111111111100111111001100110011011100110011001100110011") port map( O =>C_2_B_7_out, I0 =>  C_16_out, I1 =>  C_17_out, I2 =>  C_18_out, I3 =>  C_19_out, I4 =>  C_20_out, I5 =>  C_21_out, I6 =>  C_22_out, I7 =>  C_23_out); 

C_3_B_0_inst : LUT8 generic map(INIT => "0100001001100010001010111010100101010110010001100110001000101011100101011101010001000110010000101011110110011101110101000101011010010101110101000100011001000010101111011001110111010100010101100010101110111001100111011001010101101010001010111011100110111101") port map( O =>C_3_B_0_out, I0 =>  C_24_out, I1 =>  C_25_out, I2 =>  C_26_out, I3 =>  C_27_out, I4 =>  C_28_out, I5 =>  C_29_out, I6 =>  C_30_out, I7 =>  C_31_out); 
C_3_B_1_inst : LUT8 generic map(INIT => "1110010111100101010110100101100000001110000111101110010110100101011100000111000100011110000110101010011110000111011100011111000110001111100011101110000111100101010110000111100010001110000011101010010110100111011110000111000000011010010110101010011110100111") port map( O =>C_3_B_1_out, I0 =>  C_24_out, I1 =>  C_25_out, I2 =>  C_26_out, I3 =>  C_27_out, I4 =>  C_28_out, I5 =>  C_29_out, I6 =>  C_30_out, I7 =>  C_31_out); 
C_3_B_2_inst : LUT8 generic map(INIT => "1110111111101111111101011111011111110001111100010001000001010000111111111111111111110001111101010101000001110000000000000000000010001111100011101110111111101111111101111111011101110001111100011010111110101111111101111111111111110101111101010101000001010000") port map( O =>C_3_B_2_out, I0 =>  C_24_out, I1 =>  C_25_out, I2 =>  C_26_out, I3 =>  C_27_out, I4 =>  C_28_out, I5 =>  C_29_out, I6 =>  C_30_out, I7 =>  C_31_out); 
C_3_B_3_inst : LUT8 generic map(INIT => "0010001100100011001100110011001111001100110011001100110011001100110011001100110011001100110011000011001100110011001100110011001110111100101111011101110011011100001100110011001100110011001100110110001101100011001100110011001111001100110011001100110011001100") port map( O =>C_3_B_3_out, I0 =>  C_24_out, I1 =>  C_25_out, I2 =>  C_26_out, I3 =>  C_27_out, I4 =>  C_28_out, I5 =>  C_29_out, I6 =>  C_30_out, I7 =>  C_31_out); 
C_3_B_4_inst : LUT8 generic map(INIT => "1101110000100011001100111100110011111111000000000000000011111111111111110000000000000000111111110011001111001100110011000011001110111111010000000000000011111111001100111100110011001100001100110010001111011100110011000011001100000000111111111111111100000000") port map( O =>C_3_B_4_out, I0 =>  C_24_out, I1 =>  C_25_out, I2 =>  C_26_out, I3 =>  C_27_out, I4 =>  C_28_out, I5 =>  C_29_out, I6 =>  C_30_out, I7 =>  C_31_out); 
C_3_B_5_inst : LUT8 generic map(INIT => "0011110000011111000011111100001111000011110000111100001100111100001111000011110000111100110000110000111111000011110000111111000001111100001111000011110011000011000011111100001111000011111100001110000000111100001111000000111100111100110000111100001111000011") port map( O =>C_3_B_5_out, I0 =>  C_24_out, I1 =>  C_25_out, I2 =>  C_26_out, I3 =>  C_27_out, I4 =>  C_28_out, I5 =>  C_29_out, I6 =>  C_30_out, I7 =>  C_31_out); 
C_3_B_6_inst : LUT8 generic map(INIT => "0011000000110011001100111111001111110011111100111111001111001111001100000011000000110000111100110011001111110011111100111100001100110000001100000011000011110011001100111111001111110011110000110010110000110000001100000011001100110000111100111111001111110011") port map( O =>C_3_B_6_out, I0 =>  C_24_out, I1 =>  C_25_out, I2 =>  C_26_out, I3 =>  C_27_out, I4 =>  C_28_out, I5 =>  C_29_out, I6 =>  C_30_out, I7 =>  C_31_out); 
C_3_B_7_inst : LUT8 generic map(INIT => "0011000000110011001100111111001111110011111100111111001111111111001100000011000000110000111100110011001111110011111100111111001100110000001100000011000011110011001100111111001111110011111100110010000000110000001100000011001100110000111100111111001111110011") port map( O =>C_3_B_7_out, I0 =>  C_24_out, I1 =>  C_25_out, I2 =>  C_26_out, I3 =>  C_27_out, I4 =>  C_28_out, I5 =>  C_29_out, I6 =>  C_30_out, I7 =>  C_31_out); 

C_4_B_0_inst : LUT8 generic map(INIT => "0000000011111111111111110000000010101010111111010101010110101010101010100101010100000000101010111111111100000000000000001111111110101010010101010101010110101010111111110100000000000000111111111111111100000000001010101111111101010101101010101010101001010101") port map( O =>C_4_B_0_out, I0 =>  C_32_out, I1 =>  C_33_out, I2 =>  C_34_out, I3 =>  C_35_out, I4 =>  C_36_out, I5 =>  C_37_out, I6 =>  C_38_out, I7 =>  C_39_out); 
C_4_B_1_inst : LUT8 generic map(INIT => "1010101001010101101010101010101001010101101010001111111101010101101010101111111101010101101010100101010101010101101010100101010101010101000000001111111101010101101010101110101001010101101010100101010101010101101010100101010100000000101010100101010100000000") port map( O =>C_4_B_1_out, I0 =>  C_32_out, I1 =>  C_33_out, I2 =>  C_34_out, I3 =>  C_35_out, I4 =>  C_36_out, I5 =>  C_37_out, I6 =>  C_38_out, I7 =>  C_39_out); 
C_4_B_2_inst : LUT8 generic map(INIT => "1100110010011001001100110011001101100110110011101001100110011001001100110110011001100110110011001001100110011001001100110110011010011001100110010110011001100110110011001000110010011001001100110110011001100110110011001001100110011001001100110110011001100110") port map( O =>C_4_B_2_out, I0 =>  C_32_out, I1 =>  C_33_out, I2 =>  C_34_out, I3 =>  C_35_out, I4 =>  C_36_out, I5 =>  C_37_out, I6 =>  C_38_out, I7 =>  C_39_out); 
C_4_B_3_inst : LUT8 generic map(INIT => "1001100101110111101010100101010111101110100110010111011110001000010101011110111000010001011001101000100001110111101010100001000101110111100010000001000111101110100110010110011010001000010101011110111000010001011001101000100001110111101010100001000111101110") port map( O =>C_4_B_3_out, I0 =>  C_32_out, I1 =>  C_33_out, I2 =>  C_34_out, I3 =>  C_35_out, I4 =>  C_36_out, I5 =>  C_37_out, I6 =>  C_38_out, I7 =>  C_39_out); 
C_4_B_4_inst : LUT8 generic map(INIT => "1011010000111100011010011100001100101101010010111100001110110100001111000010110111000011110100100100101111000011100101100011110011000011101101000011110000101101101101000010110101001011110000111101001000111100001011010100101100111100011010011100001111010010") port map( O =>C_4_B_4_out, I0 =>  C_32_out, I1 =>  C_33_out, I2 =>  C_34_out, I3 =>  C_35_out, I4 =>  C_36_out, I5 =>  C_37_out, I6 =>  C_38_out, I7 =>  C_39_out); 
C_4_B_5_inst : LUT8 generic map(INIT => "1101100101011001101100101001101001001001011011011001101011011001101001101011011001100101011001001001001010011010001001001010011010011010110110011010011010110110110110010100100110010010100110100110010010100110010010010110110110100110101100100110010101100100") port map( O =>C_4_B_5_out, I0 =>  C_32_out, I1 =>  C_33_out, I2 =>  C_34_out, I3 =>  C_35_out, I4 =>  C_36_out, I5 =>  C_37_out, I6 =>  C_38_out, I7 =>  C_39_out); 
C_4_B_6_inst : LUT8 generic map(INIT => "0001000110010001001100110001001110000001100000010001001100010001001101110011011101110110011101110001001100010011001101110011011100010011000100010011011100110111000100011000000100010011000100110111011100110111011111100111111000110111001100110111011001110111") port map( O =>C_4_B_6_out, I0 =>  C_32_out, I1 =>  C_33_out, I2 =>  C_34_out, I3 =>  C_35_out, I4 =>  C_36_out, I5 =>  C_37_out, I6 =>  C_38_out, I7 =>  C_39_out); 
C_4_B_7_inst : LUT8 generic map(INIT => "0001000100010001001100110001001100000001000000010001001100010001001101110011011101110111011101110001001100010011001101110011011100010011000100010011011100110111000100010000000100010011000100110111011100110111011111110111111100110111001100110111011101110111") port map( O =>C_4_B_7_out, I0 =>  C_32_out, I1 =>  C_33_out, I2 =>  C_34_out, I3 =>  C_35_out, I4 =>  C_36_out, I5 =>  C_37_out, I6 =>  C_38_out, I7 =>  C_39_out); 

C_5_B_0_inst : LUT8 generic map(INIT => "0101000001011010101001011111010011110000010110101010010110100101111100000101101010101111101001011111000011110000000011111010010111110000010100000000111110100101111101011111000000001111101001011010010111110000000011111010111110100101111100000000101000001111") port map( O =>C_5_B_0_out, I0 =>  C_40_out, I1 =>  C_41_out, I2 =>  C_42_out, I3 =>  C_43_out, I4 =>  C_44_out, I5 =>  C_45_out, I6 =>  C_46_out, I7 =>  C_47_out); 
C_5_B_1_inst : LUT8 generic map(INIT => "0110001101100011001110010011100011000011011000110011100100111001110000110110001100110011001110011100001111000011001100110011100111000011011000110011001100111001110001101100001100110011001110011100011011000011001100110011001111000110110000110011001100110011") port map( O =>C_5_B_1_out, I0 =>  C_40_out, I1 =>  C_41_out, I2 =>  C_42_out, I3 =>  C_43_out, I4 =>  C_44_out, I5 =>  C_45_out, I6 =>  C_46_out, I7 =>  C_47_out); 
C_5_B_2_inst : LUT8 generic map(INIT => "1101011011010110011010110110101001010110110101100110101101101011101010010010100110010110100101001010100110101001100101101001010010101001001010011001011010010100101011011010100110010110100101000101001001010110011010010110100101010010010101100110100101101001") port map( O =>C_5_B_2_out, I0 =>  C_40_out, I1 =>  C_41_out, I2 =>  C_42_out, I3 =>  C_43_out, I4 =>  C_44_out, I5 =>  C_45_out, I6 =>  C_46_out, I7 =>  C_47_out); 
C_5_B_3_inst : LUT8 generic map(INIT => "0101011110101000100000010111111101010111101010001000000101111110000000010111111011101000000101010000000111111110111010000001010111111110100000010001011111101010111110100000000100010111111010100101011110101000100000010111111001010111101010001000000101111110") port map( O =>C_5_B_3_out, I0 =>  C_40_out, I1 =>  C_41_out, I2 =>  C_42_out, I3 =>  C_43_out, I4 =>  C_44_out, I5 =>  C_45_out, I6 =>  C_46_out, I7 =>  C_47_out); 
C_5_B_4_inst : LUT8 generic map(INIT => "1111001010100101101001000010010100001101010110100101101111011010101001000010010110100101010011110101101101011010010110101011000001011010101001001011001010100101101001010101101101001101010110101111001010100101101001000010010100001101010110100101101111011010") port map( O =>C_5_B_4_out, I0 =>  C_40_out, I1 =>  C_41_out, I2 =>  C_42_out, I3 =>  C_43_out, I4 =>  C_44_out, I5 =>  C_45_out, I6 =>  C_46_out, I7 =>  C_47_out); 
C_5_B_5_inst : LUT8 generic map(INIT => "1001101100110110110010011011011001101001100100110110110110010011110010011011011011001001100101100110110110010011011011001101100101101100110010010010010011001001001101100110110110010110011011000110010011001001001101100100100110010110011011001001001001101100") port map( O =>C_5_B_5_out, I0 =>  C_40_out, I1 =>  C_41_out, I2 =>  C_42_out, I3 =>  C_43_out, I4 =>  C_44_out, I5 =>  C_45_out, I6 =>  C_46_out, I7 =>  C_47_out); 
C_5_B_6_inst : LUT8 generic map(INIT => "0010000000000100110011011111101110110010001000000100110111011111001100100000010011001101110110111011001000100000010011001101110101001100110011011111101100110010000001000100110111011011101100110100010011001101111110111011001000100100010011001101111110110011") port map( O =>C_5_B_6_out, I0 =>  C_40_out, I1 =>  C_41_out, I2 =>  C_42_out, I3 =>  C_43_out, I4 =>  C_44_out, I5 =>  C_45_out, I6 =>  C_46_out, I7 =>  C_47_out); 
C_5_B_7_inst : LUT8 generic map(INIT => "0000000000000100110011011111111100000000000000000100110111011111000000000000010011001101110111110000000000000000010011001101110101001100110011011111111111111111000001000100110111011111111111110100010011001101111111111111111100000100010011001101111111111111") port map( O =>C_5_B_7_out, I0 =>  C_40_out, I1 =>  C_41_out, I2 =>  C_42_out, I3 =>  C_43_out, I4 =>  C_44_out, I5 =>  C_45_out, I6 =>  C_46_out, I7 =>  C_47_out); 

C_6_B_0_inst : LUT8 generic map(INIT => "0010010111111010010111111010010000100101111110100101111110100100010111110010010111111010010111110101111100100101111110100101111110100000010110100000010110100000101000000101101000000101101000000000010110100000010110100000010100000101101000000101101000000101") port map( O =>C_6_B_0_out, I0 =>  C_48_out, I1 =>  C_49_out, I2 =>  C_50_out, I3 =>  C_51_out, I4 =>  C_52_out, I5 =>  C_53_out, I6 =>  C_54_out, I7 =>  C_55_out); 
C_6_B_1_inst : LUT8 generic map(INIT => "0010111100001010000011110101000000101111000010100000111101010000000011111101000000001010111100000000111111010000000010101111000001010000111101011111000010101111010100001111010111110000101011111111000010101111111101010000111111110000101011111111010100001111") port map( O =>C_6_B_1_out, I0 =>  C_48_out, I1 =>  C_49_out, I2 =>  C_50_out, I3 =>  C_51_out, I4 =>  C_52_out, I5 =>  C_53_out, I6 =>  C_54_out, I7 =>  C_55_out); 
C_6_B_2_inst : LUT8 generic map(INIT => "1000101001010000010101011010010110001010010100000101010110100101010101011010010110101111010110100101010110100101101011110101101001011010101001011010010100001010010110101010010110100101000010101010010100001010010110100101010110100101000010100101101001010101") port map( O =>C_6_B_2_out, I0 =>  C_48_out, I1 =>  C_49_out, I2 =>  C_50_out, I3 =>  C_51_out, I4 =>  C_52_out, I5 =>  C_53_out, I6 =>  C_54_out, I7 =>  C_55_out); 
C_6_B_3_inst : LUT8 generic map(INIT => "1111000010100000010110101111101011110000101000000101101011111010010110101111101000001111010111110101101011111010000011110101111101011111111110100000010100001111010111111111101000000101000011110000010100001111101000001010010100000101000011111010000010100101") port map( O =>C_6_B_3_out, I0 =>  C_48_out, I1 =>  C_49_out, I2 =>  C_50_out, I3 =>  C_51_out, I4 =>  C_52_out, I5 =>  C_53_out, I6 =>  C_54_out, I7 =>  C_55_out); 
C_6_B_4_inst : LUT8 generic map(INIT => "0000000000000000101000000000000000000000000000001010000000000000010111111111111100001111010111110101111111111111000011110101111110100000000000001111101011110000101000000000000011111010111100000000010100001111000000000000010100000101000011110000000000000101") port map( O =>C_6_B_4_out, I0 =>  C_48_out, I1 =>  C_49_out, I2 =>  C_50_out, I3 =>  C_51_out, I4 =>  C_52_out, I5 =>  C_53_out, I6 =>  C_54_out, I7 =>  C_55_out); 
C_6_B_5_inst : LUT8 generic map(INIT => "1100110011001100110011001100110011001100110011001100110011001100011011001100110000111100011011000110110011001100001111000110110000110011001100110011001100110011001100110011001100110011001100111100100111000011110011001100100111001001110000111100110011001001") port map( O =>C_6_B_5_out, I0 =>  C_48_out, I1 =>  C_49_out, I2 =>  C_50_out, I3 =>  C_51_out, I4 =>  C_52_out, I5 =>  C_53_out, I6 =>  C_54_out, I7 =>  C_55_out); 
C_6_B_6_inst : LUT8 generic map(INIT => "0000000000000000000000000000000011111111111111111111111111111111100000000000000011000000100000000111111111111111001111110111111100110011001100110011001100110011110011001100110011001100110011000000000100000011000000000000000111111110111111001111111111111110") port map( O =>C_6_B_6_out, I0 =>  C_48_out, I1 =>  C_49_out, I2 =>  C_50_out, I3 =>  C_51_out, I4 =>  C_52_out, I5 =>  C_53_out, I6 =>  C_54_out, I7 =>  C_55_out); 
C_6_B_7_inst : LUT8 generic map(INIT => "0000000000000000000000000000000011111111111111111111111111111111000000000000000000000000000000000111111111111111001111110111111100110011001100110011001100110011111111111111111111111111111111110000000100000011000000000000000111111111111111111111111111111111") port map( O =>C_6_B_7_out, I0 =>  C_48_out, I1 =>  C_49_out, I2 =>  C_50_out, I3 =>  C_51_out, I4 =>  C_52_out, I5 =>  C_53_out, I6 =>  C_54_out, I7 =>  C_55_out); 

C_7_B_0_inst : LUT8 generic map(INIT => "1011110010010100100111001001010000111101101111001011110110011100001110011011110100111101101111000010101100111001001010010011110110010100110101101001010011010110101111001001010010011100100101001011110110011100101111001001010000111001101111010011110110111100") port map( O =>C_7_B_0_out, I0 =>  C_56_out, I1 =>  C_57_out, I2 =>  C_58_out, I3 =>  C_59_out, I4 =>  C_60_out, I5 =>  C_61_out, I6 =>  C_62_out, I7 =>  C_63_out); 
C_7_B_1_inst : LUT8 generic map(INIT => "0110010110110010101110100100110110011011011001010110010010111010011001001001101110011011011001011001100101100100011001001001101110110010010011010100110110110010011001011011001010111010010011011001101101000101011001011011001001100100100110111001101101100101") port map( O =>C_7_B_1_out, I0 =>  C_56_out, I1 =>  C_57_out, I2 =>  C_58_out, I3 =>  C_59_out, I4 =>  C_60_out, I5 =>  C_61_out, I6 =>  C_62_out, I7 =>  C_63_out); 
C_7_B_2_inst : LUT8 generic map(INIT => "1000101000011000111011111010101000010001011101011000101000010000011101011110111000010001011101011110111010001010011101011110111000011000010101011010101000011000011101011110011100010000010101011110111010101010011101011110011110001010000100011110111010001010") port map( O =>C_7_B_2_out, I0 =>  C_56_out, I1 =>  C_57_out, I2 =>  C_58_out, I3 =>  C_59_out, I4 =>  C_60_out, I5 =>  C_61_out, I6 =>  C_62_out, I7 =>  C_63_out); 
C_7_B_3_inst : LUT8 generic map(INIT => "1100001100101100110000110011110000101101101101100011110011010011010010010011110000101101101101100011110011000011101101101100001100101100100101100011110011010011101101101100101111010011011010010011110011000011101101101100101111000011001011011100001100111100") port map( O =>C_7_B_3_out, I0 =>  C_56_out, I1 =>  C_57_out, I2 =>  C_58_out, I3 =>  C_59_out, I4 =>  C_60_out, I5 =>  C_61_out, I6 =>  C_62_out, I7 =>  C_63_out); 
C_7_B_4_inst : LUT8 generic map(INIT => "1100000000000011110000000000001100000010000010110000001100101111101111011111110011111101111101001111110011000000111101001100000011111100110101001111110011010000111101001100000011010000010000100000001100111111000010110011111100111111111111010011111111111100") port map( O =>C_7_B_4_out, I0 =>  C_56_out, I1 =>  C_57_out, I2 =>  C_58_out, I3 =>  C_59_out, I4 =>  C_60_out, I5 =>  C_61_out, I6 =>  C_62_out, I7 =>  C_63_out); 
C_7_B_5_inst : LUT8 generic map(INIT => "0011111111111111110000000000000011111111111111110000000000000000111111011111110000000010000010111111110011000000000010110011111100000011001010111111110011010000000010110011111111010000010000001111111111111111000000000000000011111111111111010000000000000011") port map( O =>C_7_B_5_out, I0 =>  C_56_out, I1 =>  C_57_out, I2 =>  C_58_out, I3 =>  C_59_out, I4 =>  C_60_out, I5 =>  C_61_out, I6 =>  C_62_out, I7 =>  C_63_out); 
C_7_B_6_inst : LUT8 generic map(INIT => "0000000000000000110000000000000011111111111111111111111111111111000000100000001100000000000000001111110011000000111111111111111100000000000000001111110011010000111111111111111100101111101111110000000000000000000000000000000011111111111111011111111111111111") port map( O =>C_7_B_6_out, I0 =>  C_56_out, I1 =>  C_57_out, I2 =>  C_58_out, I3 =>  C_59_out, I4 =>  C_60_out, I5 =>  C_61_out, I6 =>  C_62_out, I7 =>  C_63_out); 
C_7_B_7_inst : LUT8 generic map(INIT => "0000000000000000110000000000000011111111111111111111111111111111000000000000000000000000000000001111110011000000111111111111111100000000000000001111110011010000111111111111111111111111111111110000000000000000000000000000000011111111111111011111111111111111") port map( O =>C_7_B_7_out, I0 =>  C_56_out, I1 =>  C_57_out, I2 =>  C_58_out, I3 =>  C_59_out, I4 =>  C_60_out, I5 =>  C_61_out, I6 =>  C_62_out, I7 =>  C_63_out); 

C_8_B_0_inst : LUT8 generic map(INIT => "0000110011110111111011110111000011001111111100011111001100010000111100010000100000010000100011110011000000001110000011001110111111101111011100001111000100001000111100110001000000110000000011100001000010001111000011101111011100001100111011111100111101110000") port map( O =>C_8_B_0_out, I0 =>  C_64_out, I1 =>  C_65_out, I2 =>  C_66_out, I3 =>  C_67_out, I4 =>  C_68_out, I5 =>  C_69_out, I6 =>  C_70_out, I7 =>  C_71_out); 
C_8_B_1_inst : LUT8 generic map(INIT => "0000111100000111111100000111111100001111000000011111110000011111000000011111000000011111000011111100000011110000000011110000111100001111100000001111111000001111000000111110000000111111000011111110000011110000000011110000011111110000111100000000111110000000") port map( O =>C_8_B_1_out, I0 =>  C_64_out, I1 =>  C_65_out, I2 =>  C_66_out, I3 =>  C_67_out, I4 =>  C_68_out, I5 =>  C_69_out, I6 =>  C_70_out, I7 =>  C_71_out); 
C_8_B_2_inst : LUT8 generic map(INIT => "0000000000001000111100000111000000000000000011101111000000010000111100011111000011101111111111111111000011110000111111111111111111111111111100000000111111111111111100111111000011001111111111110000111100001111000000000000100000001111000011110000000000001111") port map( O =>C_8_B_2_out, I0 =>  C_64_out, I1 =>  C_65_out, I2 =>  C_66_out, I3 =>  C_67_out, I4 =>  C_68_out, I5 =>  C_69_out, I6 =>  C_70_out, I7 =>  C_71_out); 
C_8_B_3_inst : LUT8 generic map(INIT => "0011110011000011110011001011001100111100110000111100110011010011110011010011001111000011001111001100110000110011110000110011110011000011001100111100001100111100110011110011001111000011001111001100001100111100110000110011110011000011001111001100001100111100") port map( O =>C_8_B_3_out, I0 =>  C_64_out, I1 =>  C_65_out, I2 =>  C_66_out, I3 =>  C_67_out, I4 =>  C_68_out, I5 =>  C_69_out, I6 =>  C_70_out, I7 =>  C_71_out); 
C_8_B_4_inst : LUT8 generic map(INIT => "1010100110010101100101100101101010101001100101011001011001111010100101110101101001101010101010011001011001011010011010101010100101101010101001011001010101010110011010101010010110010101010101101001010101010110011010101010100110010101010101100110101010101001") port map( O =>C_8_B_4_out, I0 =>  C_64_out, I1 =>  C_65_out, I2 =>  C_66_out, I3 =>  C_67_out, I4 =>  C_68_out, I5 =>  C_69_out, I6 =>  C_70_out, I7 =>  C_71_out); 
C_8_B_5_inst : LUT8 generic map(INIT => "0011000100011001000110001001110000110001000110010001100010011100000110011001110010001100110011100001100010011100100011001100111001110011001110010001100110011000011100110011100100011001100110000001100110011000100011001100111000011001100110001000110011001110") port map( O =>C_8_B_5_out, I0 =>  C_64_out, I1 =>  C_65_out, I2 =>  C_66_out, I3 =>  C_67_out, I4 =>  C_68_out, I5 =>  C_69_out, I6 =>  C_70_out, I7 =>  C_71_out); 
C_8_B_6_inst : LUT8 generic map(INIT => "1100000111100001111000001110000011000001111000011110000011100000000111100001111100001111000011110001111100011111000011110000111110000011110000011110000111100000100000111100000111100001111000000001111000011111000011110000111100011110000111110000111100001111") port map( O =>C_8_B_6_out, I0 =>  C_64_out, I1 =>  C_65_out, I2 =>  C_66_out, I3 =>  C_67_out, I4 =>  C_68_out, I5 =>  C_69_out, I6 =>  C_70_out, I7 =>  C_71_out); 
C_8_B_7_inst : LUT8 generic map(INIT => "0000000100000001000000000000000000000001000000010000000000000000000111110001111100001111000011110001111100011111000011110000111100000011000000010000000100000000000000110000000100000001000000000001111100011111000011110000111100011111000111110000111100001111") port map( O =>C_8_B_7_out, I0 =>  C_64_out, I1 =>  C_65_out, I2 =>  C_66_out, I3 =>  C_67_out, I4 =>  C_68_out, I5 =>  C_69_out, I6 =>  C_70_out, I7 =>  C_71_out); 

C_9_B_0_inst : LUT8 generic map(INIT => "0000000000110011000000100011001111111111110111001111111111001100000000100011101100000011001110111111111111001100111111111100110000111011111111110011101111111111110011000000000011001100000000000011111111111111001111111111110111001100000000001100110000000000") port map( O =>C_9_B_0_out, I0 =>  C_72_out, I1 =>  C_73_out, I2 =>  C_74_out, I3 =>  C_75_out, I4 =>  C_76_out, I5 =>  C_77_out, I6 =>  C_78_out, I7 =>  C_79_out); 
C_9_B_1_inst : LUT8 generic map(INIT => "0011110011000011001111001100001100111100111000000011110011110000110000110011110011000011001111001100001100001111110000110000111111000011001111001100001100111100111100001100001111110000110000110011110011000011001111001100000100001111001111000000111100111100") port map( O =>C_9_B_1_out, I0 =>  C_72_out, I1 =>  C_73_out, I2 =>  C_74_out, I3 =>  C_75_out, I4 =>  C_76_out, I5 =>  C_77_out, I6 =>  C_78_out, I7 =>  C_79_out); 
C_9_B_2_inst : LUT8 generic map(INIT => "0110010101011001011001010101100101100101010110100110010101011010010110011001101001011001100110100101100110101010010110011010101001011001100110100101100110011010010110101010011001011010101001101001101010100110100110101010010010101010011001011010101001100101") port map( O =>C_9_B_2_out, I0 =>  C_72_out, I1 =>  C_73_out, I2 =>  C_74_out, I3 =>  C_75_out, I4 =>  C_76_out, I5 =>  C_77_out, I6 =>  C_78_out, I7 =>  C_79_out); 
C_9_B_3_inst : LUT8 generic map(INIT => "0001001111001000111011000011011100010011110010011110110000110110110010000111011000110111100010011100100001100110001101111001100100110111100010011100100001110110001101101001000111001001011011101000100101101110011101101001001110011001111011000110011000010011") port map( O =>C_9_B_3_out, I0 =>  C_72_out, I1 =>  C_73_out, I2 =>  C_74_out, I3 =>  C_75_out, I4 =>  C_76_out, I5 =>  C_77_out, I6 =>  C_78_out, I7 =>  C_79_out); 
C_9_B_4_inst : LUT8 generic map(INIT => "0110100110100001011110100110100101101001101000010111101001101000010111100110100010010110000111100101111001111000100101100001111010010110000111101010000110010111100101110001011010100001100001111110000110000111011010001110100111100001100001010111100001101001") port map( O =>C_9_B_4_out, I0 =>  C_72_out, I1 =>  C_73_out, I2 =>  C_74_out, I3 =>  C_75_out, I4 =>  C_76_out, I5 =>  C_77_out, I6 =>  C_78_out, I7 =>  C_79_out); 
C_9_B_5_inst : LUT8 generic map(INIT => "1011110111000010010000111011110110111101110000100100001110111100100111000100001100101011110111001001110001000011001010111101110011010100001000110011110111010100110101000010101100111101110001001100001000111011101111001100001011000010001110011011110001000010") port map( O =>C_9_B_5_out, I0 =>  C_72_out, I1 =>  C_73_out, I2 =>  C_74_out, I3 =>  C_75_out, I4 =>  C_76_out, I5 =>  C_77_out, I6 =>  C_78_out, I7 =>  C_79_out); 
C_9_B_6_inst : LUT8 generic map(INIT => "0011000100001100011100110011000100110001000011000111001100110000000100001000110000110011000100000001000010001100001100110001000011100111001100111100111011100111111001110011001111001110111101111111001100110011110011111111001111110011001100011100111101110011") port map( O =>C_9_B_6_out, I0 =>  C_72_out, I1 =>  C_73_out, I2 =>  C_74_out, I3 =>  C_75_out, I4 =>  C_76_out, I5 =>  C_77_out, I6 =>  C_78_out, I7 =>  C_79_out); 
C_9_B_7_inst : LUT8 generic map(INIT => "0011000100000000011100110011000100110001000000000111001100110000000100000000000000110011000100000001000000000000001100110001000011110111001100111111111111110111111101110011001111111111111101111111001100110011111111111111001111110011001100011111111101110011") port map( O =>C_9_B_7_out, I0 =>  C_72_out, I1 =>  C_73_out, I2 =>  C_74_out, I3 =>  C_75_out, I4 =>  C_76_out, I5 =>  C_77_out, I6 =>  C_78_out, I7 =>  C_79_out); 


out_fin <= C_0_B_7_out  & C_0_B_6_out  & C_0_B_5_out  & C_0_B_4_out  & C_0_B_3_out  & C_0_B_2_out  & C_0_B_1_out  & C_0_B_0_out  & C_1_B_7_out  & C_1_B_6_out  & C_1_B_5_out  & C_1_B_4_out  & C_1_B_3_out  & C_1_B_2_out  & C_1_B_1_out  & C_1_B_0_out  & C_2_B_7_out  & C_2_B_6_out  & C_2_B_5_out  & C_2_B_4_out  & C_2_B_3_out  & C_2_B_2_out  & C_2_B_1_out  & C_2_B_0_out  & C_3_B_7_out  & C_3_B_6_out  & C_3_B_5_out  & C_3_B_4_out  & C_3_B_3_out  & C_3_B_2_out  & C_3_B_1_out  & C_3_B_0_out  & C_4_B_7_out  & C_4_B_6_out  & C_4_B_5_out  & C_4_B_4_out  & C_4_B_3_out  & C_4_B_2_out  & C_4_B_1_out  & C_4_B_0_out  & C_5_B_7_out  & C_5_B_6_out  & C_5_B_5_out  & C_5_B_4_out  & C_5_B_3_out  & C_5_B_2_out  & C_5_B_1_out  & C_5_B_0_out  & C_6_B_7_out  & C_6_B_6_out  & C_6_B_5_out  & C_6_B_4_out  & C_6_B_3_out  & C_6_B_2_out  & C_6_B_1_out  & C_6_B_0_out  & C_7_B_7_out  & C_7_B_6_out  & C_7_B_5_out  & C_7_B_4_out  & C_7_B_3_out  & C_7_B_2_out  & C_7_B_1_out  & C_7_B_0_out  & C_8_B_7_out  & C_8_B_6_out  & C_8_B_5_out  & C_8_B_4_out  & C_8_B_3_out  & C_8_B_2_out  & C_8_B_1_out  & C_8_B_0_out  & C_9_B_7_out  & C_9_B_6_out  & C_9_B_5_out  & C_9_B_4_out  & C_9_B_3_out  & C_9_B_2_out  & C_9_B_1_out  & C_9_B_0_out ; 

inp_feat <= "01111100101110000100011001010101010010100010110001111010011111010010111000000011";cor_in <= "10111111110000001100000000111111110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010101000000011";cor_in <= "10111111101110011100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010101010100011";cor_in <= "11000001101110011100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111010010111011111100";cor_in <= "01000000110000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111011101000100000011";cor_in <= "10111111010000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110001111010011111010010111000000011";cor_in <= "10111111110000001100000000111111110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111011101000100000011";cor_in <= "10111111010000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111010010111011111100";cor_in <= "01000000110000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "10000011101110000100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111101011111100111111" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101101010010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000000011111010101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110001011100101011101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110110001010000001011111110111101" ; wait for 10 ns; 
inp_feat <= "10000011101110000100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111101011111100111111" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010111010111011";cor_in <= "10110010110000001100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101101010010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000000011111010101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110001011100101011101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110110001010000001011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000100011";cor_in <= "11000000110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110001011100101010101010010100010110010000101011111010010111000111011";cor_in <= "10110000110000001100000010111010110000001011110110101110010000001011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111010010111011111100";cor_in <= "01000000110000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010101101001110000101011111010010111010000100";cor_in <= "00100000110000001100000010111010001111111011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "10000011101110000100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111101011111100111111" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101101010010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000000011111010101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101100000100010111000000011";cor_in <= "10111111110000000100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010101101001110000101011111010010111000000011";cor_in <= "10111111110000001100000010111010001111111011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111010010111011111100";cor_in <= "01000000110000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "10000011101110000100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111101011111100111111" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101101010010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000000011111010101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101111001011101001110000101011111010010111000000011";cor_in <= "10111111110000001100000010111010001111111111111110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101101010010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000000011111010101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "10000011101110000100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111101011111100111111" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101100000100010111000000011";cor_in <= "10111111110000000100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010101101001110000101011111010010111000000011";cor_in <= "10111111110000001100000010111010001111111011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111011101000100000011";cor_in <= "10111111010000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "10000011101110000100011001010101011010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001010110110101110101111101011111100111111" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101101010010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000000011111010101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010101101001110000101011111010010111000000011";cor_in <= "10111111110000001100000010111010001111111011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101101010010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000000011111010101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111010010111011111100";cor_in <= "01000000110000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "10000011101110000100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111101011111100111111" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110001111010011111010010111000000011";cor_in <= "10111111110000001100000000111111110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "00010010101110000100011001010101010010100010110010000101011111011100000100010010";cor_in <= "10101011010000001100000010111010110000001011110110101110101111101011111100011110" ; wait for 10 ns; 
inp_feat <= "01111100101110001011100101011101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110110001010000001011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "10000011101110000100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111101011111100111111" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101100010010110001111010011111010010111000000011";cor_in <= "10111111110000001100000000111111110000000010101110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110001111010011111010010111000000011";cor_in <= "10111111110000001100000000111111110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100101110001011100101011001010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101100010000001011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110001011100101010101011010100010110010000100011111010010111000000011";cor_in <= "10111111110000001100000010111011110000001010110110101110010000001011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101101010010110011000101011111010010111000000011";cor_in <= "10111111110000001100000010110011110000000011111010101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110011000101011111010010111000000011";cor_in <= "10111111110000001100000010110011110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110001011100101011101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110110001010000001011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101101010010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000000011111010101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101011010100010110001111010011111010010111000000011";cor_in <= "10111111110000001100000000111111110000001010110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101100000100010111000000011";cor_in <= "10111111110000000100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111011101000100000011";cor_in <= "10111111010000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101100000100010111000000011";cor_in <= "10111111110000000100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110001111010011111010010111000000011";cor_in <= "10111111110000001100000000111111110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110001011100101011101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110110001010000001011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101101010010110010100101001011010010111000000011";cor_in <= "10111111110000001011011111010100110000000011111010101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111010010111011111100";cor_in <= "01000000110000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101100000100010111000000011";cor_in <= "10111111110000000100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "10000011101110000100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111101011111100111111" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110001111010011111010010111000000011";cor_in <= "10111111110000001100000000111111110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110001111010011111010010111000000011";cor_in <= "10111111110000001100000000111111110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111011101000100000011";cor_in <= "10111111010000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111011101000100000011";cor_in <= "10111111010000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110001011100101010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110010000001011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101100000100010111000000011";cor_in <= "10111111110000000100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101101101010010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000000011111010101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101100000100010111000000011";cor_in <= "10111111110000000100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110001011100101011101010010100010110011001100011111010010111000110011";cor_in <= "10110011110000001100000011000100110000001011110110110001010000001011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "10000011101110000100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111101011111100111111" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001011101010010100010110010000101011111010010111011111100";cor_in <= "01000000110000001100000010111010110000001011110110110001101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110001111010011111010010111000000011";cor_in <= "10111111110000001100000000111111110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100010001110100011001010101010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110110101110101111100110010010111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010101101001110000101011111010010111000000011";cor_in <= "10111111110000001100000010111010001111111011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011010101010010010100010110010000101011111010010111000000011";cor_in <= "10111111110000001100000010111010110000001011110100111100101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111010010111011111100";cor_in <= "01000000110000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110000100011001010101010010100010110010000101011111010010111011111100";cor_in <= "01000000110000001100000010111010110000001011110110101110101111101011111110111101" ; wait for 10 ns; 
inp_feat <= "01111100101110001011100101011101010010100010110010000101011111010010111000011011";cor_in <= "10101111110000001100000010111010110000001011110110110001010000001011111110111101" ; wait for 10 ns; 
