{
  "module_name": "mpc85xx_edac.h",
  "hash_id": "d4291005345f25e692b65a6c6cdd635406c04a85f347bf6cfe7b72169ce1dbd2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/edac/mpc85xx_edac.h",
  "human_readable_source": " \n \n#ifndef _MPC85XX_EDAC_H_\n#define _MPC85XX_EDAC_H_\n\n#define MPC85XX_REVISION \" Ver: 2.0.0\"\n#define EDAC_MOD_STR\t\"MPC85xx_edac\"\n\n#define mpc85xx_printk(level, fmt, arg...) \\\n\tedac_printk(level, \"MPC85xx\", fmt, ##arg)\n\n \n#define MPC85XX_L2_ERRINJHI\t0x0000\n#define MPC85XX_L2_ERRINJLO\t0x0004\n#define MPC85XX_L2_ERRINJCTL\t0x0008\n#define MPC85XX_L2_CAPTDATAHI\t0x0020\n#define MPC85XX_L2_CAPTDATALO\t0x0024\n#define MPC85XX_L2_CAPTECC\t0x0028\n#define MPC85XX_L2_ERRDET\t0x0040\n#define MPC85XX_L2_ERRDIS\t0x0044\n#define MPC85XX_L2_ERRINTEN\t0x0048\n#define MPC85XX_L2_ERRATTR\t0x004c\n#define MPC85XX_L2_ERRADDR\t0x0050\n#define MPC85XX_L2_ERRCTL\t0x0058\n\n \n#define L2_EIE_L2CFGINTEN\t0x1\n#define L2_EIE_SBECCINTEN\t0x4\n#define L2_EIE_MBECCINTEN\t0x8\n#define L2_EIE_TPARINTEN\t0x10\n#define L2_EIE_MASK\t(L2_EIE_L2CFGINTEN | L2_EIE_SBECCINTEN | \\\n\t\t\tL2_EIE_MBECCINTEN | L2_EIE_TPARINTEN)\n\n \n#define L2_EDE_L2CFGERR\t\t0x1\n#define L2_EDE_SBECCERR\t\t0x4\n#define L2_EDE_MBECCERR\t\t0x8\n#define L2_EDE_TPARERR\t\t0x10\n#define L2_EDE_MULL2ERR\t\t0x80000000\n\n#define L2_EDE_CE_MASK\tL2_EDE_SBECCERR\n#define L2_EDE_UE_MASK\t(L2_EDE_L2CFGERR | L2_EDE_MBECCERR | \\\n\t\t\tL2_EDE_TPARERR)\n#define L2_EDE_MASK\t(L2_EDE_L2CFGERR | L2_EDE_SBECCERR | \\\n\t\t\tL2_EDE_MBECCERR | L2_EDE_TPARERR | L2_EDE_MULL2ERR)\n\n \n#define PCI_EDE_TOE\t\t\t0x00000001\n#define PCI_EDE_SCM\t\t\t0x00000002\n#define PCI_EDE_IRMSV\t\t\t0x00000004\n#define PCI_EDE_ORMSV\t\t\t0x00000008\n#define PCI_EDE_OWMSV\t\t\t0x00000010\n#define PCI_EDE_TGT_ABRT\t\t0x00000020\n#define PCI_EDE_MST_ABRT\t\t0x00000040\n#define PCI_EDE_TGT_PERR\t\t0x00000080\n#define PCI_EDE_MST_PERR\t\t0x00000100\n#define PCI_EDE_RCVD_SERR\t\t0x00000200\n#define PCI_EDE_ADDR_PERR\t\t0x00000400\n#define PCI_EDE_MULTI_ERR\t\t0x80000000\n\n#define PCI_EDE_PERR_MASK\t(PCI_EDE_TGT_PERR | PCI_EDE_MST_PERR | \\\n\t\t\t\tPCI_EDE_ADDR_PERR)\n\n#define MPC85XX_PCI_ERR_DR\t\t0x0000\n#define MPC85XX_PCI_ERR_CAP_DR\t\t0x0004\n#define MPC85XX_PCI_ERR_EN\t\t0x0008\n#define   PEX_ERR_ICCAIE_EN_BIT\t\t0x00020000\n#define MPC85XX_PCI_ERR_ATTRIB\t\t0x000c\n#define MPC85XX_PCI_ERR_ADDR\t\t0x0010\n#define   PEX_ERR_ICCAD_DISR_BIT\t0x00020000\n#define MPC85XX_PCI_ERR_EXT_ADDR\t0x0014\n#define MPC85XX_PCI_ERR_DL\t\t0x0018\n#define MPC85XX_PCI_ERR_DH\t\t0x001c\n#define MPC85XX_PCI_GAS_TIMR\t\t0x0020\n#define MPC85XX_PCI_PCIX_TIMR\t\t0x0024\n#define MPC85XX_PCIE_ERR_CAP_R0\t\t0x0028\n#define MPC85XX_PCIE_ERR_CAP_R1\t\t0x002c\n#define MPC85XX_PCIE_ERR_CAP_R2\t\t0x0030\n#define MPC85XX_PCIE_ERR_CAP_R3\t\t0x0034\n\nstruct mpc85xx_l2_pdata {\n\tchar *name;\n\tint edac_idx;\n\tvoid __iomem *l2_vbase;\n\tint irq;\n};\n\nstruct mpc85xx_pci_pdata {\n\tchar *name;\n\tbool is_pcie;\n\tint edac_idx;\n\tvoid __iomem *pci_vbase;\n\tint irq;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}