$date
	Thu Dec 21 20:25:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module moore_test $end
$var wire 1 ! op $end
$var reg 1 " clk $end
$var reg 1 # ip $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # ip $end
$var wire 1 ! op $end
$var wire 1 $ reset $end
$var reg 1 % ns $end
$var reg 1 & ps $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
x%
0$
x#
0"
0!
$end
#10
x!
x&
1"
#20
0"
1#
#30
1"
#40
0"
0#
#50
1"
#60
1!
1&
0"
1$
#62
0$
#70
0%
x!
x&
1"
#80
0"
#82
1#
#90
x%
0!
0&
1"
#100
0"
#102
0#
#110
1%
x!
x&
1"
#120
0"
#122
