$date
	Thu Jun 12 21:40:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates4_tb $end
$var wire 1 ! _out_and $end
$var wire 1 " _out_or $end
$var wire 1 # _out_xor $end
$var wire 1 $ out_xor $end
$var wire 1 % out_or $end
$var wire 1 & out_and $end
$var reg 5 ' in [4:0] $end
$scope module dut $end
$var wire 4 ( in [3:0] $end
$var wire 1 & out_and $end
$var wire 1 % out_or $end
$var wire 1 $ out_xor $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
0&
0%
0$
0#
0"
0!
$end
#5000
1%
1$
1"
1#
b1 (
b1 '
#10000
b10 (
b10 '
#15000
0$
0#
b11 (
b11 '
#20000
1$
1#
b100 (
b100 '
#25000
0$
0#
b101 (
b101 '
#30000
b110 (
b110 '
#35000
1$
1#
b111 (
b111 '
#40000
0&
1$
0!
1#
b1000 (
b1000 '
#45000
0$
0#
b1001 (
b1001 '
#50000
b1010 (
b1010 '
#55000
1$
1#
b1011 (
b1011 '
#60000
0&
0$
0!
0#
b1100 (
b1100 '
#65000
1$
1#
b1101 (
b1101 '
#70000
b1110 (
b1110 '
#75000
1&
0$
1!
0#
b1111 (
b1111 '
#80000
0%
0"
0&
0$
0!
0#
b0 (
b10000 '
