<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synlog\sccb_design_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>325.6 MHz</data>
<data>6.928</data>
</row>
<row>
<data>clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock</data>
<data>100.0 MHz</data>
<data>126.4 MHz</data>
<data>1.045</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>895.2 MHz</data>
<data>8.883</data>
</row>
</report_table>
