{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 20:13:22 2022 " "Info: Processing started: Wed Nov 02 20:13:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullAdder8Bit_BeachWilliam -c FullAdder8Bit_BeachWilliam --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder8Bit_BeachWilliam -c FullAdder8Bit_BeachWilliam --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bit_beachwilliam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder4bit_beachwilliam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder4bit_BeachWilliam-LogicFunc " "Info: Found design unit 1: fullAdder4bit_BeachWilliam-LogicFunc" {  } { { "FullAdder4Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder4Bit_BeachWilliam.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder4bit_BeachWilliam " "Info: Found entity 1: fullAdder4bit_BeachWilliam" {  } { { "FullAdder4Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder4Bit_BeachWilliam.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bitbeachwilliam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder_1bitbeachwilliam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_1BitBeachWilliam-LogicFunc " "Info: Found design unit 1: FullAdder_1BitBeachWilliam-LogicFunc" {  } { { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1BitBeachWilliam " "Info: Found entity 1: FullAdder_1BitBeachWilliam" {  } { { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladderpackage.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file fulladderpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdderPackage " "Info: Found design unit 1: fullAdderPackage" {  } { { "fullAdderPackage.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/fullAdderPackage.vhd" 3 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder_beachwilliam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file halfadder_beachwilliam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder_BeachWilliam-LogicFunc " "Info: Found design unit 1: HalfAdder_BeachWilliam-LogicFunc" {  } { { "HalfAdder_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/HalfAdder_BeachWilliam.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder_BeachWilliam " "Info: Found entity 1: HalfAdder_BeachWilliam" {  } { { "HalfAdder_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/HalfAdder_BeachWilliam.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder8bit_beachwilliam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder8bit_beachwilliam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder8Bit_BeachWilliam-LogicFunc " "Info: Found design unit 1: fullAdder8Bit_BeachWilliam-LogicFunc" {  } { { "FullAdder8Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder8Bit_BeachWilliam.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder8Bit_BeachWilliam " "Info: Found entity 1: fullAdder8Bit_BeachWilliam" {  } { { "FullAdder8Bit_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder8Bit_BeachWilliam.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FullAdder8Bit_BeachWilliam " "Info: Elaborating entity \"FullAdder8Bit_BeachWilliam\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder4bit_BeachWilliam fullAdder4bit_BeachWilliam:adder1 " "Info: Elaborating entity \"fullAdder4bit_BeachWilliam\" for hierarchy \"fullAdder4bit_BeachWilliam:adder1\"" {  } { { "FullAdder8Bit_BeachWilliam.vhd" "adder1" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder8Bit_BeachWilliam.vhd" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_1BitBeachWilliam fullAdder4bit_BeachWilliam:adder1\|FullAdder_1BitBeachWilliam:adder1 " "Info: Elaborating entity \"FullAdder_1BitBeachWilliam\" for hierarchy \"fullAdder4bit_BeachWilliam:adder1\|FullAdder_1BitBeachWilliam:adder1\"" {  } { { "FullAdder4Bit_BeachWilliam.vhd" "adder1" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder4Bit_BeachWilliam.vhd" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 20:13:24 2022 " "Info: Processing ended: Wed Nov 02 20:13:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
