Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ab9ed399701f43b9a54446d8a627f6f6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_func_synth xil_defaultlib.Top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(1,9,1,7,1,4)\]
Compiling architecture structure of entity xil_defaultlib.top
Built simulation snapshot Top_func_synth
