Timing Analyzer report for pong_main
Tue Jul 16 15:43:01 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'clock'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clock'
 23. Slow 1200mV 0C Model Hold: 'clock'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clock'
 31. Fast 1200mV 0C Model Hold: 'clock'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pong_main                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; pong_main.sdc ; OK     ; Tue Jul 16 15:42:58 2024 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clock      ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 72.48 MHz ; 72.48 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clock ; 6.204 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.432 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clock ; 9.595 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                          ;
+-------+---------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.204 ; vga_sync:vga_sync_unit|h_count_reg[4]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.722     ;
; 6.249 ; vga_sync:vga_sync_unit|h_count_reg[0]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.677     ;
; 6.328 ; vga_sync:vga_sync_unit|v_count_reg[9]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.082     ; 13.591     ;
; 6.342 ; vga_sync:vga_sync_unit|h_count_reg[4]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.584     ;
; 6.355 ; vga_sync:vga_sync_unit|h_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.571     ;
; 6.387 ; vga_sync:vga_sync_unit|h_count_reg[0]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.539     ;
; 6.471 ; vga_sync:vga_sync_unit|v_count_reg[9]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.082     ; 13.448     ;
; 6.491 ; vga_sync:vga_sync_unit|h_count_reg[4]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.435     ;
; 6.493 ; vga_sync:vga_sync_unit|h_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.433     ;
; 6.500 ; vga_sync:vga_sync_unit|h_count_reg[1]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.426     ;
; 6.518 ; vga_sync:vga_sync_unit|h_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.408     ;
; 6.536 ; vga_sync:vga_sync_unit|h_count_reg[0]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.390     ;
; 6.625 ; vga_sync:vga_sync_unit|v_count_reg[9]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.082     ; 13.294     ;
; 6.628 ; vga_sync:vga_sync_unit|h_count_reg[2]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.298     ;
; 6.638 ; vga_sync:vga_sync_unit|h_count_reg[1]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.288     ;
; 6.642 ; vga_sync:vga_sync_unit|h_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.284     ;
; 6.656 ; vga_sync:vga_sync_unit|h_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.270     ;
; 6.766 ; vga_sync:vga_sync_unit|h_count_reg[2]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.160     ;
; 6.787 ; vga_sync:vga_sync_unit|h_count_reg[1]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.139     ;
; 6.789 ; vga_sync:vga_sync_unit|h_count_reg[3]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.137     ;
; 6.805 ; vga_sync:vga_sync_unit|h_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.121     ;
; 6.875 ; vga_sync:vga_sync_unit|v_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.082     ; 13.044     ;
; 6.915 ; vga_sync:vga_sync_unit|h_count_reg[2]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.011     ;
; 6.918 ; vga_sync:vga_sync_unit|h_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.075     ; 13.008     ;
; 6.927 ; vga_sync:vga_sync_unit|h_count_reg[3]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.075     ; 12.999     ;
; 7.013 ; vga_sync:vga_sync_unit|v_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.906     ;
; 7.024 ; vga_sync:vga_sync_unit|v_count_reg[8]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.895     ;
; 7.060 ; vga_sync:vga_sync_unit|h_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.075     ; 12.866     ;
; 7.076 ; vga_sync:vga_sync_unit|h_count_reg[3]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.075     ; 12.850     ;
; 7.115 ; vga_sync:vga_sync_unit|v_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.804     ;
; 7.162 ; vga_sync:vga_sync_unit|v_count_reg[8]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.757     ;
; 7.162 ; vga_sync:vga_sync_unit|v_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.757     ;
; 7.209 ; vga_sync:vga_sync_unit|h_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.075     ; 12.717     ;
; 7.258 ; vga_sync:vga_sync_unit|v_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.661     ;
; 7.311 ; vga_sync:vga_sync_unit|v_count_reg[8]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.608     ;
; 7.364 ; vga_sync:vga_sync_unit|v_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.555     ;
; 7.412 ; vga_sync:vga_sync_unit|v_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.507     ;
; 7.429 ; vga_sync:vga_sync_unit|v_count_reg[2]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.490     ;
; 7.432 ; vga_sync:vga_sync_unit|v_count_reg[4]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.487     ;
; 7.497 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[3] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.412     ;
; 7.497 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[5] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.412     ;
; 7.497 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[7] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.412     ;
; 7.497 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[6] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.412     ;
; 7.497 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[4] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.412     ;
; 7.497 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[2] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.412     ;
; 7.497 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[1] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.412     ;
; 7.497 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[0] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.412     ;
; 7.499 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|y_reg[5]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.422     ;
; 7.499 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|y_reg[6]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.422     ;
; 7.502 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[3] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.407     ;
; 7.502 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[5] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.407     ;
; 7.502 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[7] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.407     ;
; 7.502 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[6] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.407     ;
; 7.502 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[4] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.407     ;
; 7.502 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[2] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.407     ;
; 7.502 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[1] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.407     ;
; 7.502 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[0] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.407     ;
; 7.507 ; vga_sync:vga_sync_unit|v_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.412     ;
; 7.526 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|x_reg[1]                   ; clock        ; clock       ; 20.000       ; -0.079     ; 12.396     ;
; 7.559 ; vga_sync:vga_sync_unit|h_count_reg[8]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.075     ; 12.367     ;
; 7.560 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|y_reg[4]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.361     ;
; 7.561 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|y_reg[8]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.360     ;
; 7.572 ; vga_sync:vga_sync_unit|v_count_reg[2]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.347     ;
; 7.575 ; vga_sync:vga_sync_unit|v_count_reg[4]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.344     ;
; 7.582 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|x_reg[4]                   ; clock        ; clock       ; 20.000       ; -0.081     ; 12.338     ;
; 7.582 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|x_reg[8]                   ; clock        ; clock       ; 20.000       ; -0.081     ; 12.338     ;
; 7.590 ; paddle_logic:left_paddle_module|y_reg[3]    ; ball_logic:ball_module|y_reg[5]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.331     ;
; 7.590 ; paddle_logic:left_paddle_module|y_reg[3]    ; ball_logic:ball_module|y_reg[6]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.331     ;
; 7.591 ; paddle_logic:left_paddle_module|y_reg[2]    ; ball_logic:ball_module|y_reg[5]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.330     ;
; 7.591 ; paddle_logic:left_paddle_module|y_reg[2]    ; ball_logic:ball_module|y_reg[6]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.330     ;
; 7.618 ; paddle_logic:left_paddle_module|y_reg[2]    ; ball_logic:ball_module|x_reg[1]                   ; clock        ; clock       ; 20.000       ; -0.079     ; 12.304     ;
; 7.644 ; paddle_logic:left_paddle_module|y_reg[3]    ; ball_logic:ball_module|x_reg[4]                   ; clock        ; clock       ; 20.000       ; -0.081     ; 12.276     ;
; 7.644 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|x_reg[7]                   ; clock        ; clock       ; 20.000       ; -0.081     ; 12.276     ;
; 7.644 ; paddle_logic:left_paddle_module|y_reg[3]    ; ball_logic:ball_module|x_reg[8]                   ; clock        ; clock       ; 20.000       ; -0.081     ; 12.276     ;
; 7.645 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|x_reg[6]                   ; clock        ; clock       ; 20.000       ; -0.081     ; 12.275     ;
; 7.648 ; paddle_logic:left_paddle_module|y_reg[3]    ; ball_logic:ball_module|y_reg[4]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.273     ;
; 7.648 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[3] ; clock        ; clock       ; 20.000       ; -0.097     ; 12.256     ;
; 7.648 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[5] ; clock        ; clock       ; 20.000       ; -0.097     ; 12.256     ;
; 7.648 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[7] ; clock        ; clock       ; 20.000       ; -0.097     ; 12.256     ;
; 7.648 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[6] ; clock        ; clock       ; 20.000       ; -0.097     ; 12.256     ;
; 7.648 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[4] ; clock        ; clock       ; 20.000       ; -0.097     ; 12.256     ;
; 7.648 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[2] ; clock        ; clock       ; 20.000       ; -0.097     ; 12.256     ;
; 7.648 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[1] ; clock        ; clock       ; 20.000       ; -0.097     ; 12.256     ;
; 7.648 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[0] ; clock        ; clock       ; 20.000       ; -0.097     ; 12.256     ;
; 7.650 ; paddle_logic:left_paddle_module|y_reg[3]    ; ball_logic:ball_module|y_reg[8]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.271     ;
; 7.652 ; paddle_logic:left_paddle_module|y_reg[2]    ; ball_logic:ball_module|y_reg[4]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.269     ;
; 7.653 ; paddle_logic:left_paddle_module|y_reg[2]    ; ball_logic:ball_module|y_reg[8]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.268     ;
; 7.661 ; vga_sync:vga_sync_unit|v_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.082     ; 12.258     ;
; 7.674 ; paddle_logic:left_paddle_module|y_reg[2]    ; ball_logic:ball_module|x_reg[4]                   ; clock        ; clock       ; 20.000       ; -0.081     ; 12.246     ;
; 7.674 ; paddle_logic:left_paddle_module|y_reg[2]    ; ball_logic:ball_module|x_reg[8]                   ; clock        ; clock       ; 20.000       ; -0.081     ; 12.246     ;
; 7.677 ; paddle_logic:left_paddle_module|y_reg[4]    ; ball_logic:ball_module|y_reg[5]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.244     ;
; 7.677 ; paddle_logic:left_paddle_module|y_reg[4]    ; ball_logic:ball_module|y_reg[6]                   ; clock        ; clock       ; 20.000       ; -0.080     ; 12.244     ;
; 7.697 ; vga_sync:vga_sync_unit|h_count_reg[8]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.075     ; 12.229     ;
; 7.698 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[3] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.211     ;
; 7.698 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[5] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.211     ;
; 7.698 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[7] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.211     ;
; 7.698 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[6] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.211     ;
; 7.698 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[4] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.211     ;
; 7.698 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[2] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.211     ;
; 7.698 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[1] ; clock        ; clock       ; 20.000       ; -0.092     ; 12.211     ;
+-------+---------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[0]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.482      ; 1.168      ;
; 0.434 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[12] ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.481      ; 1.169      ;
; 0.449 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[2]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.481      ; 1.184      ;
; 0.452 ; sound:sound_module|buzz_reg                        ; sound:sound_module|buzz_reg                                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; score_logic:scores_calculator|shift2_reg[2]        ; score_logic:scores_calculator|shift2_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; game_config:game_config_module|state.ST_END        ; game_config:game_config_module|state.ST_END                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|state.ST_IDLE                                                                           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_START                                                                          ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|x_reg[5]                    ; ball_logic:ball_module|x_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|x_reg[9]                    ; ball_logic:ball_module|x_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|x_reg[4]                    ; ball_logic:ball_module|x_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|x_reg[6]                    ; ball_logic:ball_module|x_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|x_reg[7]                    ; ball_logic:ball_module|x_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|x_reg[8]                    ; ball_logic:ball_module|x_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|y_reg[5]                    ; ball_logic:ball_module|y_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|y_reg[6]                    ; ball_logic:ball_module|y_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|y_reg[7]                    ; ball_logic:ball_module|y_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|y_reg[8]                    ; ball_logic:ball_module|y_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|y_reg[9]                    ; ball_logic:ball_module|y_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ball_logic:ball_module|y_reg[4]                    ; ball_logic:ball_module|y_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; collision_logic:collision_module|paddle_reg[0]     ; collision_logic:collision_module|paddle_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; collision_logic:collision_module|direct_reg[0]     ; collision_logic:collision_module|direct_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; score_logic:scores_calculator|state.ST_CALC        ; score_logic:scores_calculator|state.ST_CALC                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; score_logic:scores_calculator|cnt_reg[2]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|cnt_reg[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; button_logic:up_button_module|btn_o_reg            ; button_logic:up_button_module|btn_o_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; button_logic:up_button_module|state.ST_IDLE        ; button_logic:up_button_module|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; button_logic:up_button_module|state.ST_RELEASE     ; button_logic:up_button_module|state.ST_RELEASE                                                                         ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; button_logic:up_button_module|state.ST_PRESS       ; button_logic:up_button_module|state.ST_PRESS                                                                           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; game_board:game_board_module|toggle_reg            ; game_board:game_board_module|toggle_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; score_logic:scores_calculator|shift2_reg[6]        ; score_logic:scores_calculator|shift2_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; score_logic:scores_calculator|shift1_reg[6]        ; score_logic:scores_calculator|shift1_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; score_logic:scores_calculator|shift1_reg[2]        ; score_logic:scores_calculator|shift1_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bitmap_generator:game_menu_bitmap_gen|state        ; bitmap_generator:game_menu_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bitmap_generator:game_over_bitmap_gen|state        ; bitmap_generator:game_over_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; collision_logic:collision_module|direct_reg[1]     ; collision_logic:collision_module|direct_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; collision_logic:collision_module|paddle_reg[1]     ; collision_logic:collision_module|paddle_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; auto_control:auto_control_module|index_reg[2]      ; auto_control:auto_control_module|index_reg[2]                                                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; auto_control:auto_control_module|index_reg[1]      ; auto_control:auto_control_module|index_reg[1]                                                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; auto_control:auto_control_module|index_reg[0]      ; auto_control:auto_control_module|index_reg[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:down_button_module|btn_o_reg          ; button_logic:down_button_module|btn_o_reg                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:down_button_module|state.ST_RELEASE   ; button_logic:down_button_module|state.ST_RELEASE                                                                       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:down_button_module|state.ST_PRESS     ; button_logic:down_button_module|state.ST_PRESS                                                                         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:down_button_module|state.ST_IDLE      ; button_logic:down_button_module|state.ST_IDLE                                                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.455 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[3]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.483      ; 1.192      ;
; 0.456 ; bitmap_generator:game_over_bitmap_gen|addr_reg[4]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.474      ; 1.184      ;
; 0.458 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[1]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.481      ; 1.193      ;
; 0.459 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[3]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.481      ; 1.194      ;
; 0.464 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|shift2_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; sound:sound_module|state                           ; sound:sound_module|state                                                                                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[0]                                                                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; score_logic:scores_calculator|shift1_reg[1]        ; score_logic:scores_calculator|shift1_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; vga_sync:vga_sync_unit|mod2_reg                    ; vga_sync:vga_sync_unit|mod2_reg                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.758      ;
; 0.471 ; bitmap_generator:game_over_bitmap_gen|addr_reg[2]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.474      ; 1.199      ;
; 0.471 ; bitmap_generator:game_over_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.474      ; 1.199      ;
; 0.473 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.480      ; 1.207      ;
; 0.478 ; bitmap_generator:game_over_bitmap_gen|addr_reg[7]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.475      ; 1.207      ;
; 0.480 ; bitmap_generator:game_over_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.474      ; 1.208      ;
; 0.486 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[10] ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.482      ; 1.222      ;
; 0.491 ; bitmap_generator:game_over_bitmap_gen|addr_reg[1]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.474      ; 1.219      ;
; 0.491 ; bitmap_generator:game_over_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.474      ; 1.219      ;
; 0.494 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|game_menu_reg                                                                           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.788      ;
; 0.494 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|state.ST_START                                                                          ; clock        ; clock       ; 0.000        ; 0.082      ; 0.788      ;
; 0.495 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.483      ; 1.232      ;
; 0.497 ; score_logic:scores_calculator|shift2_reg[4]        ; score_logic:scores_calculator|shift2_reg[5]                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.790      ;
; 0.497 ; score_logic:scores_calculator|shift1_reg[4]        ; score_logic:scores_calculator|shift1_reg[5]                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.790      ;
; 0.498 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|shift2_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.792      ;
; 0.498 ; score_logic:scores_calculator|shift1_reg[5]        ; score_logic:scores_calculator|shift1_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.791      ;
; 0.499 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.479      ; 1.232      ;
; 0.499 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; score_logic:scores_calculator|bin1_reg[6]          ; score_logic:scores_calculator|bin1_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|shift2_reg[3]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; score_logic:scores_calculator|bin2_reg[0]          ; score_logic:scores_calculator|bin2_reg[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.483      ; 1.238      ;
; 0.503 ; bitmap_generator:game_over_bitmap_gen|addr_reg[7]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.460      ; 1.217      ;
; 0.503 ; bitmap_generator:game_over_bitmap_gen|addr_reg[12] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.474      ; 1.231      ;
; 0.504 ; bitmap_generator:game_over_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.474      ; 1.232      ;
; 0.504 ; bitmap_generator:game_over_bitmap_gen|addr_reg[12] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.480      ; 1.238      ;
; 0.506 ; score_logic:scores_calculator|score2_reg[0]        ; score_logic:scores_calculator|bin2_reg[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.800      ;
; 0.509 ; score_logic:scores_calculator|bin2_reg[7]          ; score_logic:scores_calculator|shift2_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.803      ;
; 0.511 ; score_logic:scores_calculator|score1_reg[0]        ; score_logic:scores_calculator|bin1_reg[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.805      ;
; 0.511 ; button_logic:up_button_module|state.ST_RELEASE     ; button_logic:up_button_module|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.805      ;
; 0.512 ; bitmap_generator:game_over_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.469      ; 1.235      ;
; 0.513 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.474      ; 1.241      ;
; 0.514 ; score_logic:scores_calculator|score2_reg[4]        ; score_logic:scores_calculator|bin2_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.808      ;
; 0.514 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|state.ST_DONE                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.808      ;
; 0.515 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.474      ; 1.243      ;
; 0.516 ; score_logic:scores_calculator|score1_reg[3]        ; score_logic:scores_calculator|bin1_reg[3]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; bitmap_generator:game_over_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.479      ; 1.250      ;
; 0.518 ; score_logic:scores_calculator|shift1_reg[1]        ; score_logic:scores_calculator|shift1_reg[3]                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.811      ;
; 0.518 ; score_logic:scores_calculator|score1_reg[1]        ; score_logic:scores_calculator|bin1_reg[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.812      ;
; 0.518 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.460      ; 1.232      ;
; 0.519 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_IDLE                                                                           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.813      ;
; 0.520 ; bitmap_generator:game_over_bitmap_gen|addr_reg[10] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.479      ; 1.253      ;
; 0.520 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|start_reg                                                                               ; clock        ; clock       ; 0.000        ; 0.082      ; 0.814      ;
; 0.520 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_END                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.814      ;
; 0.522 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.474      ; 1.250      ;
; 0.522 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.475      ; 1.251      ;
; 0.525 ; button_logic:down_button_module|state.ST_IDLE      ; button_logic:down_button_module|btn_o_reg                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.818      ;
; 0.527 ; bitmap_generator:game_over_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.480      ; 1.261      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 77.81 MHz ; 77.81 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 7.148 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clock ; 9.597 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                           ;
+-------+---------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.148 ; vga_sync:vga_sync_unit|h_count_reg[4]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.786     ;
; 7.259 ; vga_sync:vga_sync_unit|h_count_reg[4]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.675     ;
; 7.264 ; vga_sync:vga_sync_unit|h_count_reg[0]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.670     ;
; 7.318 ; vga_sync:vga_sync_unit|v_count_reg[9]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.072     ; 12.612     ;
; 7.353 ; vga_sync:vga_sync_unit|h_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.581     ;
; 7.375 ; vga_sync:vga_sync_unit|h_count_reg[0]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.559     ;
; 7.398 ; vga_sync:vga_sync_unit|h_count_reg[4]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.536     ;
; 7.455 ; vga_sync:vga_sync_unit|v_count_reg[9]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.072     ; 12.475     ;
; 7.464 ; vga_sync:vga_sync_unit|h_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.470     ;
; 7.490 ; vga_sync:vga_sync_unit|h_count_reg[1]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.444     ;
; 7.498 ; vga_sync:vga_sync_unit|h_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.436     ;
; 7.514 ; vga_sync:vga_sync_unit|h_count_reg[0]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.420     ;
; 7.600 ; vga_sync:vga_sync_unit|v_count_reg[9]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.072     ; 12.330     ;
; 7.601 ; vga_sync:vga_sync_unit|h_count_reg[1]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.333     ;
; 7.603 ; vga_sync:vga_sync_unit|h_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.331     ;
; 7.609 ; vga_sync:vga_sync_unit|h_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.325     ;
; 7.618 ; vga_sync:vga_sync_unit|h_count_reg[2]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.316     ;
; 7.682 ; vga_sync:vga_sync_unit|h_count_reg[3]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.252     ;
; 7.729 ; vga_sync:vga_sync_unit|h_count_reg[2]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.205     ;
; 7.740 ; vga_sync:vga_sync_unit|h_count_reg[1]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.194     ;
; 7.748 ; vga_sync:vga_sync_unit|h_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.186     ;
; 7.793 ; vga_sync:vga_sync_unit|h_count_reg[3]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.141     ;
; 7.826 ; vga_sync:vga_sync_unit|v_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.072     ; 12.104     ;
; 7.868 ; vga_sync:vga_sync_unit|h_count_reg[2]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.066     ;
; 7.892 ; vga_sync:vga_sync_unit|h_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.042     ;
; 7.932 ; vga_sync:vga_sync_unit|h_count_reg[3]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.068     ; 12.002     ;
; 7.937 ; vga_sync:vga_sync_unit|v_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.993     ;
; 7.967 ; vga_sync:vga_sync_unit|v_count_reg[8]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.963     ;
; 8.003 ; vga_sync:vga_sync_unit|v_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.927     ;
; 8.003 ; vga_sync:vga_sync_unit|h_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.068     ; 11.931     ;
; 8.076 ; vga_sync:vga_sync_unit|v_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.854     ;
; 8.078 ; vga_sync:vga_sync_unit|v_count_reg[8]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.852     ;
; 8.140 ; vga_sync:vga_sync_unit|v_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.790     ;
; 8.142 ; vga_sync:vga_sync_unit|h_count_reg[7]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.068     ; 11.792     ;
; 8.217 ; vga_sync:vga_sync_unit|v_count_reg[8]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.713     ;
; 8.264 ; vga_sync:vga_sync_unit|v_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.666     ;
; 8.285 ; vga_sync:vga_sync_unit|v_count_reg[6]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.645     ;
; 8.322 ; vga_sync:vga_sync_unit|h_count_reg[8]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.068     ; 11.612     ;
; 8.333 ; vga_sync:vga_sync_unit|v_count_reg[2]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.597     ;
; 8.340 ; vga_sync:vga_sync_unit|v_count_reg[4]       ; vga_graphics:graph_generator|rgb_reg[1]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.590     ;
; 8.342 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[3] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.575     ;
; 8.342 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[5] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.575     ;
; 8.342 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[7] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.575     ;
; 8.342 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[6] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.575     ;
; 8.342 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[4] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.575     ;
; 8.342 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[2] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.575     ;
; 8.342 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[1] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.575     ;
; 8.342 ; score_logic:scores_calculator|score1_reg[6] ; bitmap_generator:game_over_bitmap_gen|addr_reg[0] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.575     ;
; 8.347 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[3] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.570     ;
; 8.347 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[5] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.570     ;
; 8.347 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[7] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.570     ;
; 8.347 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[6] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.570     ;
; 8.347 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[4] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.570     ;
; 8.347 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[2] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.570     ;
; 8.347 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[1] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.570     ;
; 8.347 ; score_logic:scores_calculator|score1_reg[4] ; bitmap_generator:game_over_bitmap_gen|addr_reg[0] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.570     ;
; 8.401 ; vga_sync:vga_sync_unit|v_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.529     ;
; 8.420 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[3] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.493     ;
; 8.420 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[5] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.493     ;
; 8.420 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[7] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.493     ;
; 8.420 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[6] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.493     ;
; 8.420 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[4] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.493     ;
; 8.420 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[2] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.493     ;
; 8.420 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[1] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.493     ;
; 8.420 ; score_logic:scores_calculator|score2_reg[3] ; bitmap_generator:game_over_bitmap_gen|addr_reg[0] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.493     ;
; 8.433 ; vga_sync:vga_sync_unit|h_count_reg[8]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.068     ; 11.501     ;
; 8.470 ; vga_sync:vga_sync_unit|v_count_reg[2]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.460     ;
; 8.477 ; vga_sync:vga_sync_unit|v_count_reg[4]       ; vga_graphics:graph_generator|rgb_reg[2]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.453     ;
; 8.513 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[3] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.404     ;
; 8.513 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[5] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.404     ;
; 8.513 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[7] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.404     ;
; 8.513 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[6] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.404     ;
; 8.513 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[4] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.404     ;
; 8.513 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[2] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.404     ;
; 8.513 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[1] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.404     ;
; 8.513 ; score_logic:scores_calculator|score1_reg[5] ; bitmap_generator:game_over_bitmap_gen|addr_reg[0] ; clock        ; clock       ; 20.000       ; -0.085     ; 11.404     ;
; 8.546 ; vga_sync:vga_sync_unit|v_count_reg[5]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.384     ;
; 8.560 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|y_reg[6]                   ; clock        ; clock       ; 20.000       ; -0.066     ; 11.376     ;
; 8.561 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|y_reg[5]                   ; clock        ; clock       ; 20.000       ; -0.066     ; 11.375     ;
; 8.588 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|x_reg[1]                   ; clock        ; clock       ; 20.000       ; -0.065     ; 11.349     ;
; 8.606 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|x_reg[4]                   ; clock        ; clock       ; 20.000       ; -0.069     ; 11.327     ;
; 8.606 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|x_reg[8]                   ; clock        ; clock       ; 20.000       ; -0.069     ; 11.327     ;
; 8.613 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|y_reg[4]                   ; clock        ; clock       ; 20.000       ; -0.066     ; 11.323     ;
; 8.614 ; paddle_logic:left_paddle_module|y_reg[1]    ; ball_logic:ball_module|y_reg[8]                   ; clock        ; clock       ; 20.000       ; -0.066     ; 11.322     ;
; 8.615 ; vga_sync:vga_sync_unit|v_count_reg[2]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.315     ;
; 8.617 ; paddle_logic:left_paddle_module|y_reg[0]    ; ball_logic:ball_module|y_reg[5]                   ; clock        ; clock       ; 20.000       ; -0.066     ; 11.319     ;
; 8.617 ; paddle_logic:left_paddle_module|y_reg[0]    ; ball_logic:ball_module|y_reg[6]                   ; clock        ; clock       ; 20.000       ; -0.066     ; 11.319     ;
; 8.622 ; vga_sync:vga_sync_unit|v_count_reg[4]       ; vga_graphics:graph_generator|rgb_reg[0]           ; clock        ; clock       ; 20.000       ; -0.072     ; 11.308     ;
; 8.624 ; paddle_logic:right_paddle_module|y_reg[3]   ; collision_logic:collision_module|direct_reg[2]    ; clock        ; clock       ; 20.000       ; -0.049     ; 11.329     ;
; 8.625 ; paddle_logic:left_paddle_module|y_reg[6]    ; ball_logic:ball_module|y_reg[6]                   ; clock        ; clock       ; 20.000       ; -0.066     ; 11.311     ;
; 8.626 ; paddle_logic:left_paddle_module|y_reg[6]    ; ball_logic:ball_module|y_reg[5]                   ; clock        ; clock       ; 20.000       ; -0.066     ; 11.310     ;
; 8.627 ; paddle_logic:left_paddle_module|y_reg[3]    ; ball_logic:ball_module|y_reg[5]                   ; clock        ; clock       ; 20.000       ; -0.066     ; 11.309     ;
; 8.627 ; paddle_logic:left_paddle_module|y_reg[3]    ; ball_logic:ball_module|y_reg[6]                   ; clock        ; clock       ; 20.000       ; -0.066     ; 11.309     ;
; 8.632 ; score_logic:scores_calculator|score2_reg[1] ; bitmap_generator:game_over_bitmap_gen|addr_reg[3] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.281     ;
; 8.632 ; score_logic:scores_calculator|score2_reg[1] ; bitmap_generator:game_over_bitmap_gen|addr_reg[5] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.281     ;
; 8.632 ; score_logic:scores_calculator|score2_reg[1] ; bitmap_generator:game_over_bitmap_gen|addr_reg[7] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.281     ;
; 8.632 ; score_logic:scores_calculator|score2_reg[1] ; bitmap_generator:game_over_bitmap_gen|addr_reg[6] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.281     ;
; 8.632 ; score_logic:scores_calculator|score2_reg[1] ; bitmap_generator:game_over_bitmap_gen|addr_reg[4] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.281     ;
; 8.632 ; score_logic:scores_calculator|score2_reg[1] ; bitmap_generator:game_over_bitmap_gen|addr_reg[2] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.281     ;
; 8.632 ; score_logic:scores_calculator|score2_reg[1] ; bitmap_generator:game_over_bitmap_gen|addr_reg[1] ; clock        ; clock       ; 20.000       ; -0.089     ; 11.281     ;
+-------+---------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; sound:sound_module|buzz_reg                        ; sound:sound_module|buzz_reg                                                                                            ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; score_logic:scores_calculator|shift2_reg[2]        ; score_logic:scores_calculator|shift2_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ball_logic:ball_module|x_reg[5]                    ; ball_logic:ball_module|x_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ball_logic:ball_module|x_reg[9]                    ; ball_logic:ball_module|x_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ball_logic:ball_module|x_reg[4]                    ; ball_logic:ball_module|x_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ball_logic:ball_module|x_reg[6]                    ; ball_logic:ball_module|x_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ball_logic:ball_module|x_reg[7]                    ; ball_logic:ball_module|x_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ball_logic:ball_module|x_reg[8]                    ; ball_logic:ball_module|x_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; collision_logic:collision_module|paddle_reg[0]     ; collision_logic:collision_module|paddle_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; collision_logic:collision_module|direct_reg[0]     ; collision_logic:collision_module|direct_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; score_logic:scores_calculator|state.ST_CALC        ; score_logic:scores_calculator|state.ST_CALC                                                                            ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; score_logic:scores_calculator|cnt_reg[2]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|cnt_reg[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; score_logic:scores_calculator|shift2_reg[6]        ; score_logic:scores_calculator|shift2_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; score_logic:scores_calculator|shift1_reg[6]        ; score_logic:scores_calculator|shift1_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; score_logic:scores_calculator|shift1_reg[2]        ; score_logic:scores_calculator|shift1_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bitmap_generator:game_over_bitmap_gen|state        ; bitmap_generator:game_over_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; game_config:game_config_module|state.ST_END        ; game_config:game_config_module|state.ST_END                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|state.ST_IDLE                                                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_START                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ball_logic:ball_module|y_reg[5]                    ; ball_logic:ball_module|y_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ball_logic:ball_module|y_reg[6]                    ; ball_logic:ball_module|y_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ball_logic:ball_module|y_reg[7]                    ; ball_logic:ball_module|y_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ball_logic:ball_module|y_reg[8]                    ; ball_logic:ball_module|y_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ball_logic:ball_module|y_reg[9]                    ; ball_logic:ball_module|y_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ball_logic:ball_module|y_reg[4]                    ; ball_logic:ball_module|y_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; collision_logic:collision_module|direct_reg[1]     ; collision_logic:collision_module|direct_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; collision_logic:collision_module|paddle_reg[1]     ; collision_logic:collision_module|paddle_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; auto_control:auto_control_module|index_reg[2]      ; auto_control:auto_control_module|index_reg[2]                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; auto_control:auto_control_module|index_reg[1]      ; auto_control:auto_control_module|index_reg[1]                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; auto_control:auto_control_module|index_reg[0]      ; auto_control:auto_control_module|index_reg[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:down_button_module|btn_o_reg          ; button_logic:down_button_module|btn_o_reg                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:down_button_module|state.ST_RELEASE   ; button_logic:down_button_module|state.ST_RELEASE                                                                       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:down_button_module|state.ST_PRESS     ; button_logic:down_button_module|state.ST_PRESS                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:down_button_module|state.ST_IDLE      ; button_logic:down_button_module|state.ST_IDLE                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:up_button_module|btn_o_reg            ; button_logic:up_button_module|btn_o_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:up_button_module|state.ST_IDLE        ; button_logic:up_button_module|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:up_button_module|state.ST_RELEASE     ; button_logic:up_button_module|state.ST_RELEASE                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:up_button_module|state.ST_PRESS       ; button_logic:up_button_module|state.ST_PRESS                                                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; game_board:game_board_module|toggle_reg            ; game_board:game_board_module|toggle_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bitmap_generator:game_menu_bitmap_gen|state        ; bitmap_generator:game_menu_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.414 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[0]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.424      ; 1.068      ;
; 0.415 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|shift2_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; sound:sound_module|state                           ; sound:sound_module|state                                                                                               ; clock        ; clock       ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[0]                                                                               ; clock        ; clock       ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; score_logic:scores_calculator|shift1_reg[1]        ; score_logic:scores_calculator|shift1_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; vga_sync:vga_sync_unit|mod2_reg                    ; vga_sync:vga_sync_unit|mod2_reg                                                                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.684      ;
; 0.421 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[12] ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.425      ; 1.076      ;
; 0.426 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[2]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.425      ; 1.081      ;
; 0.433 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[3]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.427      ; 1.090      ;
; 0.434 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[1]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.425      ; 1.089      ;
; 0.437 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[3]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.425      ; 1.092      ;
; 0.438 ; bitmap_generator:game_over_bitmap_gen|addr_reg[4]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.419      ; 1.087      ;
; 0.447 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.422      ; 1.099      ;
; 0.447 ; bitmap_generator:game_over_bitmap_gen|addr_reg[7]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.421      ; 1.098      ;
; 0.448 ; bitmap_generator:game_over_bitmap_gen|addr_reg[2]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.419      ; 1.097      ;
; 0.455 ; bitmap_generator:game_over_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.419      ; 1.104      ;
; 0.457 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|game_menu_reg                                                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.725      ;
; 0.457 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|state.ST_START                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.725      ;
; 0.460 ; score_logic:scores_calculator|shift2_reg[4]        ; score_logic:scores_calculator|shift2_reg[5]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.728      ;
; 0.460 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|shift2_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.074      ; 0.729      ;
; 0.460 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.074      ; 0.729      ;
; 0.460 ; score_logic:scores_calculator|shift1_reg[5]        ; score_logic:scores_calculator|shift1_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.728      ;
; 0.461 ; score_logic:scores_calculator|shift1_reg[4]        ; score_logic:scores_calculator|shift1_reg[5]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.729      ;
; 0.463 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|shift2_reg[3]                                                                            ; clock        ; clock       ; 0.000        ; 0.074      ; 0.732      ;
; 0.463 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[10] ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.424      ; 1.117      ;
; 0.464 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.427      ; 1.121      ;
; 0.465 ; bitmap_generator:game_over_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.419      ; 1.114      ;
; 0.466 ; bitmap_generator:game_over_bitmap_gen|addr_reg[1]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.419      ; 1.115      ;
; 0.468 ; score_logic:scores_calculator|bin1_reg[6]          ; score_logic:scores_calculator|bin1_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; score_logic:scores_calculator|bin2_reg[0]          ; score_logic:scores_calculator|bin2_reg[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.074      ; 0.737      ;
; 0.470 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.427      ; 1.127      ;
; 0.471 ; button_logic:up_button_module|state.ST_RELEASE     ; button_logic:up_button_module|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; bitmap_generator:game_over_bitmap_gen|addr_reg[7]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.409      ; 1.111      ;
; 0.472 ; bitmap_generator:game_over_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.415      ; 1.117      ;
; 0.473 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.421      ; 1.124      ;
; 0.474 ; score_logic:scores_calculator|bin2_reg[7]          ; score_logic:scores_calculator|shift2_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.074      ; 0.743      ;
; 0.475 ; score_logic:scores_calculator|score2_reg[0]        ; score_logic:scores_calculator|bin2_reg[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.074      ; 0.744      ;
; 0.477 ; bitmap_generator:game_over_bitmap_gen|addr_reg[12] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.419      ; 1.126      ;
; 0.478 ; score_logic:scores_calculator|shift1_reg[1]        ; score_logic:scores_calculator|shift1_reg[3]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.746      ;
; 0.480 ; bitmap_generator:game_over_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.415      ; 1.125      ;
; 0.480 ; bitmap_generator:game_over_bitmap_gen|addr_reg[12] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.423      ; 1.133      ;
; 0.480 ; score_logic:scores_calculator|score1_reg[0]        ; score_logic:scores_calculator|bin1_reg[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.074      ; 0.749      ;
; 0.480 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|state.ST_DONE                                                                            ; clock        ; clock       ; 0.000        ; 0.074      ; 0.749      ;
; 0.484 ; score_logic:scores_calculator|score2_reg[4]        ; score_logic:scores_calculator|bin2_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.074      ; 0.753      ;
; 0.485 ; score_logic:scores_calculator|score1_reg[3]        ; score_logic:scores_calculator|bin1_reg[3]                                                                              ; clock        ; clock       ; 0.000        ; 0.074      ; 0.754      ;
; 0.486 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_IDLE                                                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.409      ; 1.126      ;
; 0.487 ; button_logic:down_button_module|state.ST_IDLE      ; button_logic:down_button_module|btn_o_reg                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.755      ;
; 0.487 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_END                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.755      ;
; 0.488 ; score_logic:scores_calculator|score1_reg[1]        ; score_logic:scores_calculator|bin1_reg[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.074      ; 0.757      ;
; 0.488 ; bitmap_generator:game_over_bitmap_gen|addr_reg[10] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.421      ; 1.139      ;
; 0.488 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|start_reg                                                                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.756      ;
; 0.489 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.419      ; 1.138      ;
; 0.489 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.421      ; 1.140      ;
; 0.490 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.419      ; 1.139      ;
; 0.492 ; bitmap_generator:game_over_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.421      ; 1.143      ;
; 0.492 ; bitmap_generator:game_over_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.413      ; 1.135      ;
; 0.493 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.415      ; 1.138      ;
; 0.496 ; auto_control:auto_control_module|index_reg[1]      ; auto_control:auto_control_module|index_reg[2]                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.764      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; 14.061 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.146 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clock ; 9.198 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                      ;
+--------+------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.061 ; vga_sync:vga_sync_unit|h_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.896      ;
; 14.111 ; vga_sync:vga_sync_unit|h_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.846      ;
; 14.166 ; vga_sync:vga_sync_unit|v_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.035     ; 5.786      ;
; 14.174 ; vga_sync:vga_sync_unit|h_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.783      ;
; 14.189 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.768      ;
; 14.200 ; vga_sync:vga_sync_unit|h_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.757      ;
; 14.235 ; vga_sync:vga_sync_unit|v_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.035     ; 5.717      ;
; 14.246 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.711      ;
; 14.250 ; vga_sync:vga_sync_unit|h_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.707      ;
; 14.260 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.697      ;
; 14.290 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.667      ;
; 14.295 ; vga_sync:vga_sync_unit|v_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.035     ; 5.657      ;
; 14.309 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.648      ;
; 14.310 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.647      ;
; 14.313 ; vga_sync:vga_sync_unit|h_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.644      ;
; 14.315 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[5]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.641      ;
; 14.315 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[6]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.641      ;
; 14.316 ; vga_sync:vga_sync_unit|h_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.641      ;
; 14.325 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[1]                ; clock        ; clock       ; 20.000       ; -0.030     ; 5.632      ;
; 14.334 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.622      ;
; 14.334 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.622      ;
; 14.340 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[4]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.616      ;
; 14.342 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[8]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.614      ;
; 14.344 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.613      ;
; 14.355 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.602      ;
; 14.358 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|y_reg[5]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.598      ;
; 14.358 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|y_reg[6]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.598      ;
; 14.361 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.595      ;
; 14.361 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.595      ;
; 14.366 ; vga_sync:vga_sync_unit|h_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.591      ;
; 14.368 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[1]                ; clock        ; clock       ; 20.000       ; -0.030     ; 5.589      ;
; 14.373 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.584      ;
; 14.377 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.579      ;
; 14.377 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.579      ;
; 14.383 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|y_reg[4]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.573      ;
; 14.385 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|y_reg[8]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.571      ;
; 14.386 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|y_reg[5]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.570      ;
; 14.386 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|y_reg[6]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.570      ;
; 14.396 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[1]                ; clock        ; clock       ; 20.000       ; -0.030     ; 5.561      ;
; 14.398 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|y_reg[5]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.558      ;
; 14.398 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|y_reg[6]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.558      ;
; 14.401 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.556      ;
; 14.404 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.552      ;
; 14.404 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.552      ;
; 14.405 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.551      ;
; 14.405 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.551      ;
; 14.405 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.551      ;
; 14.408 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|x_reg[1]                ; clock        ; clock       ; 20.000       ; -0.030     ; 5.549      ;
; 14.411 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|y_reg[4]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.545      ;
; 14.413 ; vga_sync:vga_sync_unit|v_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.035     ; 5.539      ;
; 14.413 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|y_reg[8]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.543      ;
; 14.417 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.539      ;
; 14.417 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.539      ;
; 14.418 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.539      ;
; 14.423 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|y_reg[4]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.533      ;
; 14.425 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|y_reg[8]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.531      ;
; 14.429 ; vga_sync:vga_sync_unit|h_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.528      ;
; 14.432 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.524      ;
; 14.432 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.524      ;
; 14.439 ; vga_sync:vga_sync_unit|h_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.518      ;
; 14.444 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.512      ;
; 14.444 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.512      ;
; 14.448 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.508      ;
; 14.464 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.493      ;
; 14.474 ; vga_sync:vga_sync_unit|v_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.035     ; 5.478      ;
; 14.476 ; vga_sync:vga_sync_unit|v_count_reg[8]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.035     ; 5.476      ;
; 14.476 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.480      ;
; 14.478 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[7]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.478      ;
; 14.480 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[9]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.476      ;
; 14.488 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.468      ;
; 14.489 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.467      ;
; 14.489 ; vga_sync:vga_sync_unit|h_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.468      ;
; 14.496 ; vga_sync:vga_sync_unit|v_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.035     ; 5.456      ;
; 14.519 ; paddle_logic:left_paddle_module|y_reg[1] ; collision_logic:collision_module|direct_reg[2] ; clock        ; clock       ; 20.000       ; -0.031     ; 5.437      ;
; 14.521 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|y_reg[7]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.435      ;
; 14.523 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|y_reg[9]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.433      ;
; 14.532 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.424      ;
; 14.537 ; vga_sync:vga_sync_unit|v_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.035     ; 5.415      ;
; 14.540 ; vga_sync:vga_sync_unit|v_count_reg[8]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.035     ; 5.412      ;
; 14.544 ; paddle_logic:left_paddle_module|y_reg[6] ; ball_logic:ball_module|y_reg[5]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.412      ;
; 14.544 ; paddle_logic:left_paddle_module|y_reg[6] ; ball_logic:ball_module|y_reg[6]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.412      ;
; 14.549 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|y_reg[7]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.407      ;
; 14.550 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[0]                ; clock        ; clock       ; 20.000       ; -0.030     ; 5.407      ;
; 14.550 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[1]                ; clock        ; clock       ; 20.000       ; -0.030     ; 5.407      ;
; 14.550 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[3]                ; clock        ; clock       ; 20.000       ; -0.030     ; 5.407      ;
; 14.550 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[2]                ; clock        ; clock       ; 20.000       ; -0.030     ; 5.407      ;
; 14.551 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|y_reg[9]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.405      ;
; 14.552 ; vga_sync:vga_sync_unit|h_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.030     ; 5.405      ;
; 14.552 ; paddle_logic:left_paddle_module|y_reg[5] ; ball_logic:ball_module|y_reg[5]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.404      ;
; 14.552 ; paddle_logic:left_paddle_module|y_reg[5] ; ball_logic:ball_module|y_reg[6]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.404      ;
; 14.554 ; paddle_logic:left_paddle_module|y_reg[6] ; ball_logic:ball_module|x_reg[1]                ; clock        ; clock       ; 20.000       ; -0.030     ; 5.403      ;
; 14.560 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.396      ;
; 14.561 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|y_reg[7]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.395      ;
; 14.562 ; paddle_logic:left_paddle_module|y_reg[5] ; ball_logic:ball_module|x_reg[1]                ; clock        ; clock       ; 20.000       ; -0.030     ; 5.395      ;
; 14.562 ; paddle_logic:left_paddle_module|y_reg[2] ; collision_logic:collision_module|direct_reg[2] ; clock        ; clock       ; 20.000       ; -0.031     ; 5.394      ;
; 14.563 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|y_reg[9]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.393      ;
; 14.563 ; paddle_logic:left_paddle_module|y_reg[6] ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.393      ;
; 14.563 ; paddle_logic:left_paddle_module|y_reg[6] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.393      ;
; 14.565 ; vga_sync:vga_sync_unit|v_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.035     ; 5.387      ;
; 14.569 ; paddle_logic:left_paddle_module|y_reg[6] ; ball_logic:ball_module|y_reg[4]                ; clock        ; clock       ; 20.000       ; -0.031     ; 5.387      ;
+--------+------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[12] ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.476      ;
; 0.148 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[0]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.478      ;
; 0.158 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; bitmap_generator:game_over_bitmap_gen|addr_reg[4]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[2]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.489      ;
; 0.163 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[3]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[1]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; bitmap_generator:game_over_bitmap_gen|addr_reg[7]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.227      ; 0.495      ;
; 0.165 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.227      ; 0.496      ;
; 0.165 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[3]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.495      ;
; 0.166 ; bitmap_generator:game_over_bitmap_gen|addr_reg[2]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.220      ; 0.490      ;
; 0.167 ; bitmap_generator:game_over_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.219      ; 0.490      ;
; 0.170 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[10] ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.226      ; 0.500      ;
; 0.172 ; bitmap_generator:game_over_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.220      ; 0.496      ;
; 0.172 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.497      ;
; 0.174 ; bitmap_generator:game_over_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.215      ; 0.493      ;
; 0.176 ; bitmap_generator:game_over_bitmap_gen|addr_reg[7]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.216      ; 0.496      ;
; 0.177 ; bitmap_generator:game_over_bitmap_gen|addr_reg[10] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.502      ;
; 0.177 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.502      ;
; 0.178 ; bitmap_generator:game_over_bitmap_gen|addr_reg[12] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.222      ; 0.504      ;
; 0.179 ; bitmap_generator:game_over_bitmap_gen|addr_reg[1]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.220      ; 0.503      ;
; 0.179 ; bitmap_generator:game_over_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.215      ; 0.498      ;
; 0.180 ; bitmap_generator:game_over_bitmap_gen|addr_reg[12] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.219      ; 0.503      ;
; 0.181 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.220      ; 0.505      ;
; 0.181 ; bitmap_generator:game_over_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.506      ;
; 0.181 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.219      ; 0.504      ;
; 0.182 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.216      ; 0.502      ;
; 0.183 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.215      ; 0.502      ;
; 0.186 ; sound:sound_module|buzz_reg                        ; sound:sound_module|buzz_reg                                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; score_logic:scores_calculator|shift2_reg[6]        ; score_logic:scores_calculator|shift2_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; score_logic:scores_calculator|shift1_reg[2]        ; score_logic:scores_calculator|shift1_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; score_logic:scores_calculator|shift2_reg[2]        ; score_logic:scores_calculator|shift2_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.218      ; 0.508      ;
; 0.186 ; game_config:game_config_module|state.ST_END        ; game_config:game_config_module|state.ST_END                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|state.ST_IDLE                                                                           ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_START                                                                          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ball_logic:ball_module|y_reg[5]                    ; ball_logic:ball_module|y_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ball_logic:ball_module|y_reg[6]                    ; ball_logic:ball_module|y_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ball_logic:ball_module|y_reg[7]                    ; ball_logic:ball_module|y_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ball_logic:ball_module|y_reg[8]                    ; ball_logic:ball_module|y_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ball_logic:ball_module|y_reg[9]                    ; ball_logic:ball_module|y_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ball_logic:ball_module|y_reg[4]                    ; ball_logic:ball_module|y_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; collision_logic:collision_module|paddle_reg[0]     ; collision_logic:collision_module|paddle_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; collision_logic:collision_module|direct_reg[0]     ; collision_logic:collision_module|direct_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; collision_logic:collision_module|direct_reg[1]     ; collision_logic:collision_module|direct_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; collision_logic:collision_module|paddle_reg[1]     ; collision_logic:collision_module|paddle_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; score_logic:scores_calculator|state.ST_CALC        ; score_logic:scores_calculator|state.ST_CALC                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; score_logic:scores_calculator|cnt_reg[2]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|cnt_reg[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; auto_control:auto_control_module|index_reg[2]      ; auto_control:auto_control_module|index_reg[2]                                                                          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; auto_control:auto_control_module|index_reg[1]      ; auto_control:auto_control_module|index_reg[1]                                                                          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; auto_control:auto_control_module|index_reg[0]      ; auto_control:auto_control_module|index_reg[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_logic:up_button_module|btn_o_reg            ; button_logic:up_button_module|btn_o_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_logic:up_button_module|state.ST_IDLE        ; button_logic:up_button_module|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_logic:up_button_module|state.ST_RELEASE     ; button_logic:up_button_module|state.ST_RELEASE                                                                         ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_logic:up_button_module|state.ST_PRESS       ; button_logic:up_button_module|state.ST_PRESS                                                                           ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; game_board:game_board_module|toggle_reg            ; game_board:game_board_module|toggle_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; score_logic:scores_calculator|shift1_reg[6]        ; score_logic:scores_calculator|shift1_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bitmap_generator:game_menu_bitmap_gen|state        ; bitmap_generator:game_menu_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bitmap_generator:game_over_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.214      ; 0.505      ;
; 0.187 ; bitmap_generator:game_over_bitmap_gen|state        ; bitmap_generator:game_over_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[5]                    ; ball_logic:ball_module|x_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[9]                    ; ball_logic:ball_module|x_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[4]                    ; ball_logic:ball_module|x_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[6]                    ; ball_logic:ball_module|x_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[7]                    ; ball_logic:ball_module|x_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[8]                    ; ball_logic:ball_module|x_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_logic:down_button_module|btn_o_reg          ; button_logic:down_button_module|btn_o_reg                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_logic:down_button_module|state.ST_RELEASE   ; button_logic:down_button_module|state.ST_RELEASE                                                                       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_logic:down_button_module|state.ST_PRESS     ; button_logic:down_button_module|state.ST_PRESS                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_logic:down_button_module|state.ST_IDLE      ; button_logic:down_button_module|state.ST_IDLE                                                                          ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; bitmap_generator:game_over_bitmap_gen|addr_reg[10] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.215      ; 0.507      ;
; 0.188 ; bitmap_generator:game_over_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.513      ;
; 0.191 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.217      ; 0.512      ;
; 0.191 ; bitmap_generator:game_over_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.222      ; 0.517      ;
; 0.192 ; score_logic:scores_calculator|bin1_reg[6]          ; score_logic:scores_calculator|bin1_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|shift2_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; score_logic:scores_calculator|bin2_reg[0]          ; score_logic:scores_calculator|bin2_reg[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sound:sound_module|state                           ; sound:sound_module|state                                                                                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; bitmap_generator:game_over_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.222      ; 0.519      ;
; 0.193 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.222      ; 0.519      ;
; 0.193 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[0]                                                                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; score_logic:scores_calculator|shift1_reg[1]        ; score_logic:scores_calculator|shift1_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_sync:vga_sync_unit|mod2_reg                    ; vga_sync:vga_sync_unit|mod2_reg                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; bitmap_generator:game_over_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.520      ;
; 0.196 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.214      ; 0.514      ;
; 0.197 ; bitmap_generator:game_over_bitmap_gen|addr_reg[10] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.217      ; 0.518      ;
; 0.197 ; score_logic:scores_calculator|score2_reg[0]        ; score_logic:scores_calculator|bin2_reg[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; score_logic:scores_calculator|shift2_reg[4]        ; score_logic:scores_calculator|shift2_reg[5]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; score_logic:scores_calculator|shift1_reg[4]        ; score_logic:scores_calculator|shift1_reg[5]                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|state.ST_DONE                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|shift2_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; score_logic:scores_calculator|shift1_reg[5]        ; score_logic:scores_calculator|shift1_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; score_logic:scores_calculator|score2_reg[4]        ; score_logic:scores_calculator|bin2_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; bitmap_generator:game_over_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.216      ; 0.521      ;
; 0.201 ; bitmap_generator:game_over_bitmap_gen|addr_reg[8]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.217      ; 0.522      ;
; 0.201 ; score_logic:scores_calculator|score1_reg[0]        ; score_logic:scores_calculator|bin1_reg[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; score_logic:scores_calculator|score1_reg[3]        ; score_logic:scores_calculator|bin1_reg[3]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.323      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 6.204 ; 0.146 ; N/A      ; N/A     ; 9.198               ;
;  clock           ; 6.204 ; 0.146 ; N/A      ; N/A     ; 9.198               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock           ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; buzz          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_down                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_up                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; buzz          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; buzz          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; buzz          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 222610   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 222610   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jul 16 15:42:57 2024
Info: Command: quartus_sta pong_main -c pong_main
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'pong_main.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.204               0.000 clock 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.595               0.000 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.148               0.000 clock 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.597               0.000 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.061               0.000 clock 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.198               0.000 clock 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4748 megabytes
    Info: Processing ended: Tue Jul 16 15:43:01 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


