{ "Info" "0" "" "Successfully restored 'D:/projects/VHDL/serdes_clks/serdesclks.qar' into the 'D:/projects/VHDL/serdes_clks/serdesclks/' directory" {  } {  } 0 0 "Successfully restored 'D:/projects/VHDL/serdes_clks/serdesclks.qar' into the 'D:/projects/VHDL/serdes_clks/serdesclks/' directory" 0 0 "Shell" 0 0 1711550632761 ""}
{ "Info" "0" "" "Generated report 'tog_pin.restore.rpt'" {  } {  } 0 0 "Generated report 'tog_pin.restore.rpt'" 0 0 "Shell" 0 0 1711550632762 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1711550632775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711550632775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 10:43:52 2024 " "Processing ended: Wed Mar 27 10:43:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711550632775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711550632775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711550632775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1711550632775 ""}
