var g_data = {"11":{"st":"inst","pa":0,"n":"/testbench/DUT/fifo_assert","l":"Verilog","sn":115,"du":{"n":"work.fifo_assertions","s":7,"b":1},"bc":[{"n":"testbench","s":8,"b":1},{"n":"DUT","s":10,"b":1},{"n":"fifo_assert","s":11,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1]}}},"10":{"st":"inst","pa":0,"n":"/testbench/DUT","l":"Verilog","sn":115,"du":{"n":"work.synchronous_fifo","s":6,"b":0},"bc":[{"n":"testbench","s":8,"b":1},{"n":"DUT","s":10,"z":1}],"children":[{"n":"fifo_assert","id":11,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[1,1]}}},"8":{"st":"inst","pa":0,"n":"/testbench","l":"Verilog","sn":115,"du":{"n":"work.testbench","s":4,"b":0},"bc":[{"n":"testbench","s":8,"z":1}],"children":[{"n":"DUT","id":10,"zf":1,"tc":100.00,"a":100.00}],"rec":{"cp":100.00,"data":{"a":[1,1]}}},"13":{"st":"inst","pa":0,"n":"/testbench_sv_unit","l":"SystemVerilog","sn":115,"du":{"n":"work.testbench_sv_unit","s":2,"b":1},"bc":[{"n":"testbench_sv_unit","s":13,"z":1}],"loc":{"cp":100.00,"data":{"gb":[22,22],"cvpc":[6],"g":[1,100.00],"a":[1,1]}}},"7":{"st":"du","pa":0,"n":"work.fifo_assertions","l":"Verilog","sn":144,"one_inst":11,"loc":{"cp":100.00,"data":{"a":[1,1]}}},"2":{"st":"du","pa":0,"n":"work.testbench_sv_unit","l":"SystemVerilog","sn":115,"one_inst":13,"loc":{"cp":100.00,"data":{"gb":[22,22],"cvpc":[6],"g":[1,100.00],"a":[1,1]}}}};
processSummaryData(g_data);