--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\eda\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml poetic_circuit.twx poetic_circuit.ncd -o
poetic_circuit.twr poetic_circuit.pcf

Design file:              poetic_circuit.ncd
Physical constraint file: poetic_circuit.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ADC0_SDO    |    5.048(R)|      SLOW  |   -2.893(R)|      FAST  |clock_BUFGP       |   0.000|
USB_TX      |    5.825(R)|      SLOW  |   -1.739(R)|      FAST  |clock_BUFGP       |   0.000|
reset_N     |    4.037(R)|      SLOW  |   -2.288(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ADC0_CS     |        12.067(R)|      SLOW  |         6.989(R)|      FAST  |clock_BUFGP       |   0.000|
ADC_SCLK    |        11.704(R)|      SLOW  |         6.776(R)|      FAST  |clock_BUFGP       |   0.000|
DAC_SCLK    |        11.358(R)|      SLOW  |         6.555(R)|      FAST  |clock_BUFGP       |   0.000|
DAC_SDO     |        14.276(R)|      SLOW  |         8.399(R)|      FAST  |clock_BUFGP       |   0.000|
DAC_SYNC    |        13.680(R)|      SLOW  |         8.030(R)|      FAST  |clock_BUFGP       |   0.000|
LED0_1      |        10.874(R)|      SLOW  |         6.436(R)|      FAST  |clock_BUFGP       |   0.000|
Sa_bot      |        14.490(R)|      SLOW  |         7.189(R)|      FAST  |clock_BUFGP       |   0.000|
Sa_top      |        17.139(R)|      SLOW  |         8.759(R)|      FAST  |clock_BUFGP       |   0.000|
Sb_bot      |        13.429(R)|      SLOW  |         6.584(R)|      FAST  |clock_BUFGP       |   0.000|
Sb_top      |        13.229(R)|      SLOW  |         6.439(R)|      FAST  |clock_BUFGP       |   0.000|
Sc_bot      |        13.760(R)|      SLOW  |         6.716(R)|      FAST  |clock_BUFGP       |   0.000|
Sc_top      |        13.684(R)|      SLOW  |         6.647(R)|      FAST  |clock_BUFGP       |   0.000|
USB_RX      |        16.525(R)|      SLOW  |         9.328(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   10.189|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Hall_A         |Sb_bot         |    8.793|
Hall_A         |Sb_top         |    8.593|
Hall_A         |Sc_bot         |   10.470|
Hall_A         |Sc_top         |   10.394|
Hall_B         |Sa_bot         |    8.503|
Hall_B         |Sa_top         |   11.152|
Hall_B         |Sc_bot         |   10.503|
Hall_B         |Sc_top         |   10.427|
Hall_C         |Sa_bot         |    8.571|
Hall_C         |Sa_top         |   11.220|
Hall_C         |Sb_bot         |    8.703|
Hall_C         |Sb_top         |    8.503|
---------------+---------------+---------+


Analysis completed Wed Jul 28 16:13:43 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4812 MB



