platform=xilinx_u250_gen3x16_xdma_3_1_202020_1
save-temps=1 

### Vivado implementation strategies.
[vivado]
# prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=ExploreWithRemap
prop=run.impl_1.{STEPS.OPT_DESIGN.ARGS.MORE OPTIONS}={-merge_equivalent_drivers -hier_fanout_limit 512 -control_set_merge -dsp_register_opt}
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraTimingOpt 
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore

### Setting up compute units and their connection to SLRs.
### By default, the tool connect all compute units to DDR[1].
[connectivity] 
nk=krnl:14:krnl_1.krnl_2.krnl_3.krnl_4.krnl_5.krnl_6.krnl_7.krnl_8.krnl_9.krnl_10.krnl_11.krnl_12.krnl_13.krnl_14
slr=krnl_1:SLR0 
slr=krnl_2:SLR0 
slr=krnl_3:SLR0
slr=krnl_4:SLR0

slr=krnl_5:SLR2 
slr=krnl_6:SLR2
slr=krnl_7:SLR2 
slr=krnl_8:SLR2

slr=krnl_9:SLR3
slr=krnl_10:SLR3
slr=krnl_11:SLR3
slr=krnl_12:SLR3

slr=krnl_13:SLR1
slr=krnl_14:SLR1

# sp=krnl_1.err_probs:DDR[3]
# sp=krnl_1.probvec_output:DDR[3]
