# ğŸŸ¦ Day 03 â€“ Universal Shift Register (SystemVerilog)

## ğŸ¯ Objective
Design and verify a parameterized **Universal Shift Register** supporting
both serial and parallel data transfer modes.

---

## ğŸ” Supported Modes
- ğŸ”¹ **SISO** â€“ Serial In Serial Out  
- ğŸ”¹ **SIPO** â€“ Serial In Parallel Out  
- ğŸ”¹ **PISO** â€“ Parallel In Serial Out  
- ğŸ”¹ **PIPO** â€“ Parallel In Parallel Out  

---

## ğŸ§© Design Highlights
âœ” Parameterized data width  
âœ” Single RTL supporting all modes  
âœ” Synchronous design with reset  
âœ” Mode-based operation using control signals  

---

## ğŸ§ª Verification
âœ” Self-checking testbench  
âœ” All modes verified using directed tests  
âœ” Behavioral simulation using **Vivado**  

---
