// Seed: 173844041
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output tri1 id_2,
    output wand id_3,
    input uwire id_4,
    output wire id_5[1 : ""],
    input supply0 id_6
);
  assign id_3 = id_1;
  assign id_5 = -1;
  wire [1 : -1 'h0] id_8, id_9, id_10, id_11;
  logic id_12;
endmodule
module module_1 #(
    parameter id_0 = 32'd94,
    parameter id_2 = 32'd99,
    parameter id_5 = 32'd34,
    parameter id_6 = 32'd46
) (
    input wand _id_0,
    input wand id_1,
    input uwire _id_2,
    output wire id_3,
    input wor id_4,
    input tri1 _id_5,
    output uwire _id_6[id_0 : id_2],
    output wand id_7[id_6  +  id_5 : -1  +  1 'h0]
);
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_7,
      id_7,
      id_1,
      id_3,
      id_1
  );
  wire  id_10;
  logic id_11;
endmodule
